Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Tue Sep 23 22:32:03 2025

Top Model           : UDP_Example_Top
Device              : EG4S20BG256
Speed               : NA
STA coverage        : 98.74%
Constraint File     : D:/University/AL_Proj/anlu/anlu/source_code/constraints/UDP.sdc;
Confidence          : Synthesized
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: -5.958ns, STNS: -352.904ns
	HWNS: 0.471ns, HTNS: 0.000ns
	Period Check WNS: 3.366ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      125.000         2884   pll_inst_125M_1
           clk1:      125.000         2884   udp_clk_125m
           clk2:      150.015          991   u_clk/pll_inst.clkc[0]
           clk3:      125.000          370   phy1_rgmii_rx_clk
           clk4:      125.000          278   pll_inst_125M_0
           clk5:       62.500          151   u_PLL_HDMI_CLK/pll_inst.clkc[0]
           clk6:       50.000           64   clk_in
           clk7:      312.500           62   u_PLL_HDMI_CLK/pll_inst.clkc[1]
           clk8:      150.015            1   u_clk/pll_inst.clkc[2]
           clk9:      125.000            1   u_clk_gen/u_pll_0/pll_inst.clkc[4]
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0           local            0.000      4.000                 8.000         125.000                 8.340         119.904           -0.340    -17.172            0.471      0.000            0.000             2884                7             no       no
       clk1           local            0.000      4.000                 8.000         125.000                 8.340         119.904           -0.340    -17.172            0.471      0.000            0.000             2884                7             no       no
       clk2           local            0.000      3.333                 6.666         150.015                12.586          79.453           -2.960    -97.824            0.556      0.000            0.000              991                6             no       no
       clk3           local            0.000      4.000                 8.000         125.000                 6.535         153.022            1.465      0.000            0.606      0.000            0.000              370                5             no       no
       clk4           local            0.000      4.000                 8.000         125.000                 7.372         135.648            0.628      0.000            0.661      0.000            0.000              278                6             no       no
       clk5           local            0.000      8.000                16.000          62.500                14.600          68.493            0.117      0.000            0.646      0.000            0.000              151                6             no       no
       clk6           local            0.000     10.000                20.000          50.000                 7.887         126.791           12.113      0.000            1.391      0.000            0.000               64                6             no       no
       clk7           local            0.000      1.600                 3.200         312.500                 2.448         408.497            0.752      0.000            0.694      0.000            0.000               62                1             no       no
       clk8           local            3.333      0.000                 6.666         150.015                18.582          53.816           -5.958   -220.736            6.697      0.000            0.000                1                1             no       no
       clk9           local            2.000      6.000                 8.000         125.000                 3.764         265.675            1.059      0.000            6.661      0.000            0.000                1                0             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     pll_inst_125M_1 -> pll_inst_125M_1
Type           :     Self
From Clock     :     pll_inst_125M_1
To Clock       :     pll_inst_125M_1
Min Period     :     8.340ns
Fmax           :     119.904MHz

Statistics:
Max            : SWNS     -0.340ns, STNS    -17.172ns,       162 Viol Endpoints,      7732 Total Endpoints,     46952 Paths Analyzed
Min            : HWNS      0.471ns, HTNS      0.000ns,         0 Viol Endpoints,      7732 Total Endpoints,     46952 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.340ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg.d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 8.224ns (cell 3.626ns (44%), net 4.598ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=3  ADDER=2  LUT4=1  LUT2=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.a[1]
ADDER                                   0.627    f     1.470       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.fco
net (fo=1)                              0.000          1.470          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_87,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fci
ADDER                                   0.073    f     1.543          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.543          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER                                   0.073    f     1.616          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.616          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER                                   0.073    f     1.689          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.689          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER                                   0.073    f     1.762          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.762          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER                                   0.355    f     2.117       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.562          2.679          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.a
LUT4                                    0.408    f     3.087       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.o
net (fo=1)                              0.562          3.649          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.a
LUT5                                    0.424    f     4.073       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.o
net (fo=1)                              0.562          4.635          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.a
LUT5                                    0.424    f     5.059       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.o
net (fo=2)                              0.600          5.659          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.a
LUT2                                    0.408    f     6.067       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.o
net (fo=26)                             1.053          7.120          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_13.a
LUT5                                    0.424    f     7.544       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_13.o
net (fo=1)                              0.562          8.106          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_3,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg.d
SEQ (reg)                               0.118    f     8.224          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.224               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.340               

Slack               : -0.340ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg[4].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 8.224ns (cell 3.626ns (44%), net 4.598ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=3  ADDER=2  LUT4=1  LUT2=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.a[1]
ADDER                                   0.627    f     1.470       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.fco
net (fo=1)                              0.000          1.470          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_87,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fci
ADDER                                   0.073    f     1.543          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.543          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER                                   0.073    f     1.616          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.616          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER                                   0.073    f     1.689          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.689          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER                                   0.073    f     1.762          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.762          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER                                   0.355    f     2.117       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.562          2.679          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.a
LUT4                                    0.408    f     3.087       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.o
net (fo=1)                              0.562          3.649          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.a
LUT5                                    0.424    f     4.073       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.o
net (fo=1)                              0.562          4.635          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.a
LUT5                                    0.424    f     5.059       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.o
net (fo=2)                              0.600          5.659          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.a
LUT2                                    0.408    f     6.067       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.o
net (fo=26)                             1.053          7.120          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux33_syn_116.a
LUT5                                    0.424    f     7.544       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux33_syn_116.o
net (fo=1)                              0.562          8.106          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux33_syn_113,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg[4].d
SEQ (reg)                               0.118    f     8.224          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg_syn_1[4],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.224               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg[4].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.340               

Slack               : -0.324ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[0].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 8.208ns (cell 3.610ns (43%), net 4.598ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=2  LUT4=2  ADDER=2  LUT2=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.a[1]
ADDER                                   0.627    f     1.470       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.fco
net (fo=1)                              0.000          1.470          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_87,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fci
ADDER                                   0.073    f     1.543          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.543          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER                                   0.073    f     1.616          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.616          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER                                   0.073    f     1.689          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.689          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER                                   0.073    f     1.762          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.762          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER                                   0.355    f     2.117       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.562          2.679          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.a
LUT4                                    0.408    f     3.087       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.o
net (fo=1)                              0.562          3.649          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.a
LUT5                                    0.424    f     4.073       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.o
net (fo=1)                              0.562          4.635          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.a
LUT5                                    0.424    f     5.059       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.o
net (fo=2)                              0.600          5.659          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.a
LUT2                                    0.408    f     6.067       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.o
net (fo=26)                             1.053          7.120          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_470.a
LUT4                                    0.408    f     7.528       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_470.o
net (fo=1)                              0.562          8.090          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_81,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[0].d
SEQ (reg)                               0.118    f     8.208          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.324               

Slack               : -0.324ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[1].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 8.208ns (cell 3.610ns (43%), net 4.598ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=2  LUT4=2  ADDER=2  LUT2=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.a[1]
ADDER                                   0.627    f     1.470       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.fco
net (fo=1)                              0.000          1.470          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_87,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fci
ADDER                                   0.073    f     1.543          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.543          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER                                   0.073    f     1.616          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.616          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER                                   0.073    f     1.689          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.689          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER                                   0.073    f     1.762          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.762          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER                                   0.355    f     2.117       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.562          2.679          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.a
LUT4                                    0.408    f     3.087       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.o
net (fo=1)                              0.562          3.649          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.a
LUT5                                    0.424    f     4.073       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.o
net (fo=1)                              0.562          4.635          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.a
LUT5                                    0.424    f     5.059       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.o
net (fo=2)                              0.600          5.659          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.a
LUT2                                    0.408    f     6.067       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.o
net (fo=26)                             1.053          7.120          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_485.a
LUT4                                    0.408    f     7.528       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_485.o
net (fo=1)                              0.562          8.090          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_127,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[1].d
SEQ (reg)                               0.118    f     8.208          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[1],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.324               

Slack               : -0.324ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[2].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 8.208ns (cell 3.610ns (43%), net 4.598ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=2  LUT4=2  ADDER=2  LUT2=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.a[1]
ADDER                                   0.627    f     1.470       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.fco
net (fo=1)                              0.000          1.470          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_87,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fci
ADDER                                   0.073    f     1.543          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.543          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER                                   0.073    f     1.616          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.616          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER                                   0.073    f     1.689          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.689          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER                                   0.073    f     1.762          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.762          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER                                   0.355    f     2.117       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.562          2.679          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.a
LUT4                                    0.408    f     3.087       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.o
net (fo=1)                              0.562          3.649          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.a
LUT5                                    0.424    f     4.073       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.o
net (fo=1)                              0.562          4.635          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.a
LUT5                                    0.424    f     5.059       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.o
net (fo=2)                              0.600          5.659          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.a
LUT2                                    0.408    f     6.067       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.o
net (fo=26)                             1.053          7.120          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_502.a
LUT4                                    0.408    f     7.528       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_502.o
net (fo=1)                              0.562          8.090          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_173,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[2].d
SEQ (reg)                               0.118    f     8.208          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.324               

Slack               : -0.324ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[3].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 8.208ns (cell 3.610ns (43%), net 4.598ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=2  LUT4=2  ADDER=2  LUT2=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.a[1]
ADDER                                   0.627    f     1.470       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.fco
net (fo=1)                              0.000          1.470          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_87,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fci
ADDER                                   0.073    f     1.543          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.543          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER                                   0.073    f     1.616          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.616          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER                                   0.073    f     1.689          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.689          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER                                   0.073    f     1.762          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.762          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER                                   0.355    f     2.117       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.562          2.679          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.a
LUT4                                    0.408    f     3.087       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.o
net (fo=1)                              0.562          3.649          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.a
LUT5                                    0.424    f     4.073       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.o
net (fo=1)                              0.562          4.635          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.a
LUT5                                    0.424    f     5.059       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.o
net (fo=2)                              0.600          5.659          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.a
LUT2                                    0.408    f     6.067       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.o
net (fo=26)                             1.053          7.120          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_519.a
LUT4                                    0.408    f     7.528       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_519.o
net (fo=1)                              0.562          8.090          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_219,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[3].d
SEQ (reg)                               0.118    f     8.208          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[3],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.324               

Slack               : -0.324ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[4].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 8.208ns (cell 3.610ns (43%), net 4.598ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=2  LUT4=2  ADDER=2  LUT2=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.a[1]
ADDER                                   0.627    f     1.470       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.fco
net (fo=1)                              0.000          1.470          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_87,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fci
ADDER                                   0.073    f     1.543          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.543          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER                                   0.073    f     1.616          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.616          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER                                   0.073    f     1.689          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.689          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER                                   0.073    f     1.762          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.762          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER                                   0.355    f     2.117       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.562          2.679          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.a
LUT4                                    0.408    f     3.087       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.o
net (fo=1)                              0.562          3.649          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.a
LUT5                                    0.424    f     4.073       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.o
net (fo=1)                              0.562          4.635          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.a
LUT5                                    0.424    f     5.059       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.o
net (fo=2)                              0.600          5.659          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.a
LUT2                                    0.408    f     6.067       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.o
net (fo=26)                             1.053          7.120          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_537.a
LUT4                                    0.408    f     7.528       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_537.o
net (fo=1)                              0.562          8.090          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_265,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[4].d
SEQ (reg)                               0.118    f     8.208          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[4],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[4].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.324               

Slack               : -0.324ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[5].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 8.208ns (cell 3.610ns (43%), net 4.598ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=2  LUT4=2  ADDER=2  LUT2=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.a[1]
ADDER                                   0.627    f     1.470       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.fco
net (fo=1)                              0.000          1.470          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_87,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fci
ADDER                                   0.073    f     1.543          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.543          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER                                   0.073    f     1.616          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.616          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER                                   0.073    f     1.689          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.689          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER                                   0.073    f     1.762          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.762          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER                                   0.355    f     2.117       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.562          2.679          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.a
LUT4                                    0.408    f     3.087       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.o
net (fo=1)                              0.562          3.649          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.a
LUT5                                    0.424    f     4.073       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.o
net (fo=1)                              0.562          4.635          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.a
LUT5                                    0.424    f     5.059       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.o
net (fo=2)                              0.600          5.659          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.a
LUT2                                    0.408    f     6.067       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.o
net (fo=26)                             1.053          7.120          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_554.a
LUT4                                    0.408    f     7.528       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_554.o
net (fo=1)                              0.562          8.090          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_311,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[5].d
SEQ (reg)                               0.118    f     8.208          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[5],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[5].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.324               

Slack               : -0.324ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[6].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 8.208ns (cell 3.610ns (43%), net 4.598ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=2  LUT4=2  ADDER=2  LUT2=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.a[1]
ADDER                                   0.627    f     1.470       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.fco
net (fo=1)                              0.000          1.470          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_87,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fci
ADDER                                   0.073    f     1.543          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.543          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER                                   0.073    f     1.616          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.616          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER                                   0.073    f     1.689          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.689          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER                                   0.073    f     1.762          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.762          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER                                   0.355    f     2.117       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.562          2.679          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.a
LUT4                                    0.408    f     3.087       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.o
net (fo=1)                              0.562          3.649          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.a
LUT5                                    0.424    f     4.073       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.o
net (fo=1)                              0.562          4.635          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.a
LUT5                                    0.424    f     5.059       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.o
net (fo=2)                              0.600          5.659          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.a
LUT2                                    0.408    f     6.067       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.o
net (fo=26)                             1.053          7.120          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_573.a
LUT4                                    0.408    f     7.528       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_573.o
net (fo=1)                              0.562          8.090          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_357,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[6].d
SEQ (reg)                               0.118    f     8.208          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[6],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[6].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.324               

Slack               : -0.324ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[7].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 8.208ns (cell 3.610ns (43%), net 4.598ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=2  LUT4=2  ADDER=2  LUT2=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.a[1]
ADDER                                   0.627    f     1.470       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.fco
net (fo=1)                              0.000          1.470          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_87,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fci
ADDER                                   0.073    f     1.543          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.543          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER                                   0.073    f     1.616          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.616          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER                                   0.073    f     1.689          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.689          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER                                   0.073    f     1.762          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.762          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER                                   0.355    f     2.117       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.562          2.679          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.a
LUT4                                    0.408    f     3.087       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.o
net (fo=1)                              0.562          3.649          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.a
LUT5                                    0.424    f     4.073       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.o
net (fo=1)                              0.562          4.635          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.a
LUT5                                    0.424    f     5.059       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.o
net (fo=2)                              0.600          5.659          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.a
LUT2                                    0.408    f     6.067       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.o
net (fo=26)                             1.053          7.120          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_591.a
LUT4                                    0.408    f     7.528       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_591.o
net (fo=1)                              0.562          8.090          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_403,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[7].d
SEQ (reg)                               0.118    f     8.208          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[7],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[7].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.324               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.471ns
Begin Point         : u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[0].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.dia[2] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[0].q
net (fo=1)                              0.562          0.671          net: u2_udp_loopback/app_rx_data[0],  ../../../../source_code/rtl/ETH/udp_loopback.v(48)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.dia[2]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.471ns
Begin Point         : u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[2].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_4.dia[2] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[2].q
net (fo=1)                              0.562          0.671          net: u2_udp_loopback/app_rx_data[2],  ../../../../source_code/rtl/ETH/udp_loopback.v(48)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_4.dia[2]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_4.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.471ns
Begin Point         : u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[4].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_7.dia[2] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[4].q
net (fo=1)                              0.562          0.671          net: u2_udp_loopback/app_rx_data[4],  ../../../../source_code/rtl/ETH/udp_loopback.v(48)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_7.dia[2]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_7.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.471ns
Begin Point         : u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[6].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_10.dia[2] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[6].q
net (fo=1)                              0.562          0.671          net: u2_udp_loopback/app_rx_data[6],  ../../../../source_code/rtl/ETH/udp_loopback.v(48)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_10.dia[2]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_10.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.471ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[0].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.dia[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[0].q
net (fo=1)                              0.562          0.671          net: u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.dia[0]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.471ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[4].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.dia[0] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[4].q
net (fo=1)                              0.562          0.671          net: u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data[4],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.dia[0]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.606ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.addra[12] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.q[1]
net (fo=4)                              0.697          0.806          net: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.addra[12]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.addra[12] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.q[1]
net (fo=4)                              0.697          0.806          net: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.addra[12]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : u6_tx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_l/inst_syn_1.dia[7] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: u6_tx_fifo/wr_data_bram[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(75)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : u6_tx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_l/inst_syn_11.dia[7] (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: u6_tx_fifo/wr_data_bram[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(75)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_11.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_11.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               


----------------------------------------------------------------------------------------------------
Path Group     :     udp_clk_125m -> udp_clk_125m
Type           :     Self
From Clock     :     udp_clk_125m
To Clock       :     udp_clk_125m
Min Period     :     8.340ns
Fmax           :     119.904MHz

Statistics:
Max            : SWNS     -0.340ns, STNS    -17.172ns,       162 Viol Endpoints,      7732 Total Endpoints,     46952 Paths Analyzed
Min            : HWNS      0.471ns, HTNS      0.000ns,         0 Viol Endpoints,      7732 Total Endpoints,     46952 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.340ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg.d (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 8.224ns (cell 3.626ns (44%), net 4.598ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=3  ADDER=2  LUT4=1  LUT2=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.a[1]
ADDER                                   0.627    f     1.470       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.fco
net (fo=1)                              0.000          1.470          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_87,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fci
ADDER                                   0.073    f     1.543          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.543          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER                                   0.073    f     1.616          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.616          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER                                   0.073    f     1.689          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.689          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER                                   0.073    f     1.762          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.762          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER                                   0.355    f     2.117       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.562          2.679          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.a
LUT4                                    0.408    f     3.087       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.o
net (fo=1)                              0.562          3.649          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.a
LUT5                                    0.424    f     4.073       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.o
net (fo=1)                              0.562          4.635          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.a
LUT5                                    0.424    f     5.059       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.o
net (fo=2)                              0.600          5.659          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.a
LUT2                                    0.408    f     6.067       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.o
net (fo=26)                             1.053          7.120          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_13.a
LUT5                                    0.424    f     7.544       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_13.o
net (fo=1)                              0.562          8.106          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg_syn_3,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg.d
SEQ (reg)                               0.118    f     8.224          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.224               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_valid_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.340               

Slack               : -0.340ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg[4].d (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 8.224ns (cell 3.626ns (44%), net 4.598ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=3  ADDER=2  LUT4=1  LUT2=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.a[1]
ADDER                                   0.627    f     1.470       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.fco
net (fo=1)                              0.000          1.470          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_87,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fci
ADDER                                   0.073    f     1.543          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.543          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER                                   0.073    f     1.616          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.616          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER                                   0.073    f     1.689          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.689          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER                                   0.073    f     1.762          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.762          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER                                   0.355    f     2.117       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.562          2.679          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.a
LUT4                                    0.408    f     3.087       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.o
net (fo=1)                              0.562          3.649          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.a
LUT5                                    0.424    f     4.073       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.o
net (fo=1)                              0.562          4.635          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.a
LUT5                                    0.424    f     5.059       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.o
net (fo=2)                              0.600          5.659          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.a
LUT2                                    0.408    f     6.067       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.o
net (fo=26)                             1.053          7.120          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux33_syn_116.a
LUT5                                    0.424    f     7.544       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux33_syn_116.o
net (fo=1)                              0.562          8.106          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux33_syn_113,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg[4].d
SEQ (reg)                               0.118    f     8.224          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg_syn_1[4],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.224               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg[4].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.340               

Slack               : -0.324ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[0].d (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 8.208ns (cell 3.610ns (43%), net 4.598ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=2  LUT4=2  ADDER=2  LUT2=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.a[1]
ADDER                                   0.627    f     1.470       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.fco
net (fo=1)                              0.000          1.470          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_87,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fci
ADDER                                   0.073    f     1.543          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.543          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER                                   0.073    f     1.616          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.616          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER                                   0.073    f     1.689          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.689          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER                                   0.073    f     1.762          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.762          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER                                   0.355    f     2.117       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.562          2.679          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.a
LUT4                                    0.408    f     3.087       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.o
net (fo=1)                              0.562          3.649          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.a
LUT5                                    0.424    f     4.073       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.o
net (fo=1)                              0.562          4.635          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.a
LUT5                                    0.424    f     5.059       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.o
net (fo=2)                              0.600          5.659          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.a
LUT2                                    0.408    f     6.067       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.o
net (fo=26)                             1.053          7.120          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_470.a
LUT4                                    0.408    f     7.528       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_470.o
net (fo=1)                              0.562          8.090          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_81,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[0].d
SEQ (reg)                               0.118    f     8.208          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.324               

Slack               : -0.324ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[1].d (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 8.208ns (cell 3.610ns (43%), net 4.598ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=2  LUT4=2  ADDER=2  LUT2=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.a[1]
ADDER                                   0.627    f     1.470       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.fco
net (fo=1)                              0.000          1.470          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_87,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fci
ADDER                                   0.073    f     1.543          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.543          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER                                   0.073    f     1.616          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.616          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER                                   0.073    f     1.689          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.689          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER                                   0.073    f     1.762          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.762          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER                                   0.355    f     2.117       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.562          2.679          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.a
LUT4                                    0.408    f     3.087       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.o
net (fo=1)                              0.562          3.649          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.a
LUT5                                    0.424    f     4.073       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.o
net (fo=1)                              0.562          4.635          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.a
LUT5                                    0.424    f     5.059       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.o
net (fo=2)                              0.600          5.659          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.a
LUT2                                    0.408    f     6.067       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.o
net (fo=26)                             1.053          7.120          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_485.a
LUT4                                    0.408    f     7.528       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_485.o
net (fo=1)                              0.562          8.090          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_127,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[1].d
SEQ (reg)                               0.118    f     8.208          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[1],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.324               

Slack               : -0.324ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[2].d (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 8.208ns (cell 3.610ns (43%), net 4.598ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=2  LUT4=2  ADDER=2  LUT2=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.a[1]
ADDER                                   0.627    f     1.470       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.fco
net (fo=1)                              0.000          1.470          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_87,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fci
ADDER                                   0.073    f     1.543          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.543          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER                                   0.073    f     1.616          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.616          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER                                   0.073    f     1.689          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.689          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER                                   0.073    f     1.762          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.762          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER                                   0.355    f     2.117       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.562          2.679          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.a
LUT4                                    0.408    f     3.087       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.o
net (fo=1)                              0.562          3.649          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.a
LUT5                                    0.424    f     4.073       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.o
net (fo=1)                              0.562          4.635          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.a
LUT5                                    0.424    f     5.059       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.o
net (fo=2)                              0.600          5.659          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.a
LUT2                                    0.408    f     6.067       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.o
net (fo=26)                             1.053          7.120          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_502.a
LUT4                                    0.408    f     7.528       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_502.o
net (fo=1)                              0.562          8.090          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_173,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[2].d
SEQ (reg)                               0.118    f     8.208          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.324               

Slack               : -0.324ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[3].d (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 8.208ns (cell 3.610ns (43%), net 4.598ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=2  LUT4=2  ADDER=2  LUT2=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.a[1]
ADDER                                   0.627    f     1.470       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.fco
net (fo=1)                              0.000          1.470          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_87,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fci
ADDER                                   0.073    f     1.543          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.543          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER                                   0.073    f     1.616          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.616          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER                                   0.073    f     1.689          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.689          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER                                   0.073    f     1.762          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.762          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER                                   0.355    f     2.117       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.562          2.679          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.a
LUT4                                    0.408    f     3.087       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.o
net (fo=1)                              0.562          3.649          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.a
LUT5                                    0.424    f     4.073       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.o
net (fo=1)                              0.562          4.635          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.a
LUT5                                    0.424    f     5.059       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.o
net (fo=2)                              0.600          5.659          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.a
LUT2                                    0.408    f     6.067       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.o
net (fo=26)                             1.053          7.120          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_519.a
LUT4                                    0.408    f     7.528       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_519.o
net (fo=1)                              0.562          8.090          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_219,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[3].d
SEQ (reg)                               0.118    f     8.208          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[3],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.324               

Slack               : -0.324ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[4].d (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 8.208ns (cell 3.610ns (43%), net 4.598ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=2  LUT4=2  ADDER=2  LUT2=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.a[1]
ADDER                                   0.627    f     1.470       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.fco
net (fo=1)                              0.000          1.470          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_87,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fci
ADDER                                   0.073    f     1.543          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.543          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER                                   0.073    f     1.616          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.616          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER                                   0.073    f     1.689          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.689          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER                                   0.073    f     1.762          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.762          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER                                   0.355    f     2.117       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.562          2.679          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.a
LUT4                                    0.408    f     3.087       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.o
net (fo=1)                              0.562          3.649          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.a
LUT5                                    0.424    f     4.073       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.o
net (fo=1)                              0.562          4.635          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.a
LUT5                                    0.424    f     5.059       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.o
net (fo=2)                              0.600          5.659          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.a
LUT2                                    0.408    f     6.067       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.o
net (fo=26)                             1.053          7.120          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_537.a
LUT4                                    0.408    f     7.528       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_537.o
net (fo=1)                              0.562          8.090          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_265,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[4].d
SEQ (reg)                               0.118    f     8.208          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[4],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[4].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.324               

Slack               : -0.324ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[5].d (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 8.208ns (cell 3.610ns (43%), net 4.598ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=2  LUT4=2  ADDER=2  LUT2=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.a[1]
ADDER                                   0.627    f     1.470       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.fco
net (fo=1)                              0.000          1.470          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_87,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fci
ADDER                                   0.073    f     1.543          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.543          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER                                   0.073    f     1.616          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.616          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER                                   0.073    f     1.689          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.689          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER                                   0.073    f     1.762          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.762          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER                                   0.355    f     2.117       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.562          2.679          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.a
LUT4                                    0.408    f     3.087       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.o
net (fo=1)                              0.562          3.649          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.a
LUT5                                    0.424    f     4.073       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.o
net (fo=1)                              0.562          4.635          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.a
LUT5                                    0.424    f     5.059       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.o
net (fo=2)                              0.600          5.659          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.a
LUT2                                    0.408    f     6.067       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.o
net (fo=26)                             1.053          7.120          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_554.a
LUT4                                    0.408    f     7.528       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_554.o
net (fo=1)                              0.562          8.090          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_311,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[5].d
SEQ (reg)                               0.118    f     8.208          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[5],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[5].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.324               

Slack               : -0.324ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[6].d (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 8.208ns (cell 3.610ns (43%), net 4.598ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=2  LUT4=2  ADDER=2  LUT2=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.a[1]
ADDER                                   0.627    f     1.470       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.fco
net (fo=1)                              0.000          1.470          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_87,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fci
ADDER                                   0.073    f     1.543          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.543          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER                                   0.073    f     1.616          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.616          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER                                   0.073    f     1.689          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.689          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER                                   0.073    f     1.762          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.762          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER                                   0.355    f     2.117       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.562          2.679          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.a
LUT4                                    0.408    f     3.087       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.o
net (fo=1)                              0.562          3.649          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.a
LUT5                                    0.424    f     4.073       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.o
net (fo=1)                              0.562          4.635          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.a
LUT5                                    0.424    f     5.059       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.o
net (fo=2)                              0.600          5.659          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.a
LUT2                                    0.408    f     6.067       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.o
net (fo=26)                             1.053          7.120          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_573.a
LUT4                                    0.408    f     7.528       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_573.o
net (fo=1)                              0.562          8.090          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_357,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[6].d
SEQ (reg)                               0.118    f     8.208          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[6],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[6].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.324               

Slack               : -0.324ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[7].d (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { udp_clk_125m rising@8.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 8.208ns (cell 3.610ns (43%), net 4.598ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=2  LUT4=2  ADDER=2  LUT2=1 )
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.a[1]
ADDER                                   0.627    f     1.470       1  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_118.fco
net (fo=1)                              0.000          1.470          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_87,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fci
ADDER                                   0.073    f     1.543          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_121.fco
net (fo=1)                              0.000          1.543          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fci
ADDER                                   0.073    f     1.616          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_124.fco
net (fo=1)                              0.000          1.616          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_91,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fci
ADDER                                   0.073    f     1.689          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_127.fco
net (fo=1)                              0.000          1.689          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fci
ADDER                                   0.073    f     1.762          pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_130.fco
net (fo=1)                              0.000          1.762          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_95,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.fci
ADDER                                   0.355    f     2.117       2  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_133.f[1]
net (fo=1)                              0.562          2.679          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.a
LUT4                                    0.408    f     3.087       3  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_428.o
net (fo=1)                              0.562          3.649          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_429,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.a
LUT5                                    0.424    f     4.073       4  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_430.o
net (fo=1)                              0.562          4.635          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_431,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.a
LUT5                                    0.424    f     5.059       5  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_438.o
net (fo=2)                              0.600          5.659          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_439,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.a
LUT2                                    0.408    f     6.067       6  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_450.o
net (fo=26)                             1.053          7.120          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_591.a
LUT4                                    0.408    f     7.528       7  pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_591.o
net (fo=1)                              0.562          8.090          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_403,  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[7].d
SEQ (reg)                               0.118    f     8.208          net: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out[7],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.208               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_out_reg[7].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.324               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.471ns
Begin Point         : u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[0].clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.dia[2] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[0].q
net (fo=1)                              0.562          0.671          net: u2_udp_loopback/app_rx_data[0],  ../../../../source_code/rtl/ETH/udp_loopback.v(48)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.dia[2]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.471ns
Begin Point         : u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[2].clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_4.dia[2] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[2].q
net (fo=1)                              0.562          0.671          net: u2_udp_loopback/app_rx_data[2],  ../../../../source_code/rtl/ETH/udp_loopback.v(48)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_4.dia[2]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_4.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.471ns
Begin Point         : u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[4].clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_7.dia[2] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[4].q
net (fo=1)                              0.562          0.671          net: u2_udp_loopback/app_rx_data[4],  ../../../../source_code/rtl/ETH/udp_loopback.v(48)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_7.dia[2]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_7.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.471ns
Begin Point         : u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[6].clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_10.dia[2] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[6].q
net (fo=1)                              0.562          0.671          net: u2_udp_loopback/app_rx_data[6],  ../../../../source_code/rtl/ETH/udp_loopback.v(48)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_10.dia[2]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_10.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.471ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[0].clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.dia[0] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[0].q
net (fo=1)                              0.562          0.671          net: u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data[0],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.dia[0]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.471ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[4].clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.dia[0] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[4].q
net (fo=1)                              0.562          0.671          net: u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data[4],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.dia[0]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.606ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.addra[12] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.q[1]
net (fo=4)                              0.697          0.806          net: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.addra[12]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.addra[12] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.q[1]
net (fo=4)                              0.697          0.806          net: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress[10],  ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.addra[12]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : u6_tx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_l/inst_syn_1.dia[7] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: u6_tx_fifo/wr_data_bram[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(75)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : u6_tx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/ramgen_l/inst_syn_11.dia[7] (rising edge triggered by clock udp_clk_125m  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { udp_clk_125m rising@0.000ns - udp_clk_125m rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: u6_tx_fifo/wr_data_bram[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(75)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_11.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/ramgen_l/inst_syn_11.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     7.196ns
Fmax           :     138.966MHz

Statistics:
Max            : SWNS     -0.530ns, STNS     -2.002ns,        33 Viol Endpoints,      1686 Total Endpoints,      3683 Paths Analyzed
Min            : HWNS      0.556ns, HTNS      0.000ns,         0 Viol Endpoints,      1686 Total Endpoints,      3683 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.530ns
Begin Point         : app_fdma_inst/wburst_len_reg[0].clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : app_fdma_inst/state_reg[0].d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.080ns (cell 2.760ns (38%), net 4.320ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=3  LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/wburst_len_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: app_fdma_inst/wburst_len_reg[0].q
net (fo=5)                              0.737          0.883          net: app_fdma_inst/wburst_len[0],  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(84)
                                                                      pin: app_fdma_inst/mux20_syn_139.a
LUT2                                    0.408    f     1.291       1  pin: app_fdma_inst/mux20_syn_139.o
net (fo=4)                              0.697          1.988          net: app_fdma_inst/mux20_syn_140,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/mux20_syn_141.a
LUT4                                    0.408    f     2.396       2  pin: app_fdma_inst/mux20_syn_141.o
net (fo=1)                              0.562          2.958          net: app_fdma_inst/mux20_syn_142,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/mux20_syn_147.a
LUT3                                    0.408    f     3.366       3  pin: app_fdma_inst/mux20_syn_147.o
net (fo=1)                              0.562          3.928          net: app_fdma_inst/mux20_syn_148,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/mux20_syn_171.a
LUT5                                    0.424    f     4.352       4  pin: app_fdma_inst/mux20_syn_171.o
net (fo=2)                              0.600          4.952          net: app_fdma_inst/mux20_syn_172,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/mux20_syn_180.a
LUT5                                    0.424    f     5.376       5  pin: app_fdma_inst/mux20_syn_180.o
net (fo=2)                              0.600          5.976          net: app_fdma_inst/wr_en_reg_syn_3,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(210)
                                                                      pin: app_fdma_inst/mux20_syn_232.d
LUT5                                    0.424    f     6.400       6  pin: app_fdma_inst/mux20_syn_232.o
net (fo=1)                              0.562          6.962          net: app_fdma_inst/mux20_syn_1[0],  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(219)
                                                                      pin: app_fdma_inst/state_reg[0].d
SEQ (reg)                               0.118    f     7.080          net: app_fdma_inst/state_reg_syn_1[0],  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(210)
--------------------------------------------------------------------  ---------------
Arrival                                                7.080               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: app_fdma_inst/state_reg[0].clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.530               

Slack               : -0.046ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[0].d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.596ns (cell 4.910ns (74%), net 1.686ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[0]
net (fo=1)                              0.562          4.522          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_3[0],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(35)
                                                                      pin: u2_ram/App_wr_din[0]_syn_1.a
LUT4                                    0.408    f     4.930       1  pin: u2_ram/App_wr_din[0]_syn_1.o
net (fo=1)                              0.562          5.492          net: u2_ram/App_wr_din[0]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/App_wr_din[0]_syn_3.a
LUT5                                    0.424    f     5.916       2  pin: u2_ram/App_wr_din[0]_syn_3.o
net (fo=1)                              0.562          6.478          net: u2_ram/App_wr_din[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[0].d
SEQ (reg)                               0.118    f     6.596          net: u2_ram/u2_wrrd/app_wr_din_1d[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.596               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[0].clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.046               

Slack               : -0.046ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[1].d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.596ns (cell 4.910ns (74%), net 1.686ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[1]
net (fo=1)                              0.562          4.522          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_3[1],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(35)
                                                                      pin: u2_ram/App_wr_din[1]_syn_1.a
LUT4                                    0.408    f     4.930       1  pin: u2_ram/App_wr_din[1]_syn_1.o
net (fo=1)                              0.562          5.492          net: u2_ram/App_wr_din[1]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/App_wr_din[1]_syn_3.a
LUT5                                    0.424    f     5.916       2  pin: u2_ram/App_wr_din[1]_syn_3.o
net (fo=1)                              0.562          6.478          net: u2_ram/App_wr_din[1],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[1].d
SEQ (reg)                               0.118    f     6.596          net: u2_ram/u2_wrrd/app_wr_din_1d[1],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.596               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[1].clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.046               

Slack               : -0.046ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[2].d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.596ns (cell 4.910ns (74%), net 1.686ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[2]
net (fo=1)                              0.562          4.522          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_3[2],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(35)
                                                                      pin: u2_ram/App_wr_din[2]_syn_1.a
LUT4                                    0.408    f     4.930       1  pin: u2_ram/App_wr_din[2]_syn_1.o
net (fo=1)                              0.562          5.492          net: u2_ram/App_wr_din[2]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/App_wr_din[2]_syn_3.a
LUT5                                    0.424    f     5.916       2  pin: u2_ram/App_wr_din[2]_syn_3.o
net (fo=1)                              0.562          6.478          net: u2_ram/App_wr_din[2],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[2].d
SEQ (reg)                               0.118    f     6.596          net: u2_ram/u2_wrrd/app_wr_din_1d[2],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.596               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[2].clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.046               

Slack               : -0.046ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[3].d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.596ns (cell 4.910ns (74%), net 1.686ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[3]
net (fo=1)                              0.562          4.522          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_3[3],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(35)
                                                                      pin: u2_ram/App_wr_din[3]_syn_1.a
LUT4                                    0.408    f     4.930       1  pin: u2_ram/App_wr_din[3]_syn_1.o
net (fo=1)                              0.562          5.492          net: u2_ram/App_wr_din[3]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/App_wr_din[3]_syn_3.a
LUT5                                    0.424    f     5.916       2  pin: u2_ram/App_wr_din[3]_syn_3.o
net (fo=1)                              0.562          6.478          net: u2_ram/App_wr_din[3],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[3].d
SEQ (reg)                               0.118    f     6.596          net: u2_ram/u2_wrrd/app_wr_din_1d[3],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.596               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[3].clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.046               

Slack               : -0.046ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[4].d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.596ns (cell 4.910ns (74%), net 1.686ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[4]
net (fo=1)                              0.562          4.522          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_3[4],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(35)
                                                                      pin: u2_ram/App_wr_din[4]_syn_1.a
LUT4                                    0.408    f     4.930       1  pin: u2_ram/App_wr_din[4]_syn_1.o
net (fo=1)                              0.562          5.492          net: u2_ram/App_wr_din[4]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/App_wr_din[4]_syn_3.a
LUT5                                    0.424    f     5.916       2  pin: u2_ram/App_wr_din[4]_syn_3.o
net (fo=1)                              0.562          6.478          net: u2_ram/App_wr_din[4],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[4].d
SEQ (reg)                               0.118    f     6.596          net: u2_ram/u2_wrrd/app_wr_din_1d[4],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.596               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[4].clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.046               

Slack               : -0.046ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[5].d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.596ns (cell 4.910ns (74%), net 1.686ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[5]
net (fo=1)                              0.562          4.522          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_3[5],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(35)
                                                                      pin: u2_ram/App_wr_din[5]_syn_1.a
LUT4                                    0.408    f     4.930       1  pin: u2_ram/App_wr_din[5]_syn_1.o
net (fo=1)                              0.562          5.492          net: u2_ram/App_wr_din[5]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/App_wr_din[5]_syn_3.a
LUT5                                    0.424    f     5.916       2  pin: u2_ram/App_wr_din[5]_syn_3.o
net (fo=1)                              0.562          6.478          net: u2_ram/App_wr_din[5],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[5].d
SEQ (reg)                               0.118    f     6.596          net: u2_ram/u2_wrrd/app_wr_din_1d[5],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.596               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[5].clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.046               

Slack               : -0.046ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[6].d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.596ns (cell 4.910ns (74%), net 1.686ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[6]
net (fo=1)                              0.562          4.522          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_3[6],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(35)
                                                                      pin: u2_ram/App_wr_din[6]_syn_1.a
LUT4                                    0.408    f     4.930       1  pin: u2_ram/App_wr_din[6]_syn_1.o
net (fo=1)                              0.562          5.492          net: u2_ram/App_wr_din[6]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/App_wr_din[6]_syn_3.a
LUT5                                    0.424    f     5.916       2  pin: u2_ram/App_wr_din[6]_syn_3.o
net (fo=1)                              0.562          6.478          net: u2_ram/App_wr_din[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[6].d
SEQ (reg)                               0.118    f     6.596          net: u2_ram/u2_wrrd/app_wr_din_1d[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.596               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[6].clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.046               

Slack               : -0.046ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[7].d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.596ns (cell 4.910ns (74%), net 1.686ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[7]
net (fo=1)                              0.562          4.522          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_3[7],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(35)
                                                                      pin: u2_ram/App_wr_din[7]_syn_1.a
LUT4                                    0.408    f     4.930       1  pin: u2_ram/App_wr_din[7]_syn_1.o
net (fo=1)                              0.562          5.492          net: u2_ram/App_wr_din[7]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/App_wr_din[7]_syn_3.a
LUT5                                    0.424    f     5.916       2  pin: u2_ram/App_wr_din[7]_syn_3.o
net (fo=1)                              0.562          6.478          net: u2_ram/App_wr_din[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[7].d
SEQ (reg)                               0.118    f     6.596          net: u2_ram/u2_wrrd/app_wr_din_1d[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.596               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[7].clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.046               

Slack               : -0.046ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[8].d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.596ns (cell 4.910ns (74%), net 1.686ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[8]
net (fo=1)                              0.562          4.522          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_3[8],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(35)
                                                                      pin: u2_ram/App_wr_din[8]_syn_1.a
LUT4                                    0.408    f     4.930       1  pin: u2_ram/App_wr_din[8]_syn_1.o
net (fo=1)                              0.562          5.492          net: u2_ram/App_wr_din[8]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/App_wr_din[8]_syn_3.a
LUT5                                    0.424    f     5.916       2  pin: u2_ram/App_wr_din[8]_syn_3.o
net (fo=1)                              0.562          6.478          net: u2_ram/App_wr_din[8],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[8].d
SEQ (reg)                               0.118    f     6.596          net: u2_ram/u2_wrrd/app_wr_din_1d[8],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.596               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[8].clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.046               


Period Check
----------------------------------------------------------------------------------------------------
    Type       Setting(ns)      Required(ns)         Slack(ns)   Point
--------------------------------------------------------------------------------
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkw

Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.556ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rprst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.q
net (fo=4)                              0.697          0.806          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rprst
FIFO (reg)                              0.000    f     0.806               
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.556               

Slack               : 0.556ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rprst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.q
net (fo=4)                              0.697          0.806          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rprst
FIFO (reg)                              0.000    f     0.806               
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.556               

Slack               : 0.556ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rprst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.q
net (fo=4)                              0.697          0.806          net: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rprst
FIFO (reg)                              0.000    f     0.806               
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.556               

Slack               : 0.556ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rprst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.q
net (fo=4)                              0.697          0.806          net: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rprst
FIFO (reg)                              0.000    f     0.806               
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.556               

Slack               : 0.556ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rprst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.q
net (fo=4)                              0.697          0.806          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rprst
FIFO (reg)                              0.000    f     0.806               
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.556               

Slack               : 0.556ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rprst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.q
net (fo=4)                              0.697          0.806          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rprst
FIFO (reg)                              0.000    f     0.806               
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.556               

Slack               : 0.556ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rprst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.q
net (fo=4)                              0.697          0.806          net: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rprst
FIFO (reg)                              0.000    f     0.806               
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.556               

Slack               : 0.556ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rprst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.q
net (fo=4)                              0.697          0.806          net: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rprst
FIFO (reg)                              0.000    f     0.806               
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.556               

Slack               : 0.606ns
Begin Point         : u2_ram/u2_wrrd/Sdr_rd_en_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.we (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/Sdr_rd_en_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u2_ram/u2_wrrd/Sdr_rd_en_reg.q
net (fo=4)                              0.697          0.806          net: u_four_channel_video_splicer/u_uidbuf_1/fdma_rvalid,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(91)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.we
FIFO (reg)                              0.000    f     0.806               
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkw
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : u2_ram/u2_wrrd/Sdr_rd_en_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.we (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/Sdr_rd_en_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u2_ram/u2_wrrd/Sdr_rd_en_reg.q
net (fo=4)                              0.697          0.806          net: u_four_channel_video_splicer/u_uidbuf_1/fdma_rvalid,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(91)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.we
FIFO (reg)                              0.000    f     0.806               
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkw
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               


----------------------------------------------------------------------------------------------------
Path Group     :     phy1_rgmii_rx_clk -> phy1_rgmii_rx_clk
Type           :     Self
From Clock     :     phy1_rgmii_rx_clk
To Clock       :     phy1_rgmii_rx_clk
Min Period     :     6.535ns
Fmax           :     153.022MHz

Statistics:
Max            : SWNS      1.465ns, STNS      0.000ns,         0 Viol Endpoints,       863 Total Endpoints,      1599 Paths Analyzed
Min            : HWNS      0.606ns, HTNS      0.000ns,         0 Viol Endpoints,       863 Total Endpoints,      1599 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.465ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[7].clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[5].d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 6.419ns (cell 2.304ns (35%), net 4.115ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT2=3  LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[7].q
net (fo=7)                              0.800          0.946          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[7],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_1.a
LUT2                                    0.408    f     1.354       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_1.o
net (fo=6)                              0.770          2.124          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/eq0_syn_41,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_6.a
LUT2                                    0.408    f     2.532       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_6.o
net (fo=6)                              0.770          3.302          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_7,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_12.a
LUT2                                    0.408    f     3.710       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_12.o
net (fo=3)                              0.651          4.361          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3_n30,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_13.a
LUT4                                    0.408    f     4.769       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_13.o
net (fo=1)                              0.562          5.331          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3_n26,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_14.a
LUT3                                    0.408    f     5.739       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_14.o
net (fo=1)                              0.562          6.301          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5],  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[5].d
SEQ (reg)                               0.118    f     6.419          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[26],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.419               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[5].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.465               

Slack               : 1.946ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2].clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.938ns (cell 2.304ns (38%), net 3.634ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=5 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2].q
net (fo=4)                              0.697          0.843          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R[2],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_1.c
LUT4                                    0.408    f     1.251       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_1.o
net (fo=1)                              0.562          1.813          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_2,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_3.a
LUT4                                    0.408    f     2.221       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_3.o
net (fo=2)                              0.600          2.821          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_4,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_6.a
LUT4                                    0.408    f     3.229       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_6.o
net (fo=3)                              0.651          3.880          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_hTRAnbrn,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_7.b
LUT4                                    0.408    f     4.288       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_7.o
net (fo=1)                              0.562          4.850          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_8,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_11.a
LUT4                                    0.408    f     5.258       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_11.o
net (fo=1)                              0.562          5.820          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_reg.d
SEQ (reg)                               0.118    f     5.938          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_CWOYsM5J,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.938               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.946               

Slack               : 2.017ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[6].clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.867ns (cell 2.320ns (39%), net 3.547ns (61%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT3=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_dndRbdz8_reg[6].q
net (fo=5)                              0.737          0.883          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_DuhVyho3[6],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_6.c
LUT3                                    0.408    f     1.291       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_6.o
net (fo=1)                              0.562          1.853          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_8.a
LUT4                                    0.408    f     2.261       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_8.o
net (fo=1)                              0.562          2.823          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_9,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_10.a
LUT4                                    0.408    f     3.231       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_10.o
net (fo=1)                              0.562          3.793          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_11,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_12.a
LUT5                                    0.424    f     4.217       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_12.o
net (fo=1)                              0.562          4.779          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_i1_syn_2,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_13.a
LUT4                                    0.408    f     5.187       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_13.o
net (fo=1)                              0.562          5.749          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg.d
SEQ (reg)                               0.118    f     5.867          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.867               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.017               

Slack               : 2.265ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[0].sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.548ns (cell 1.864ns (33%), net 3.684ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg.q
net (fo=6)                              0.770          0.916          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_n9Z_EBen,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.b
LUT4                                    0.408    f     1.324       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=4)                              0.697          2.021          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT4                                    0.408    f     2.429       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=4)                              0.697          3.126          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9.a
LUT3                                    0.408    f     3.534       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9.o
net (fo=3)                              0.651          4.185          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.a
LUT2                                    0.408    f     4.593       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.o
net (fo=10)                             0.869          5.462          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[0].sr
SEQ (reg)                               0.086    r     5.548               
--------------------------------------------------------------------  ---------------
Arrival                                                5.548               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.265               

Slack               : 2.265ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[1].sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.548ns (cell 1.864ns (33%), net 3.684ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg.q
net (fo=6)                              0.770          0.916          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_n9Z_EBen,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.b
LUT4                                    0.408    f     1.324       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=4)                              0.697          2.021          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT4                                    0.408    f     2.429       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=4)                              0.697          3.126          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9.a
LUT3                                    0.408    f     3.534       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9.o
net (fo=3)                              0.651          4.185          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.a
LUT2                                    0.408    f     4.593       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.o
net (fo=10)                             0.869          5.462          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[1].sr
SEQ (reg)                               0.086    r     5.548               
--------------------------------------------------------------------  ---------------
Arrival                                                5.548               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.265               

Slack               : 2.265ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[2].sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.548ns (cell 1.864ns (33%), net 3.684ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg.q
net (fo=6)                              0.770          0.916          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_n9Z_EBen,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.b
LUT4                                    0.408    f     1.324       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=4)                              0.697          2.021          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT4                                    0.408    f     2.429       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=4)                              0.697          3.126          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9.a
LUT3                                    0.408    f     3.534       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9.o
net (fo=3)                              0.651          4.185          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.a
LUT2                                    0.408    f     4.593       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.o
net (fo=10)                             0.869          5.462          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[2].sr
SEQ (reg)                               0.086    r     5.548               
--------------------------------------------------------------------  ---------------
Arrival                                                5.548               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.265               

Slack               : 2.265ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[3].sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.548ns (cell 1.864ns (33%), net 3.684ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg.q
net (fo=6)                              0.770          0.916          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_n9Z_EBen,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.b
LUT4                                    0.408    f     1.324       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=4)                              0.697          2.021          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT4                                    0.408    f     2.429       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=4)                              0.697          3.126          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9.a
LUT3                                    0.408    f     3.534       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9.o
net (fo=3)                              0.651          4.185          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.a
LUT2                                    0.408    f     4.593       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.o
net (fo=10)                             0.869          5.462          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[3].sr
SEQ (reg)                               0.086    r     5.548               
--------------------------------------------------------------------  ---------------
Arrival                                                5.548               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.265               

Slack               : 2.265ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[4].sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.548ns (cell 1.864ns (33%), net 3.684ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg.q
net (fo=6)                              0.770          0.916          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_n9Z_EBen,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.b
LUT4                                    0.408    f     1.324       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=4)                              0.697          2.021          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT4                                    0.408    f     2.429       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=4)                              0.697          3.126          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9.a
LUT3                                    0.408    f     3.534       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9.o
net (fo=3)                              0.651          4.185          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.a
LUT2                                    0.408    f     4.593       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.o
net (fo=10)                             0.869          5.462          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[4].sr
SEQ (reg)                               0.086    r     5.548               
--------------------------------------------------------------------  ---------------
Arrival                                                5.548               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[4].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.265               

Slack               : 2.265ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[5].sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.548ns (cell 1.864ns (33%), net 3.684ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg.q
net (fo=6)                              0.770          0.916          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_n9Z_EBen,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.b
LUT4                                    0.408    f     1.324       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=4)                              0.697          2.021          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT4                                    0.408    f     2.429       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=4)                              0.697          3.126          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9.a
LUT3                                    0.408    f     3.534       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9.o
net (fo=3)                              0.651          4.185          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.a
LUT2                                    0.408    f     4.593       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.o
net (fo=10)                             0.869          5.462          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[5].sr
SEQ (reg)                               0.086    r     5.548               
--------------------------------------------------------------------  ---------------
Arrival                                                5.548               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[5].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.265               

Slack               : 2.265ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[6].sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.548ns (cell 1.864ns (33%), net 3.684ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_H8HxorGm_reg.q
net (fo=6)                              0.770          0.916          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_n9Z_EBen,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.b
LUT4                                    0.408    f     1.324       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=4)                              0.697          2.021          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT4                                    0.408    f     2.429       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=4)                              0.697          3.126          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9.a
LUT3                                    0.408    f     3.534       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9.o
net (fo=3)                              0.651          4.185          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.a
LUT2                                    0.408    f     4.593       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.o
net (fo=10)                             0.869          5.462          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[6].sr
SEQ (reg)                               0.086    r     5.548               
--------------------------------------------------------------------  ---------------
Arrival                                                5.548               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[6].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.265               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.606ns
Begin Point         : u7_rx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_l/inst_syn_1.dia[7] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u7_rx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: u7_rx_fifo/wr_data_bram[7],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(81)
                                                                      pin: u7_rx_fifo/ramgen_l/inst_syn_1.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u7_rx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : u7_rx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_l/inst_syn_11.dia[7] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u7_rx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: u7_rx_fifo/wr_data_bram[7],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(81)
                                                                      pin: u7_rx_fifo/ramgen_l/inst_syn_11.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u7_rx_fifo/ramgen_l/inst_syn_11.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : u7_rx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_u/inst_syn_1.dia[7] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u7_rx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: u7_rx_fifo/wr_data_bram[7],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(81)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_1.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : u7_rx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_u/inst_syn_11.dia[7] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u7_rx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: u7_rx_fifo/wr_data_bram[7],  ../../../../source_code/rtl/ETH/rx_client_fifo.v(81)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_11.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.694ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_MgqyrRPC_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_MgqyrRPC_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_MgqyrRPC_reg.q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_MgqyrRPC,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg.d
SEQ (reg)                               0.084    r     0.755          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_cFwQjSxN_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_cFwQjSxN_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_cFwQjSxN_reg.q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_cFwQjSxN,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS_reg.d
SEQ (reg)                               0.084    r     0.755          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS_reg.q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg.d
SEQ (reg)                               0.084    r     0.755          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_qi5wPCJe_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg.q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_qi5wPCJe_reg.d
SEQ (reg)                               0.084    r     0.755          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_qi5wPCJe,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_qi5wPCJe_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_rMF3txoO_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102__aZ9R_sM_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_rMF3txoO_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_rMF3txoO_reg.q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_3J80Reqk_aead6cd6dadd/al102_BmCJCz9w,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102__aZ9R_sM_reg.d
SEQ (reg)                               0.084    r     0.755          net: u4_trimac_block/rx_error_frame,  ../../../../source_code/rtl/ETH/temac_block.v(19)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102__aZ9R_sM_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102__7dkwJRC_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_ckfXIT_d_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102__7dkwJRC_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102__7dkwJRC_reg.q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_sDbIJ3II,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_ckfXIT_d_reg.d
SEQ (reg)                               0.084    r     0.755          net: u4_trimac_block/rx_data_valid,  ../../../../source_code/rtl/ETH/temac_block.v(17)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(67)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_ckfXIT_d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     pll_inst_125M_0 -> pll_inst_125M_0
Type           :     Self
From Clock     :     pll_inst_125M_0
To Clock       :     pll_inst_125M_0
Min Period     :     7.372ns
Fmax           :     135.648MHz

Statistics:
Max            : SWNS      0.628ns, STNS      0.000ns,         0 Viol Endpoints,       617 Total Endpoints,      1247 Paths Analyzed
Min            : HWNS      0.661ns, HTNS      0.000ns,         0 Viol Endpoints,       617 Total Endpoints,      1247 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.628ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13].d (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 7.256ns (cell 2.712ns (37%), net 4.544ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT4=3  LUT3=2  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0].q
net (fo=5)                              0.737          0.883          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_3.a
LUT4                                    0.408    f     1.291       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_3.o
net (fo=2)                              0.600          1.891          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_36,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_4.a
LUT2                                    0.408    f     2.299       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_4.o
net (fo=4)                              0.697          2.996          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_40,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_5.a
LUT4                                    0.408    f     3.404       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_5.o
net (fo=3)                              0.651          4.055          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_52,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_7.a
LUT4                                    0.408    f     4.463       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_7.o
net (fo=4)                              0.697          5.160          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_8,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_10.a
LUT3                                    0.408    f     5.568       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_10.o
net (fo=2)                              0.600          6.168          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_11,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13]_syn_3.a
LUT3                                    0.408    f     6.576       6  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13]_syn_3.o
net (fo=1)                              0.562          7.138          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13]_syn_2,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13].d
SEQ (reg)                               0.118    f     7.256          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[13],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.256               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.628               

Slack               : 0.628ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14].d (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 7.256ns (cell 2.712ns (37%), net 4.544ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT4=4  LUT3=1  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0].q
net (fo=5)                              0.737          0.883          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_3.a
LUT4                                    0.408    f     1.291       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_3.o
net (fo=2)                              0.600          1.891          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_36,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_4.a
LUT2                                    0.408    f     2.299       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_4.o
net (fo=4)                              0.697          2.996          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_40,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_5.a
LUT4                                    0.408    f     3.404       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_5.o
net (fo=3)                              0.651          4.055          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_52,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_7.a
LUT4                                    0.408    f     4.463       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_7.o
net (fo=4)                              0.697          5.160          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_8,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_10.a
LUT3                                    0.408    f     5.568       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_10.o
net (fo=2)                              0.600          6.168          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_11,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_12.a
LUT4                                    0.408    f     6.576       6  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_12.o
net (fo=1)                              0.562          7.138          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_2,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14].d
SEQ (reg)                               0.118    f     7.256          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[14],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.256               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.628               

Slack               : 1.536ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi_reg.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0].d (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 6.348ns (cell 2.320ns (36%), net 4.028ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=2  LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi_reg.q
net (fo=12)                             0.904          1.050          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_5.a
LUT2                                    0.408    f     1.458       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_5.o
net (fo=7)                              0.800          2.258          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102__7dkwJRC,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_6.a
LUT4                                    0.408    f     2.666       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_6.o
net (fo=2)                              0.600          3.266          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_BQ0kt7e1,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_9.a
LUT3                                    0.408    f     3.674       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_9.o
net (fo=2)                              0.600          4.274          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0]_syn_5.a
LUT5                                    0.424    f     4.698       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0]_syn_5.o
net (fo=1)                              0.562          5.260          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0]_syn_6,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0]_syn_7.a
LUT4                                    0.408    f     5.668       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0]_syn_7.o
net (fo=1)                              0.562          6.230          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0]_syn_4,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0].d
SEQ (reg)                               0.118    f     6.348          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_JjCyqwSS,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.348               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.536               

Slack               : 1.552ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi_reg.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2].d (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 6.332ns (cell 2.304ns (36%), net 4.028ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=3  LUT3=1  LUT2=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi_reg.q
net (fo=12)                             0.904          1.050          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_5.a
LUT2                                    0.408    f     1.458       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_5.o
net (fo=7)                              0.800          2.258          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102__7dkwJRC,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_6.a
LUT4                                    0.408    f     2.666       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_6.o
net (fo=2)                              0.600          3.266          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_BQ0kt7e1,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_9.a
LUT3                                    0.408    f     3.674       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_9.o
net (fo=2)                              0.600          4.274          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_10,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_11.a
LUT4                                    0.408    f     4.682       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_11.o
net (fo=1)                              0.562          5.244          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_12,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_13.a
LUT4                                    0.408    f     5.652       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_13.o
net (fo=1)                              0.562          6.214          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_4,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2].d
SEQ (reg)                               0.118    f     6.332          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd[2],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.552               

Slack               : 1.636ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[10].d (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 6.248ns (cell 2.304ns (36%), net 3.944ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=3  LUT3=1  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0].q
net (fo=5)                              0.737          0.883          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_3.a
LUT4                                    0.408    f     1.291       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_3.o
net (fo=2)                              0.600          1.891          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_36,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_4.a
LUT2                                    0.408    f     2.299       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_4.o
net (fo=4)                              0.697          2.996          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_40,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_5.a
LUT4                                    0.408    f     3.404       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_5.o
net (fo=3)                              0.651          4.055          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_52,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_7.a
LUT4                                    0.408    f     4.463       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_7.o
net (fo=4)                              0.697          5.160          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_8,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[10]_syn_3.c
LUT3                                    0.408    f     5.568       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[10]_syn_3.o
net (fo=1)                              0.562          6.130          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[10]_syn_2,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[10].d
SEQ (reg)                               0.118    f     6.248          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[10],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.248               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[10].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.636               

Slack               : 1.636ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[11].d (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 6.248ns (cell 2.304ns (36%), net 3.944ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=4  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0].q
net (fo=5)                              0.737          0.883          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_3.a
LUT4                                    0.408    f     1.291       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_3.o
net (fo=2)                              0.600          1.891          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_36,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_4.a
LUT2                                    0.408    f     2.299       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_4.o
net (fo=4)                              0.697          2.996          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_40,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_5.a
LUT4                                    0.408    f     3.404       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_5.o
net (fo=3)                              0.651          4.055          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_52,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_7.a
LUT4                                    0.408    f     4.463       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_7.o
net (fo=4)                              0.697          5.160          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_8,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[11]_syn_3.a
LUT4                                    0.408    f     5.568       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[11]_syn_3.o
net (fo=1)                              0.562          6.130          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[11]_syn_2,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[11].d
SEQ (reg)                               0.118    f     6.248          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[11],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.248               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[11].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.636               

Slack               : 1.636ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[12].d (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 6.248ns (cell 2.304ns (36%), net 3.944ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=4  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[0].q
net (fo=5)                              0.737          0.883          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_3.a
LUT4                                    0.408    f     1.291       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_3.o
net (fo=2)                              0.600          1.891          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_36,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_4.a
LUT2                                    0.408    f     2.299       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_4.o
net (fo=4)                              0.697          2.996          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_40,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_5.a
LUT4                                    0.408    f     3.404       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_b2[9]_syn_5.o
net (fo=3)                              0.651          4.055          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/add0_syn_52,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_7.a
LUT4                                    0.408    f     4.463       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_7.o
net (fo=4)                              0.697          5.160          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_8,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[12]_syn_3.a
LUT4                                    0.408    f     5.568       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[12]_syn_3.o
net (fo=1)                              0.562          6.130          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[12]_syn_2,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[12].d
SEQ (reg)                               0.118    f     6.248          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[12],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.248               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[12].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.636               

Slack               : 1.886ns
Begin Point         : u6_tx_fifo/tx_data_valid_reg.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[0].ce (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 5.956ns (cell 1.865ns (31%), net 4.091ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 42
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/tx_data_valid_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/tx_data_valid_reg.q
net (fo=3)                              0.651          0.797          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_4.b
LUT2                                    0.408    f     1.205       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_4.o
net (fo=4)                              0.697          1.902          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u6_tx_fifo/rd_addr[10]_syn_19.a
LUT4                                    0.408    f     2.310       2  pin: u6_tx_fifo/rd_addr[10]_syn_19.o
net (fo=4)                              0.697          3.007          net: u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u6_tx_fifo/rd_addr[10]_syn_20.a
LUT4                                    0.408    f     3.415       3  pin: u6_tx_fifo/rd_addr[10]_syn_20.o
net (fo=42)                             1.142          4.557          net: u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u6_tx_fifo/mux18_syn_34.a
LUT3                                    0.408    f     4.965       4  pin: u6_tx_fifo/mux18_syn_34.o
net (fo=12)                             0.904          5.869          net: u6_tx_fifo/mux18_syn_2[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(834)
                                                                      pin: u6_tx_fifo/rd_addr_reg[0].ce
SEQ (reg)                               0.087    r     5.956               
--------------------------------------------------------------------  ---------------
Arrival                                                5.956               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                  1.886               

Slack               : 1.886ns
Begin Point         : u6_tx_fifo/tx_data_valid_reg.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[1].ce (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 5.956ns (cell 1.865ns (31%), net 4.091ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 42
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/tx_data_valid_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/tx_data_valid_reg.q
net (fo=3)                              0.651          0.797          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_4.b
LUT2                                    0.408    f     1.205       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_4.o
net (fo=4)                              0.697          1.902          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u6_tx_fifo/rd_addr[10]_syn_19.a
LUT4                                    0.408    f     2.310       2  pin: u6_tx_fifo/rd_addr[10]_syn_19.o
net (fo=4)                              0.697          3.007          net: u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u6_tx_fifo/rd_addr[10]_syn_20.a
LUT4                                    0.408    f     3.415       3  pin: u6_tx_fifo/rd_addr[10]_syn_20.o
net (fo=42)                             1.142          4.557          net: u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u6_tx_fifo/mux18_syn_34.a
LUT3                                    0.408    f     4.965       4  pin: u6_tx_fifo/mux18_syn_34.o
net (fo=12)                             0.904          5.869          net: u6_tx_fifo/mux18_syn_2[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(834)
                                                                      pin: u6_tx_fifo/rd_addr_reg[1].ce
SEQ (reg)                               0.087    r     5.956               
--------------------------------------------------------------------  ---------------
Arrival                                                5.956               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                  1.886               

Slack               : 1.886ns
Begin Point         : u6_tx_fifo/tx_data_valid_reg.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[2].ce (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 5.956ns (cell 1.865ns (31%), net 4.091ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 42
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/tx_data_valid_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/tx_data_valid_reg.q
net (fo=3)                              0.651          0.797          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_4.b
LUT2                                    0.408    f     1.205       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_4.o
net (fo=4)                              0.697          1.902          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u6_tx_fifo/rd_addr[10]_syn_19.a
LUT4                                    0.408    f     2.310       2  pin: u6_tx_fifo/rd_addr[10]_syn_19.o
net (fo=4)                              0.697          3.007          net: u6_tx_fifo/sel1_syn_219,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(330)
                                                                      pin: u6_tx_fifo/rd_addr[10]_syn_20.a
LUT4                                    0.408    f     3.415       3  pin: u6_tx_fifo/rd_addr[10]_syn_20.o
net (fo=42)                             1.142          4.557          net: u6_tx_fifo/rd_en_bram,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(109)
                                                                      pin: u6_tx_fifo/mux18_syn_34.a
LUT3                                    0.408    f     4.965       4  pin: u6_tx_fifo/mux18_syn_34.o
net (fo=12)                             0.904          5.869          net: u6_tx_fifo/mux18_syn_2[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(834)
                                                                      pin: u6_tx_fifo/rd_addr_reg[2].ce
SEQ (reg)                               0.087    r     5.956               
--------------------------------------------------------------------  ---------------
Arrival                                                5.956               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                  1.886               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.661ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_ctl_syn_2.rst (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.953ns (cell 0.128ns (13%), net 0.825ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.953          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../../../source_code/rtl/ETH/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_ctl_syn_2.rst
PAD (reg)                               0.000    f     0.953               
--------------------------------------------------------------------  ---------------
Arrival                                                0.953               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_ctl_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.661               

Slack               : 0.661ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[3]_syn_2.rst (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.953ns (cell 0.128ns (13%), net 0.825ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.953          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../../../source_code/rtl/ETH/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[3]_syn_2.rst
PAD (reg)                               0.000    f     0.953               
--------------------------------------------------------------------  ---------------
Arrival                                                0.953               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[3]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.661               

Slack               : 0.661ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[2]_syn_2.rst (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.953ns (cell 0.128ns (13%), net 0.825ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.953          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../../../source_code/rtl/ETH/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.rst
PAD (reg)                               0.000    f     0.953               
--------------------------------------------------------------------  ---------------
Arrival                                                0.953               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.661               

Slack               : 0.661ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[1]_syn_2.rst (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.953ns (cell 0.128ns (13%), net 0.825ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.953          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../../../source_code/rtl/ETH/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[1]_syn_2.rst
PAD (reg)                               0.000    f     0.953               
--------------------------------------------------------------------  ---------------
Arrival                                                0.953               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[1]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.661               

Slack               : 0.661ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[0]_syn_2.rst (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.953ns (cell 0.128ns (13%), net 0.825ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.953          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../../../source_code/rtl/ETH/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[0]_syn_2.rst
PAD (reg)                               0.000    f     0.953               
--------------------------------------------------------------------  ---------------
Arrival                                                0.953               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[0]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.661               

Slack               : 0.674ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[3].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[3]_syn_2.do[0] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[3].q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy[3],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: phy1_rgmii_tx_data[3]_syn_2.do[0]
PAD (reg)                               0.000    f     0.671          net: phy1_rgmii_tx_data[3]phy1_rgmii_tx_data[3],  ../../../../source_code/rtl/UDP_Example_Top.v(73)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[3]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[2].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[2]_syn_2.do[0] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[2].q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy[2],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.do[0]
PAD (reg)                               0.000    f     0.671          net: phy1_rgmii_tx_data[2]phy1_rgmii_tx_data[2],  ../../../../source_code/rtl/UDP_Example_Top.v(73)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[1].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[1]_syn_2.do[0] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[1].q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy[1],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: phy1_rgmii_tx_data[1]_syn_2.do[0]
PAD (reg)                               0.000    f     0.671          net: phy1_rgmii_tx_data[1]phy1_rgmii_tx_data[1],  ../../../../source_code/rtl/UDP_Example_Top.v(73)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[1]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[0].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[0]_syn_2.do[0] (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[0].q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy[0],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: phy1_rgmii_tx_data[0]_syn_2.do[0]
PAD (reg)                               0.000    f     0.671          net: phy1_rgmii_tx_data[0]phy1_rgmii_tx_data[0],  ../../../../source_code/rtl/UDP_Example_Top.v(73)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[0]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.694ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_mpvBBKel_reg.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_UjAYpMop_reg.d (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_mpvBBKel_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_mpvBBKel_reg.q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_mpvBBKel,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_UjAYpMop_reg.d
SEQ (reg)                               0.084    r     0.755          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_UjAYpMop,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_UjAYpMop_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
Min Period     :     7.898ns
Fmax           :     126.614MHz

Statistics:
Max            : SWNS      8.102ns, STNS      0.000ns,         0 Viol Endpoints,       233 Total Endpoints,      1146 Paths Analyzed
Min            : HWNS      0.646ns, HTNS      0.000ns,         0 Viol Endpoints,       233 Total Endpoints,      1146 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 8.102ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.782ns (cell 5.318ns (68%), net 2.464ns (32%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[2]
net (fo=3)                              0.651          4.611          net: data_888[15],  ../../../../source_code/rtl/UDP_Example_Top.v(561)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_1.a
LUT4                                    0.408    f     5.019       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_1.o
net (fo=2)                              0.600          5.619          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_6[0],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_2.a
LUT2                                    0.408    f     6.027       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_2.o
net (fo=3)                              0.651          6.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[1]_syn_1.a
LUT5                                    0.424    f     7.102       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[1]_syn_1.o
net (fo=1)                              0.562          7.664          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[1],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1].d
SEQ (reg)                               0.118    f     7.782          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.782               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1].clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  8.102               

Slack               : 8.102ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.782ns (cell 5.318ns (68%), net 2.464ns (32%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[2]
net (fo=3)                              0.651          4.611          net: data_888[15],  ../../../../source_code/rtl/UDP_Example_Top.v(561)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_1.a
LUT4                                    0.408    f     5.019       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_1.o
net (fo=2)                              0.600          5.619          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_6[0],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_2.a
LUT2                                    0.408    f     6.027       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_2.o
net (fo=3)                              0.651          6.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_4.a
LUT5                                    0.424    f     7.102       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_4.o
net (fo=1)                              0.562          7.664          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2].d
SEQ (reg)                               0.118    f     7.782          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.782               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2].clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  8.102               

Slack               : 8.118ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.766ns (cell 5.302ns (68%), net 2.464ns (32%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[2]
net (fo=3)                              0.651          4.611          net: data_888[15],  ../../../../source_code/rtl/UDP_Example_Top.v(561)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_1.a
LUT4                                    0.408    f     5.019       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_1.o
net (fo=2)                              0.600          5.619          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_6[0],  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_2.a
LUT2                                    0.408    f     6.027       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_2.o
net (fo=3)                              0.651          6.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/add0_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[3]_syn_1.a
LUT4                                    0.408    f     7.086       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[3]_syn_1.o
net (fo=1)                              0.562          7.648          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[3],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3].d
SEQ (reg)                               0.118    f     7.766          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3].clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  8.118               

Slack               : 8.619ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.265ns (cell 2.712ns (37%), net 4.553ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT4=2  LUT3=2  LUT2=2 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1].q
net (fo=4)                              0.697          0.843          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_9.a
LUT2                                    0.408    f     1.251       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_9.o
net (fo=7)                              0.800          2.051          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_10,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_11.a
LUT3                                    0.408    f     2.459       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_11.o
net (fo=1)                              0.562          3.021          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_12,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_13.a
LUT4                                    0.408    f     3.429       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_13.o
net (fo=6)                              0.770          4.199          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced_syn_2,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_19.a
LUT2                                    0.408    f     4.607       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_19.o
net (fo=2)                              0.600          5.207          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b2_n,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_24.a
LUT3                                    0.408    f     5.615       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_24.o
net (fo=1)                              0.562          6.177          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_25,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_30.a
LUT4                                    0.408    f     6.585       6  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_30.o
net (fo=1)                              0.562          7.147          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4].d
SEQ (reg)                               0.118    f     7.265          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[4],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.265               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4].clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  8.619               

Slack               : 8.823ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[2].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.061ns (cell 2.728ns (38%), net 4.333ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT4=3  LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2].q
net (fo=4)                              0.697          0.843          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_3.b
LUT4                                    0.408    f     1.251       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_3.o
net (fo=3)                              0.651          1.902          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_24,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_4.b
LUT5                                    0.424    f     2.326       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_4.o
net (fo=1)                              0.562          2.888          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_5,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_7.a
LUT2                                    0.408    f     3.296       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_7.o
net (fo=5)                              0.737          4.033          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_8,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_1.a
LUT4                                    0.408    f     4.441       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_1.o
net (fo=1)                              0.562          5.003          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_3.a
LUT4                                    0.408    f     5.411       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_3.o
net (fo=1)                              0.562          5.973          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_4,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_5.a
LUT3                                    0.408    f     6.381       6  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_5.o
net (fo=1)                              0.562          6.943          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[2].d
SEQ (reg)                               0.118    f     7.061          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.061               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[2].clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  8.823               

Slack               : 8.823ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[2].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.061ns (cell 2.728ns (38%), net 4.333ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT4=3  LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2].q
net (fo=4)                              0.697          0.843          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_3.b
LUT4                                    0.408    f     1.251       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_3.o
net (fo=3)                              0.651          1.902          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/lt1_syn_24,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_4.b
LUT5                                    0.424    f     2.326       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_4.o
net (fo=1)                              0.562          2.888          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_5,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_7.a
LUT2                                    0.408    f     3.296       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_7.o
net (fo=5)                              0.737          4.033          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_8,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_1.a
LUT4                                    0.408    f     4.441       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_1.o
net (fo=1)                              0.562          5.003          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_3.a
LUT4                                    0.408    f     5.411       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_3.o
net (fo=1)                              0.562          5.973          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_4,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_5.a
LUT3                                    0.408    f     6.381       6  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_5.o
net (fo=1)                              0.562          6.943          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[2].d
SEQ (reg)                               0.118    f     7.061          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.061               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[2].clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  8.823               

Slack               : 8.852ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[2].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.032ns (cell 2.712ns (38%), net 4.320ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT4=4  LUT3=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2].q
net (fo=4)                              0.697          0.843          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_1.b
LUT4                                    0.408    f     1.251       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_1.o
net (fo=2)                              0.600          1.851          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/lt1_syn_24,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_2.a
LUT3                                    0.408    f     2.259       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_2.o
net (fo=2)                              0.600          2.859          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/sub2_syn_35,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_8.a
LUT4                                    0.408    f     3.267       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_8.o
net (fo=5)                              0.737          4.004          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_9,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_1.a
LUT4                                    0.408    f     4.412       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_1.o
net (fo=1)                              0.562          4.974          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_3.a
LUT4                                    0.408    f     5.382       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_3.o
net (fo=1)                              0.562          5.944          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_4,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_5.a
LUT3                                    0.408    f     6.352       6  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_5.o
net (fo=1)                              0.562          6.914          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[2].d
SEQ (reg)                               0.118    f     7.032          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.032               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[2].clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  8.852               

Slack               : 8.852ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[3].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.032ns (cell 2.712ns (38%), net 4.320ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT4=3  LUT3=3 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2].q
net (fo=4)                              0.697          0.843          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_1.b
LUT4                                    0.408    f     1.251       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_1.o
net (fo=2)                              0.600          1.851          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/lt1_syn_24,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_2.a
LUT3                                    0.408    f     2.259       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_2.o
net (fo=2)                              0.600          2.859          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/sub2_syn_35,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_8.a
LUT4                                    0.408    f     3.267       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_8.o
net (fo=5)                              0.737          4.004          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[4]_syn_9,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[3]_syn_1.a
LUT3                                    0.408    f     4.412       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[3]_syn_1.o
net (fo=1)                              0.562          4.974          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[3]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[3]_syn_3.a
LUT4                                    0.408    f     5.382       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[3]_syn_3.o
net (fo=1)                              0.562          5.944          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[3]_syn_4,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[3]_syn_5.a
LUT3                                    0.408    f     6.352       6  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[3]_syn_5.o
net (fo=1)                              0.562          6.914          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[3],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[3].d
SEQ (reg)                               0.118    f     7.032          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1[3],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.032               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[3].clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  8.852               

Slack               : 9.048ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.836ns (cell 4.926ns (72%), net 1.910ns (28%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=2 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.dob[0]
net (fo=4)                              0.697          4.657          net: data_888[7],  ../../../../source_code/rtl/UDP_Example_Top.v(561)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_b[2]_syn_1.d
LUT5                                    0.424    f     5.081       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_b[2]_syn_1.o
net (fo=3)                              0.651          5.732          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add0_syn_39,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_b[1]_syn_1.a
LUT5                                    0.424    f     6.156       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_b[1]_syn_1.o
net (fo=1)                              0.562          6.718          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_b[1],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1].d
SEQ (reg)                               0.118    f     6.836          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.836               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1].clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  9.048               

Slack               : 9.048ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.836ns (cell 4.926ns (72%), net 1.910ns (28%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=2 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.dob[3]
net (fo=4)                              0.697          4.657          net: data_888[23],  ../../../../source_code/rtl/UDP_Example_Top.v(561)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_b[2]_syn_1.b
LUT5                                    0.424    f     5.081       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_b[2]_syn_1.o
net (fo=3)                              0.651          5.732          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/add0_syn_39,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_b[1]_syn_1.a
LUT5                                    0.424    f     6.156       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_b[1]_syn_1.o
net (fo=1)                              0.562          6.718          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_b[1],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1].d
SEQ (reg)                               0.118    f     6.836          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.836               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[1].clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  9.048               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.646ns
Begin Point         : uivtc_inst/O_vtc_de_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.re (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.846ns (cell 0.109ns (12%), net 0.737ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/O_vtc_de_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uivtc_inst/O_vtc_de_reg.q
net (fo=5)                              0.737          0.846          net: vid_de,  ../../../../source_code/rtl/UDP_Example_Top.v(99)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.re
FIFO (reg)                              0.000    f     0.846               
--------------------------------------------------------------------  ---------------
Arrival                                                0.846               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.646               

Slack               : 0.646ns
Begin Point         : uivtc_inst/O_vtc_de_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.re (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.846ns (cell 0.109ns (12%), net 0.737ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/O_vtc_de_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uivtc_inst/O_vtc_de_reg.q
net (fo=5)                              0.737          0.846          net: vid_de,  ../../../../source_code/rtl/UDP_Example_Top.v(99)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.re
FIFO (reg)                              0.000    f     0.846               
--------------------------------------------------------------------  ---------------
Arrival                                                0.846               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.646               

Slack               : 0.646ns
Begin Point         : uivtc_inst/O_vtc_de_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.re (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.846ns (cell 0.109ns (12%), net 0.737ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/O_vtc_de_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uivtc_inst/O_vtc_de_reg.q
net (fo=5)                              0.737          0.846          net: vid_de,  ../../../../source_code/rtl/UDP_Example_Top.v(99)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.re
FIFO (reg)                              0.000    f     0.846               
--------------------------------------------------------------------  ---------------
Arrival                                                0.846               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.646               

Slack               : 0.646ns
Begin Point         : uivtc_inst/O_vtc_de_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.re (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.846ns (cell 0.109ns (12%), net 0.737ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/O_vtc_de_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uivtc_inst/O_vtc_de_reg.q
net (fo=5)                              0.737          0.846          net: vid_de,  ../../../../source_code/rtl/UDP_Example_Top.v(99)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.re
FIFO (reg)                              0.000    f     0.846               
--------------------------------------------------------------------  ---------------
Arrival                                                0.846               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.646               

Slack               : 0.694ns
Begin Point         : uivtc_inst/O_vtc_hs_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/O_vtc_hs_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uivtc_inst/O_vtc_hs_reg.q
net (fo=1)                              0.562          0.671          net: vid_hs,  ../../../../source_code/rtl/UDP_Example_Top.v(98)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg.d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg.d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg.d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg.d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg.d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg.d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.732ns
Begin Point         : uivtc_inst/O_vtc_vs_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/O_vtc_vs_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uivtc_inst/O_vtc_vs_reg.q
net (fo=2)                              0.600          0.709          net: vid_vs,  ../../../../source_code/rtl/UDP_Example_Top.v(97)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.d
SEQ (reg)                               0.084    r     0.793          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               

Slack               : 0.829ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[0].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.890ns (cell 0.193ns (21%), net 0.697ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].q
net (fo=4)                              0.697          0.806          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[0],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[0].d
SEQ (reg)                               0.084    r     0.890          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[0],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.890               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.829               


----------------------------------------------------------------------------------------------------
Path Group     :     clk_in -> clk_in
Type           :     Self
From Clock     :     clk_in
To Clock       :     clk_in
Min Period     :     7.887ns
Fmax           :     126.791MHz

Statistics:
Max            : SWNS     12.113ns, STNS      0.000ns,         0 Viol Endpoints,       137 Total Endpoints,       380 Paths Analyzed
Min            : HWNS      1.391ns, HTNS      0.000ns,         0 Viol Endpoints,       137 Total Endpoints,       380 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 12.113ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[3].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[31].d (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 7.771ns (cell 2.728ns (35%), net 5.043ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT4=2  LUT2=2  LUT5=1  LUT3=1 )
Max Fanout          : 105
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[3].q
net (fo=105)                            1.306          1.452          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_5.a
LUT2                                    0.408    f     1.860       1  pin: u_uicfg5640/wr_data_b1[17]_syn_5.o
net (fo=7)                              0.800          2.660          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[10]_syn_1.b
LUT3                                    0.408    f     3.068       2  pin: u_uicfg5640/wr_data_b1[10]_syn_1.o
net (fo=2)                              0.600          3.668          net: u_uicfg5640/wr_data_b1[10]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_1.a
LUT2                                    0.408    f     4.076       3  pin: u_uicfg5640/wr_data_b1[31]_syn_1.o
net (fo=3)                              0.651          4.727          net: u_uicfg5640/wr_data_b1[31]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_11.a
LUT4                                    0.408    f     5.135       4  pin: u_uicfg5640/wr_data_b1[31]_syn_11.o
net (fo=1)                              0.562          5.697          net: u_uicfg5640/wr_data_b1[31]_syn_12,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_15.a
LUT4                                    0.408    f     6.105       5  pin: u_uicfg5640/wr_data_b1[31]_syn_15.o
net (fo=1)                              0.562          6.667          net: u_uicfg5640/wr_data_b1[31]_syn_16,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_22.a
LUT5                                    0.424    f     7.091       6  pin: u_uicfg5640/wr_data_b1[31]_syn_22.o
net (fo=1)                              0.562          7.653          net: u_uicfg5640/wr_data_b1[31],  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[31].d
SEQ (reg)                               0.118    f     7.771          net: u_uicfg5640/wr_data[31],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                7.771               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[31].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 12.113               

Slack               : 12.194ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[8].d (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 7.690ns (cell 2.760ns (35%), net 4.930ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=3  LUT2=2  LUT3=1 )
Max Fanout          : 109
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[1].q
net (fo=109)                            1.312          1.458          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[1],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_6.a
LUT2                                    0.408    f     1.866       1  pin: u_uicfg5640/wr_data_b1[28]_syn_6.o
net (fo=6)                              0.770          2.636          net: u_uicfg5640/wr_data_b1[28]_syn_7,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_18.b
LUT2                                    0.408    f     3.044       2  pin: u_uicfg5640/wr_data_b1[8]_syn_18.o
net (fo=2)                              0.600          3.644          net: u_uicfg5640/wr_data_b1[8]_syn_19,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_22.a
LUT5                                    0.424    f     4.068       3  pin: u_uicfg5640/wr_data_b1[8]_syn_22.o
net (fo=1)                              0.562          4.630          net: u_uicfg5640/wr_data_b1[8]_syn_23,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_24.a
LUT5                                    0.424    f     5.054       4  pin: u_uicfg5640/wr_data_b1[8]_syn_24.o
net (fo=1)                              0.562          5.616          net: u_uicfg5640/wr_data_b1[8]_syn_25,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_32.a
LUT3                                    0.408    f     6.024       5  pin: u_uicfg5640/wr_data_b1[8]_syn_32.o
net (fo=1)                              0.562          6.586          net: u_uicfg5640/wr_data_b1[8]_syn_33,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_35.a
LUT5                                    0.424    f     7.010       6  pin: u_uicfg5640/wr_data_b1[8]_syn_35.o
net (fo=1)                              0.562          7.572          net: u_uicfg5640/wr_data_b1[8],  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[8].d
SEQ (reg)                               0.118    f     7.690          net: u_uicfg5640/wr_data[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                7.690               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[8].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 12.194               

Slack               : 12.224ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[3].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[28].d (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 7.660ns (cell 2.744ns (35%), net 4.916ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=2  LUT2=2  LUT4=1  LUT3=1 )
Max Fanout          : 105
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[3].q
net (fo=105)                            1.306          1.452          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_5.a
LUT2                                    0.408    f     1.860       1  pin: u_uicfg5640/wr_data_b1[17]_syn_5.o
net (fo=7)                              0.800          2.660          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_16.a
LUT5                                    0.424    f     3.084       2  pin: u_uicfg5640/wr_data_b1[28]_syn_16.o
net (fo=1)                              0.562          3.646          net: u_uicfg5640/ui5640reg_inst/sel0_syn_233[4],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_18.a
LUT3                                    0.408    f     4.054       3  pin: u_uicfg5640/wr_data_b1[28]_syn_18.o
net (fo=1)                              0.562          4.616          net: u_uicfg5640/wr_data_b1[28]_syn_19,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_30.a
LUT4                                    0.408    f     5.024       4  pin: u_uicfg5640/wr_data_b1[28]_syn_30.o
net (fo=1)                              0.562          5.586          net: u_uicfg5640/wr_data_b1[28]_syn_31,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_36.a
LUT5                                    0.424    f     6.010       5  pin: u_uicfg5640/wr_data_b1[28]_syn_36.o
net (fo=1)                              0.562          6.572          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11016,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_37.a
LUT2                                    0.408    f     6.980       6  pin: u_uicfg5640/wr_data_b1[28]_syn_37.o
net (fo=1)                              0.562          7.542          net: u_uicfg5640/wr_data_b1[28],  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[28].d
SEQ (reg)                               0.118    f     7.660          net: u_uicfg5640/wr_data[28],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                7.660               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[28].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 12.224               

Slack               : 12.275ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[0].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[19].d (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 7.609ns (cell 2.744ns (36%), net 4.865ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT5=2  LUT4=2  LUT2=2 )
Max Fanout          : 111
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[0].q
net (fo=111)                            1.315          1.461          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[0],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_1.a
LUT2                                    0.408    f     1.869       1  pin: u_uicfg5640/wr_data_b1[8]_syn_1.o
net (fo=3)                              0.651          2.520          net: u_uicfg5640/wr_data_b1[8]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_1.a
LUT2                                    0.408    f     2.928       2  pin: u_uicfg5640/wr_data_b1[19]_syn_1.o
net (fo=3)                              0.651          3.579          net: u_uicfg5640/ui5640reg_inst/sel0_syn_10150,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_2.a
LUT4                                    0.408    f     3.987       3  pin: u_uicfg5640/wr_data_b1[19]_syn_2.o
net (fo=1)                              0.562          4.549          net: u_uicfg5640/wr_data_b1[19]_syn_3,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_8.a
LUT4                                    0.408    f     4.957       4  pin: u_uicfg5640/wr_data_b1[19]_syn_8.o
net (fo=1)                              0.562          5.519          net: u_uicfg5640/wr_data_b1[19]_syn_9,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_17.a
LUT5                                    0.424    f     5.943       5  pin: u_uicfg5640/wr_data_b1[19]_syn_17.o
net (fo=1)                              0.562          6.505          net: u_uicfg5640/wr_data_b1[19]_syn_18,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_23.a
LUT5                                    0.424    f     6.929       6  pin: u_uicfg5640/wr_data_b1[19]_syn_23.o
net (fo=1)                              0.562          7.491          net: u_uicfg5640/wr_data_b1[19],  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[19].d
SEQ (reg)                               0.118    f     7.609          net: u_uicfg5640/wr_data[19],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                7.609               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[19].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 12.275               

Slack               : 13.083ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[3].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[30].d (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.801ns (cell 2.320ns (34%), net 4.481ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT2=2  LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 105
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[3].q
net (fo=105)                            1.306          1.452          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_5.a
LUT2                                    0.408    f     1.860       1  pin: u_uicfg5640/wr_data_b1[17]_syn_5.o
net (fo=7)                              0.800          2.660          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[10]_syn_1.b
LUT3                                    0.408    f     3.068       2  pin: u_uicfg5640/wr_data_b1[10]_syn_1.o
net (fo=2)                              0.600          3.668          net: u_uicfg5640/wr_data_b1[10]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_1.a
LUT2                                    0.408    f     4.076       3  pin: u_uicfg5640/wr_data_b1[31]_syn_1.o
net (fo=3)                              0.651          4.727          net: u_uicfg5640/wr_data_b1[31]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[30]_syn_13.a
LUT4                                    0.408    f     5.135       4  pin: u_uicfg5640/wr_data_b1[30]_syn_13.o
net (fo=1)                              0.562          5.697          net: u_uicfg5640/wr_data_b1[30]_syn_14,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[30]_syn_27.a
LUT5                                    0.424    f     6.121       5  pin: u_uicfg5640/wr_data_b1[30]_syn_27.o
net (fo=1)                              0.562          6.683          net: u_uicfg5640/wr_data_b1[30],  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[30].d
SEQ (reg)                               0.118    f     6.801          net: u_uicfg5640/wr_data[30],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                6.801               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[30].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 13.083               

Slack               : 13.115ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[11].d (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.769ns (cell 2.304ns (34%), net 4.465ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=2  LUT2=2  LUT3=1 )
Max Fanout          : 109
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[1].q
net (fo=109)                            1.312          1.458          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[1],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_6.a
LUT2                                    0.408    f     1.866       1  pin: u_uicfg5640/wr_data_b1[28]_syn_6.o
net (fo=6)                              0.770          2.636          net: u_uicfg5640/wr_data_b1[28]_syn_7,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[11]_syn_3.a
LUT2                                    0.408    f     3.044       2  pin: u_uicfg5640/wr_data_b1[11]_syn_3.o
net (fo=4)                              0.697          3.741          net: u_uicfg5640/wr_data_b1[11]_syn_4,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[11]_syn_9.a
LUT4                                    0.408    f     4.149       3  pin: u_uicfg5640/wr_data_b1[11]_syn_9.o
net (fo=1)                              0.562          4.711          net: u_uicfg5640/wr_data_b1[11]_syn_10,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[11]_syn_11.a
LUT3                                    0.408    f     5.119       4  pin: u_uicfg5640/wr_data_b1[11]_syn_11.o
net (fo=1)                              0.562          5.681          net: u_uicfg5640/ui5640reg_inst/sel0_syn_68[19],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[11]_syn_17.a
LUT4                                    0.408    f     6.089       5  pin: u_uicfg5640/wr_data_b1[11]_syn_17.o
net (fo=1)                              0.562          6.651          net: u_uicfg5640/wr_data_b1[11],  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[11].d
SEQ (reg)                               0.118    f     6.769          net: u_uicfg5640/wr_data[11],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                6.769               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[11].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 13.115               

Slack               : 13.115ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[1].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[16].d (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.769ns (cell 2.304ns (34%), net 4.465ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT3=2  LUT2=2  LUT4=1 )
Max Fanout          : 109
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[1].q
net (fo=109)                            1.312          1.458          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[1],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[28]_syn_6.a
LUT2                                    0.408    f     1.866       1  pin: u_uicfg5640/wr_data_b1[28]_syn_6.o
net (fo=6)                              0.770          2.636          net: u_uicfg5640/wr_data_b1[28]_syn_7,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[11]_syn_3.a
LUT2                                    0.408    f     3.044       2  pin: u_uicfg5640/wr_data_b1[11]_syn_3.o
net (fo=4)                              0.697          3.741          net: u_uicfg5640/wr_data_b1[11]_syn_4,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[16]_syn_10.a
LUT3                                    0.408    f     4.149       3  pin: u_uicfg5640/wr_data_b1[16]_syn_10.o
net (fo=1)                              0.562          4.711          net: u_uicfg5640/wr_data_b1[16]_syn_11,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[16]_syn_17.a
LUT4                                    0.408    f     5.119       4  pin: u_uicfg5640/wr_data_b1[16]_syn_17.o
net (fo=1)                              0.562          5.681          net: u_uicfg5640/wr_data_b1[16]_syn_18,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[16]_syn_19.b
LUT3                                    0.408    f     6.089       5  pin: u_uicfg5640/wr_data_b1[16]_syn_19.o
net (fo=1)                              0.562          6.651          net: u_uicfg5640/wr_data_b1[16],  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[16].d
SEQ (reg)                               0.118    f     6.769          net: u_uicfg5640/wr_data[16],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                6.769               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[16].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 13.115               

Slack               : 13.156ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[3].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[27].d (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.728ns (cell 2.336ns (34%), net 4.392ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT5=2  LUT2=2  LUT3=1 )
Max Fanout          : 105
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[3].q
net (fo=105)                            1.306          1.452          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_5.a
LUT2                                    0.408    f     1.860       1  pin: u_uicfg5640/wr_data_b1[17]_syn_5.o
net (fo=7)                              0.800          2.660          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[18]_syn_1.a
LUT2                                    0.408    f     3.068       2  pin: u_uicfg5640/wr_data_b1[18]_syn_1.o
net (fo=2)                              0.600          3.668          net: u_uicfg5640/wr_data_b1[18]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_1.a
LUT3                                    0.408    f     4.076       3  pin: u_uicfg5640/wr_data_b1[27]_syn_1.o
net (fo=1)                              0.562          4.638          net: u_uicfg5640/wr_data_b1[27]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_7.a
LUT5                                    0.424    f     5.062       4  pin: u_uicfg5640/wr_data_b1[27]_syn_7.o
net (fo=1)                              0.562          5.624          net: u_uicfg5640/wr_data_b1[27]_syn_8,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_28.a
LUT5                                    0.424    f     6.048       5  pin: u_uicfg5640/wr_data_b1[27]_syn_28.o
net (fo=1)                              0.562          6.610          net: u_uicfg5640/wr_data_b1[27],  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[27].d
SEQ (reg)                               0.118    f     6.728          net: u_uicfg5640/wr_data[27],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                6.728               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[27].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 13.156               

Slack               : 13.172ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[3].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[18].d (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.712ns (cell 2.320ns (34%), net 4.392ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=2  LUT2=2  LUT5=1 )
Max Fanout          : 105
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[3].q
net (fo=105)                            1.306          1.452          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_5.a
LUT2                                    0.408    f     1.860       1  pin: u_uicfg5640/wr_data_b1[17]_syn_5.o
net (fo=7)                              0.800          2.660          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[18]_syn_1.a
LUT2                                    0.408    f     3.068       2  pin: u_uicfg5640/wr_data_b1[18]_syn_1.o
net (fo=2)                              0.600          3.668          net: u_uicfg5640/wr_data_b1[18]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[18]_syn_3.a
LUT4                                    0.408    f     4.076       3  pin: u_uicfg5640/wr_data_b1[18]_syn_3.o
net (fo=1)                              0.562          4.638          net: u_uicfg5640/ui5640reg_inst/sel0_syn_233[10],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[18]_syn_6.a
LUT5                                    0.424    f     5.062       4  pin: u_uicfg5640/wr_data_b1[18]_syn_6.o
net (fo=1)                              0.562          5.624          net: u_uicfg5640/ui5640reg_inst/sel0_syn_101[10],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[18]_syn_13.a
LUT4                                    0.408    f     6.032       5  pin: u_uicfg5640/wr_data_b1[18]_syn_13.o
net (fo=1)                              0.562          6.594          net: u_uicfg5640/wr_data_b1[18],  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[18].d
SEQ (reg)                               0.118    f     6.712          net: u_uicfg5640/wr_data[18],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                6.712               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[18].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 13.172               

Slack               : 13.208ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[4].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[9].d (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.676ns (cell 2.304ns (34%), net 4.372ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=3  LUT3=1  LUT2=1 )
Max Fanout          : 101
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[4].q
net (fo=101)                            1.299          1.445          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[4],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_13.a
LUT2                                    0.408    f     1.853       1  pin: u_uicfg5640/wr_data_b1[8]_syn_13.o
net (fo=8)                              0.825          2.678          net: al_36,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[9]_syn_3.a
LUT4                                    0.408    f     3.086       2  pin: u_uicfg5640/wr_data_b1[9]_syn_3.o
net (fo=1)                              0.562          3.648          net: u_uicfg5640/wr_data_b1[9]_syn_4,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[9]_syn_7.b
LUT4                                    0.408    f     4.056       3  pin: u_uicfg5640/wr_data_b1[9]_syn_7.o
net (fo=1)                              0.562          4.618          net: u_uicfg5640/wr_data_b1[9]_syn_8,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[9]_syn_9.a
LUT3                                    0.408    f     5.026       4  pin: u_uicfg5640/wr_data_b1[9]_syn_9.o
net (fo=1)                              0.562          5.588          net: u_uicfg5640/ui5640reg_inst/sel0_syn_68[17],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[9]_syn_15.a
LUT4                                    0.408    f     5.996       5  pin: u_uicfg5640/wr_data_b1[9]_syn_15.o
net (fo=1)                              0.562          6.558          net: u_uicfg5640/wr_data_b1[9],  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[9].d
SEQ (reg)                               0.118    f     6.676          net: u_uicfg5640/wr_data[9],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                6.676               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/wr_data_reg[9].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 13.208               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.391ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[0].ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 1.403ns (cell 0.196ns (13%), net 1.207ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 60
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[8].q
net (fo=60)                             1.207          1.316          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[0].ce
SEQ (reg)                               0.087    r     1.403               
--------------------------------------------------------------------  ---------------
Arrival                                                1.403               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.012          0.012               
clock uncertainty                       0.000          0.012               
clock pessimism                         0.000          0.012               
--------------------------------------------------------------------  ---------------
Required                                               0.012               
--------------------------------------------------------------------  ---------------
Slack                                                  1.391               

Slack               : 1.391ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[1].ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 1.403ns (cell 0.196ns (13%), net 1.207ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 60
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[8].q
net (fo=60)                             1.207          1.316          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[1].ce
SEQ (reg)                               0.087    r     1.403               
--------------------------------------------------------------------  ---------------
Arrival                                                1.403               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.012          0.012               
clock uncertainty                       0.000          0.012               
clock pessimism                         0.000          0.012               
--------------------------------------------------------------------  ---------------
Required                                               0.012               
--------------------------------------------------------------------  ---------------
Slack                                                  1.391               

Slack               : 1.391ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[2].ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 1.403ns (cell 0.196ns (13%), net 1.207ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 60
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[8].q
net (fo=60)                             1.207          1.316          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[2].ce
SEQ (reg)                               0.087    r     1.403               
--------------------------------------------------------------------  ---------------
Arrival                                                1.403               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.012          0.012               
clock uncertainty                       0.000          0.012               
clock pessimism                         0.000          0.012               
--------------------------------------------------------------------  ---------------
Required                                               0.012               
--------------------------------------------------------------------  ---------------
Slack                                                  1.391               

Slack               : 1.391ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[3].ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 1.403ns (cell 0.196ns (13%), net 1.207ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 60
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[8].q
net (fo=60)                             1.207          1.316          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[3].ce
SEQ (reg)                               0.087    r     1.403               
--------------------------------------------------------------------  ---------------
Arrival                                                1.403               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.012          0.012               
clock uncertainty                       0.000          0.012               
clock pessimism                         0.000          0.012               
--------------------------------------------------------------------  ---------------
Required                                               0.012               
--------------------------------------------------------------------  ---------------
Slack                                                  1.391               

Slack               : 1.391ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[4].ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 1.403ns (cell 0.196ns (13%), net 1.207ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 60
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[8].q
net (fo=60)                             1.207          1.316          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[4].ce
SEQ (reg)                               0.087    r     1.403               
--------------------------------------------------------------------  ---------------
Arrival                                                1.403               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.012          0.012               
clock uncertainty                       0.000          0.012               
clock pessimism                         0.000          0.012               
--------------------------------------------------------------------  ---------------
Required                                               0.012               
--------------------------------------------------------------------  ---------------
Slack                                                  1.391               

Slack               : 1.391ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[5].ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 1.403ns (cell 0.196ns (13%), net 1.207ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 60
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[8].q
net (fo=60)                             1.207          1.316          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5].ce
SEQ (reg)                               0.087    r     1.403               
--------------------------------------------------------------------  ---------------
Arrival                                                1.403               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.012          0.012               
clock uncertainty                       0.000          0.012               
clock pessimism                         0.000          0.012               
--------------------------------------------------------------------  ---------------
Required                                               0.012               
--------------------------------------------------------------------  ---------------
Slack                                                  1.391               

Slack               : 1.391ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[6].ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 1.403ns (cell 0.196ns (13%), net 1.207ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 60
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[8].q
net (fo=60)                             1.207          1.316          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[6].ce
SEQ (reg)                               0.087    r     1.403               
--------------------------------------------------------------------  ---------------
Arrival                                                1.403               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.012          0.012               
clock uncertainty                       0.000          0.012               
clock pessimism                         0.000          0.012               
--------------------------------------------------------------------  ---------------
Required                                               0.012               
--------------------------------------------------------------------  ---------------
Slack                                                  1.391               

Slack               : 1.391ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[7].ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 1.403ns (cell 0.196ns (13%), net 1.207ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 60
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[8].q
net (fo=60)                             1.207          1.316          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[7].ce
SEQ (reg)                               0.087    r     1.403               
--------------------------------------------------------------------  ---------------
Arrival                                                1.403               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[7].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.012          0.012               
clock uncertainty                       0.000          0.012               
clock pessimism                         0.000          0.012               
--------------------------------------------------------------------  ---------------
Required                                               0.012               
--------------------------------------------------------------------  ---------------
Slack                                                  1.391               

Slack               : 1.395ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/REG_INDEX_reg[0].sr (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 1.403ns (cell 0.196ns (13%), net 1.207ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 60
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[8].q
net (fo=60)                             1.207          1.316          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[0].sr
SEQ (reg)                               0.087    r     1.403               
--------------------------------------------------------------------  ---------------
Arrival                                                1.403               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  1.395               

Slack               : 1.395ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/REG_INDEX_reg[1].sr (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 1.403ns (cell 0.196ns (13%), net 1.207ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 60
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[8].q
net (fo=60)                             1.207          1.316          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1].sr
SEQ (reg)                               0.087    r     1.403               
--------------------------------------------------------------------  ---------------
Arrival                                                1.403               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  1.395               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[1] -> u_PLL_HDMI_CLK/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
Min Period     :     2.448ns
Fmax           :     408.497MHz

Statistics:
Max            : SWNS      0.752ns, STNS      0.000ns,         0 Viol Endpoints,        63 Total Endpoints,        96 Paths Analyzed
Min            : HWNS      0.694ns, HTNS      0.000ns,         0 Viol Endpoints,        63 Total Endpoints,        96 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.752ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          2.214          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.118    f     2.332          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  0.752               

Slack               : 0.752ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          2.214          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.118    f     2.332          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  0.752               

Slack               : 0.752ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.o
net (fo=1)                              0.562          2.214          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d
SEQ (reg)                               0.118    f     2.332          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  0.752               

Slack               : 0.752ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5]_syn_1.o
net (fo=1)                              0.562          2.214          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].d
SEQ (reg)                               0.118    f     2.332          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  0.752               

Slack               : 0.752ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6]_syn_1.o
net (fo=1)                              0.562          2.214          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].d
SEQ (reg)                               0.118    f     2.332          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  0.752               

Slack               : 0.752ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7]_syn_1.o
net (fo=1)                              0.562          2.214          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].d
SEQ (reg)                               0.118    f     2.332          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  0.752               

Slack               : 0.752ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8]_syn_1.o
net (fo=1)                              0.562          2.214          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].d
SEQ (reg)                               0.118    f     2.332          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  0.752               

Slack               : 0.752ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9]_syn_1.o
net (fo=1)                              0.562          2.214          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].d
SEQ (reg)                               0.118    f     2.332          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  0.752               

Slack               : 0.752ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          2.214          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.118    f     2.332          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  0.752               

Slack               : 0.752ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          2.214          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.118    f     2.332          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  0.752               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg.q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[0].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[0].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[1].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     pll_inst_125M_1 -> pll_inst_125M_0
Type           :     Same Domain
From Clock     :     pll_inst_125M_1
To Clock       :     pll_inst_125M_0
Min Period     :     5.840ns
Fmax           :     171.233MHz

Statistics:
Max            : SWNS      2.160ns, STNS      0.000ns,         0 Viol Endpoints,        59 Total Endpoints,       233 Paths Analyzed
Min            : HWNS      0.732ns, HTNS      0.000ns,         0 Viol Endpoints,        59 Total Endpoints,       233 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 2.160ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_bram_u_reg1.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.653ns (cell 1.472ns (26%), net 4.181ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 2892
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737          0.883          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.a
LUT4                                    0.408    f     1.291       1  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.o
net (fo=5)                              0.737          2.028          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.a
LUT5                                    0.424    f     2.452       2  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.o
net (fo=9)                              0.848          3.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.a
LUT3                                    0.408    f     3.708       3  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.o
net (fo=2892)                           1.859          5.567          net: u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_bram_u_reg1.sr
SEQ (reg)                               0.086    r     5.653               
--------------------------------------------------------------------  ---------------
Arrival                                                5.653               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_bram_u_reg1.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.160               

Slack               : 2.160ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_bram_u_reg_reg.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.653ns (cell 1.472ns (26%), net 4.181ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 2892
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737          0.883          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.a
LUT4                                    0.408    f     1.291       1  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.o
net (fo=5)                              0.737          2.028          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.a
LUT5                                    0.424    f     2.452       2  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.o
net (fo=9)                              0.848          3.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.a
LUT3                                    0.408    f     3.708       3  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.o
net (fo=2892)                           1.859          5.567          net: u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_bram_u_reg_reg.sr
SEQ (reg)                               0.086    r     5.653               
--------------------------------------------------------------------  ---------------
Arrival                                                5.653               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_bram_u_reg_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.160               

Slack               : 2.160ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_16_count_reg[0].sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.653ns (cell 1.472ns (26%), net 4.181ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 2892
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737          0.883          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.a
LUT4                                    0.408    f     1.291       1  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.o
net (fo=5)                              0.737          2.028          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.a
LUT5                                    0.424    f     2.452       2  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.o
net (fo=9)                              0.848          3.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.a
LUT3                                    0.408    f     3.708       3  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.o
net (fo=2892)                           1.859          5.567          net: u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[0].sr
SEQ (reg)                               0.086    r     5.653               
--------------------------------------------------------------------  ---------------
Arrival                                                5.653               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.160               

Slack               : 2.160ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_16_count_reg[1].sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.653ns (cell 1.472ns (26%), net 4.181ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 2892
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737          0.883          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.a
LUT4                                    0.408    f     1.291       1  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.o
net (fo=5)                              0.737          2.028          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.a
LUT5                                    0.424    f     2.452       2  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.o
net (fo=9)                              0.848          3.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.a
LUT3                                    0.408    f     3.708       3  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.o
net (fo=2892)                           1.859          5.567          net: u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[1].sr
SEQ (reg)                               0.086    r     5.653               
--------------------------------------------------------------------  ---------------
Arrival                                                5.653               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.160               

Slack               : 2.160ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_16_count_reg[2].sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.653ns (cell 1.472ns (26%), net 4.181ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 2892
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737          0.883          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.a
LUT4                                    0.408    f     1.291       1  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.o
net (fo=5)                              0.737          2.028          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.a
LUT5                                    0.424    f     2.452       2  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.o
net (fo=9)                              0.848          3.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.a
LUT3                                    0.408    f     3.708       3  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.o
net (fo=2892)                           1.859          5.567          net: u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[2].sr
SEQ (reg)                               0.086    r     5.653               
--------------------------------------------------------------------  ---------------
Arrival                                                5.653               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.160               

Slack               : 2.160ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_16_count_reg[3].sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.653ns (cell 1.472ns (26%), net 4.181ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 2892
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737          0.883          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.a
LUT4                                    0.408    f     1.291       1  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.o
net (fo=5)                              0.737          2.028          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.a
LUT5                                    0.424    f     2.452       2  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.o
net (fo=9)                              0.848          3.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.a
LUT3                                    0.408    f     3.708       3  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.o
net (fo=2892)                           1.859          5.567          net: u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[3].sr
SEQ (reg)                               0.086    r     5.653               
--------------------------------------------------------------------  ---------------
Arrival                                                5.653               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.160               

Slack               : 2.160ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[0].sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.653ns (cell 1.472ns (26%), net 4.181ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 2892
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737          0.883          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.a
LUT4                                    0.408    f     1.291       1  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.o
net (fo=5)                              0.737          2.028          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.a
LUT5                                    0.424    f     2.452       2  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.o
net (fo=9)                              0.848          3.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.a
LUT3                                    0.408    f     3.708       3  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.o
net (fo=2892)                           1.859          5.567          net: u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[0].sr
SEQ (reg)                               0.086    r     5.653               
--------------------------------------------------------------------  ---------------
Arrival                                                5.653               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.160               

Slack               : 2.160ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[1].sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.653ns (cell 1.472ns (26%), net 4.181ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 2892
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737          0.883          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.a
LUT4                                    0.408    f     1.291       1  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.o
net (fo=5)                              0.737          2.028          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.a
LUT5                                    0.424    f     2.452       2  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.o
net (fo=9)                              0.848          3.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.a
LUT3                                    0.408    f     3.708       3  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.o
net (fo=2892)                           1.859          5.567          net: u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[1].sr
SEQ (reg)                               0.086    r     5.653               
--------------------------------------------------------------------  ---------------
Arrival                                                5.653               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.160               

Slack               : 2.160ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[2].sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.653ns (cell 1.472ns (26%), net 4.181ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 2892
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737          0.883          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.a
LUT4                                    0.408    f     1.291       1  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.o
net (fo=5)                              0.737          2.028          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.a
LUT5                                    0.424    f     2.452       2  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.o
net (fo=9)                              0.848          3.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.a
LUT3                                    0.408    f     3.708       3  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.o
net (fo=2892)                           1.859          5.567          net: u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[2].sr
SEQ (reg)                               0.086    r     5.653               
--------------------------------------------------------------------  ---------------
Arrival                                                5.653               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.160               

Slack               : 2.160ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[3].sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_0 rising@8.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 5.653ns (cell 1.472ns (26%), net 4.181ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 2892
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=5)                              0.737          0.883          net: soft_reset_cnt[0],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.a
LUT4                                    0.408    f     1.291       1  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.o
net (fo=5)                              0.737          2.028          net: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_7,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(280)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.a
LUT5                                    0.424    f     2.452       2  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.o
net (fo=9)                              0.848          3.300          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.a
LUT3                                    0.408    f     3.708       3  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.o
net (fo=2892)                           1.859          5.567          net: u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[3].sr
SEQ (reg)                               0.086    r     5.653               
--------------------------------------------------------------------  ---------------
Arrival                                                5.653               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.160               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.732ns
Begin Point         : u6_tx_fifo/wr_frame_in_fifo_reg1.clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_frame_in_fifo_reg_reg[0].d (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_frame_in_fifo_reg1.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/wr_frame_in_fifo_reg1.q
net (fo=2)                              0.600          0.709          net: u6_tx_fifo/wr_frame_in_fifo,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(129)
                                                                      pin: u6_tx_fifo/wr_frame_in_fifo_reg_reg[0].d
SEQ (reg)                               0.084    r     0.793          net: u6_tx_fifo/wr_frame_in_fifo_reg[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(788)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/wr_frame_in_fifo_reg_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               

Slack               : 4.037ns
Begin Point         : soft_reset_cnt_reg[7].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/reset_reg2_reg[0].d (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 4.098ns (cell 0.791ns (19%), net 3.307ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 2892
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: soft_reset_cnt_reg[7].q
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[7],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.e
LUT5                                    0.316    r     1.025       1  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.o
net (fo=9)                              0.848          1.873          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.a
LUT3                                    0.282    r     2.155       2  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.o
net (fo=2892)                           1.859          4.014          net: u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0].d
SEQ (reg)                               0.084    r     4.098          net: u4_trimac_block/reset_reg2[0],  ../../../../source_code/rtl/ETH/temac_block.v(152)
--------------------------------------------------------------------  ---------------
Arrival                                                4.098               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  4.037               

Slack               : 4.058ns
Begin Point         : soft_reset_cnt_reg[7].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_bram_u_reg1.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 4.066ns (cell 0.759ns (18%), net 3.307ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 2892
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: soft_reset_cnt_reg[7].q
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[7],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.e
LUT5                                    0.316    r     1.025       1  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.o
net (fo=9)                              0.848          1.873          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.a
LUT3                                    0.282    r     2.155       2  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.o
net (fo=2892)                           1.859          4.014          net: u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_bram_u_reg1.sr
SEQ (reg)                               0.052    f     4.066               
--------------------------------------------------------------------  ---------------
Arrival                                                4.066               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_bram_u_reg1.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  4.058               

Slack               : 4.058ns
Begin Point         : soft_reset_cnt_reg[7].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_bram_u_reg_reg.sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 4.066ns (cell 0.759ns (18%), net 3.307ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 2892
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: soft_reset_cnt_reg[7].q
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[7],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.e
LUT5                                    0.316    r     1.025       1  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.o
net (fo=9)                              0.848          1.873          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.a
LUT3                                    0.282    r     2.155       2  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.o
net (fo=2892)                           1.859          4.014          net: u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_bram_u_reg_reg.sr
SEQ (reg)                               0.052    f     4.066               
--------------------------------------------------------------------  ---------------
Arrival                                                4.066               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_bram_u_reg_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  4.058               

Slack               : 4.058ns
Begin Point         : soft_reset_cnt_reg[7].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_16_count_reg[0].sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 4.066ns (cell 0.759ns (18%), net 3.307ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 2892
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: soft_reset_cnt_reg[7].q
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[7],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.e
LUT5                                    0.316    r     1.025       1  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.o
net (fo=9)                              0.848          1.873          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.a
LUT3                                    0.282    r     2.155       2  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.o
net (fo=2892)                           1.859          4.014          net: u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[0].sr
SEQ (reg)                               0.052    f     4.066               
--------------------------------------------------------------------  ---------------
Arrival                                                4.066               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  4.058               

Slack               : 4.058ns
Begin Point         : soft_reset_cnt_reg[7].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_16_count_reg[1].sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 4.066ns (cell 0.759ns (18%), net 3.307ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 2892
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: soft_reset_cnt_reg[7].q
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[7],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.e
LUT5                                    0.316    r     1.025       1  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.o
net (fo=9)                              0.848          1.873          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.a
LUT3                                    0.282    r     2.155       2  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.o
net (fo=2892)                           1.859          4.014          net: u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[1].sr
SEQ (reg)                               0.052    f     4.066               
--------------------------------------------------------------------  ---------------
Arrival                                                4.066               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  4.058               

Slack               : 4.058ns
Begin Point         : soft_reset_cnt_reg[7].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_16_count_reg[2].sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 4.066ns (cell 0.759ns (18%), net 3.307ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 2892
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: soft_reset_cnt_reg[7].q
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[7],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.e
LUT5                                    0.316    r     1.025       1  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.o
net (fo=9)                              0.848          1.873          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.a
LUT3                                    0.282    r     2.155       2  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.o
net (fo=2892)                           1.859          4.014          net: u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[2].sr
SEQ (reg)                               0.052    f     4.066               
--------------------------------------------------------------------  ---------------
Arrival                                                4.066               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  4.058               

Slack               : 4.058ns
Begin Point         : soft_reset_cnt_reg[7].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_16_count_reg[3].sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 4.066ns (cell 0.759ns (18%), net 3.307ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 2892
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: soft_reset_cnt_reg[7].q
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[7],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.e
LUT5                                    0.316    r     1.025       1  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.o
net (fo=9)                              0.848          1.873          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.a
LUT3                                    0.282    r     2.155       2  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.o
net (fo=2892)                           1.859          4.014          net: u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[3].sr
SEQ (reg)                               0.052    f     4.066               
--------------------------------------------------------------------  ---------------
Arrival                                                4.066               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  4.058               

Slack               : 4.058ns
Begin Point         : soft_reset_cnt_reg[7].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[0].sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 4.066ns (cell 0.759ns (18%), net 3.307ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 2892
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: soft_reset_cnt_reg[7].q
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[7],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.e
LUT5                                    0.316    r     1.025       1  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.o
net (fo=9)                              0.848          1.873          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.a
LUT3                                    0.282    r     2.155       2  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.o
net (fo=2892)                           1.859          4.014          net: u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[0].sr
SEQ (reg)                               0.052    f     4.066               
--------------------------------------------------------------------  ---------------
Arrival                                                4.066               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  4.058               

Slack               : 4.058ns
Begin Point         : soft_reset_cnt_reg[7].clk (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[1].sr (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_1 rising@0.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 4.066ns (cell 0.759ns (18%), net 3.307ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 2892
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: soft_reset_cnt_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: soft_reset_cnt_reg[7].q
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[7],  ../../../../source_code/rtl/UDP_Example_Top.v(252)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.e
LUT5                                    0.316    r     1.025       1  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_8.o
net (fo=9)                              0.848          1.873          net: soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.a
LUT3                                    0.282    r     2.155       2  pin: u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_10.o
net (fo=2892)                           1.859          4.014          net: u7_rx_fifo/wr_sreset,  ../../../../source_code/rtl/ETH/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[1].sr
SEQ (reg)                               0.052    f     4.066               
--------------------------------------------------------------------  ---------------
Arrival                                                4.066               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  4.058               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
Min Period     :     1.912ns
Fmax           :     523.013MHz

Statistics:
Max            : SWNS      1.288ns, STNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
Min            : HWNS      0.694ns, HTNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.288ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].q
net (fo=1)                              0.562          0.708          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          1.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.118    f     1.796          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  1.288               

Slack               : 1.288ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].q
net (fo=1)                              0.562          0.708          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          1.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.118    f     1.796          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  1.288               

Slack               : 1.288ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].q
net (fo=1)                              0.562          0.708          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.o
net (fo=1)                              0.562          1.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d
SEQ (reg)                               0.118    f     1.796          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  1.288               

Slack               : 1.288ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4].q
net (fo=1)                              0.562          0.708          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5]_syn_1.o
net (fo=1)                              0.562          1.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].d
SEQ (reg)                               0.118    f     1.796          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  1.288               

Slack               : 1.288ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3].q
net (fo=1)                              0.562          0.708          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6]_syn_1.o
net (fo=1)                              0.562          1.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].d
SEQ (reg)                               0.118    f     1.796          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  1.288               

Slack               : 1.288ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2].q
net (fo=1)                              0.562          0.708          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7]_syn_1.o
net (fo=1)                              0.562          1.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].d
SEQ (reg)                               0.118    f     1.796          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  1.288               

Slack               : 1.288ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1].q
net (fo=1)                              0.562          0.708          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8]_syn_1.o
net (fo=1)                              0.562          1.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].d
SEQ (reg)                               0.118    f     1.796          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  1.288               

Slack               : 1.288ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0].q
net (fo=1)                              0.562          0.708          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9]_syn_1.o
net (fo=1)                              0.562          1.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].d
SEQ (reg)                               0.118    f     1.796          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  1.288               

Slack               : 1.288ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7].q
net (fo=1)                              0.562          0.708          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          1.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.118    f     1.796          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  1.288               

Slack               : 1.288ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6].q
net (fo=1)                              0.562          0.708          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          1.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.118    f     1.796          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  1.288               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.732ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg.d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg.q
net (fo=2)                              0.600          0.709          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg.d
SEQ (reg)                               0.084    r     0.793          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               

Slack               : 1.538ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.599ns (cell 0.475ns (29%), net 1.124ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.b
LUT3                                    0.282    r     0.953       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          1.515          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.084    r     1.599          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.599               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.538               

Slack               : 1.538ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.599ns (cell 0.475ns (29%), net 1.124ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.b
LUT3                                    0.282    r     0.953       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          1.515          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.084    r     1.599          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.599               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.538               

Slack               : 1.538ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.599ns (cell 0.475ns (29%), net 1.124ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.b
LUT3                                    0.282    r     0.953       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.o
net (fo=1)                              0.562          1.515          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d
SEQ (reg)                               0.084    r     1.599          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.599               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.538               


----------------------------------------------------------------------------------------------------
Path Group     :     pll_inst_125M_0 -> pll_inst_125M_1
Type           :     Same Domain
From Clock     :     pll_inst_125M_0
To Clock       :     pll_inst_125M_1
Min Period     :     1.000ns
Fmax           :     1000.000MHz

Statistics:
Max            : SWNS      7.020ns, STNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
Min            : HWNS      0.694ns, HTNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.020ns
Begin Point         : u6_tx_fifo/rd_tran_frame_tog_reg1.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_tran_frame_tog_reg_reg[0].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.864ns (cell 0.264ns (30%), net 0.600ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_tran_frame_tog_reg1.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/rd_tran_frame_tog_reg1.q
net (fo=2)                              0.600          0.746          net: u6_tx_fifo/rd_tran_frame_tog,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(114)
                                                                      pin: u6_tx_fifo/rd_tran_frame_tog_reg_reg[0].d
SEQ (reg)                               0.118    f     0.864          net: u6_tx_fifo/rd_tran_frame_tog_reg[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(641)
--------------------------------------------------------------------  ---------------
Arrival                                                0.864               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/rd_tran_frame_tog_reg_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.020               

Slack               : 7.020ns
Begin Point         : u6_tx_fifo/rd_txfer_tog_reg1.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_txfer_tog_reg_reg[0].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.864ns (cell 0.264ns (30%), net 0.600ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg1.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/rd_txfer_tog_reg1.q
net (fo=2)                              0.600          0.746          net: u6_tx_fifo/rd_txfer_tog,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(135)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg_reg[0].d
SEQ (reg)                               0.118    f     0.864          net: u6_tx_fifo/rd_txfer_tog_reg[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(1140)
--------------------------------------------------------------------  ---------------
Arrival                                                0.864               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.020               

Slack               : 7.058ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[0].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[0].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[0].q
net (fo=1)                              0.562          0.708          net: u6_tx_fifo/rd_addr_txfer[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0].d
SEQ (reg)                               0.118    f     0.826          net: u6_tx_fifo/wr_rd_addr[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[1].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[1].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[1].q
net (fo=1)                              0.562          0.708          net: u6_tx_fifo/rd_addr_txfer[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1].d
SEQ (reg)                               0.118    f     0.826          net: u6_tx_fifo/wr_rd_addr[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[2].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[2].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[2].q
net (fo=1)                              0.562          0.708          net: u6_tx_fifo/rd_addr_txfer[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[2].d
SEQ (reg)                               0.118    f     0.826          net: u6_tx_fifo/wr_rd_addr[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[3].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[3].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[3].q
net (fo=1)                              0.562          0.708          net: u6_tx_fifo/rd_addr_txfer[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3].d
SEQ (reg)                               0.118    f     0.826          net: u6_tx_fifo/wr_rd_addr[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[4].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[4].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[4].q
net (fo=1)                              0.562          0.708          net: u6_tx_fifo/rd_addr_txfer[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[4].d
SEQ (reg)                               0.118    f     0.826          net: u6_tx_fifo/wr_rd_addr[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[4].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[5].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[5].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[5].q
net (fo=1)                              0.562          0.708          net: u6_tx_fifo/rd_addr_txfer[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[5].d
SEQ (reg)                               0.118    f     0.826          net: u6_tx_fifo/wr_rd_addr[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[5].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[6].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[6].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[6].q
net (fo=1)                              0.562          0.708          net: u6_tx_fifo/rd_addr_txfer[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[6].d
SEQ (reg)                               0.118    f     0.826          net: u6_tx_fifo/wr_rd_addr[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[6].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[7].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[7].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { pll_inst_125M_1 rising@8.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[7].q
net (fo=1)                              0.562          0.708          net: u6_tx_fifo/rd_addr_txfer[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7].d
SEQ (reg)                               0.118    f     0.826          net: u6_tx_fifo/wr_rd_addr[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[0].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[0].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[0].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[0],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[1].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[1].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[1].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[1],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[2].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[2].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[2].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[2].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[2],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[3].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[3].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[3].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[3],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[4].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[4].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[4].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[4].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[4],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[5].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[5].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[5].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[5].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[5],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[6].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[6].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[6].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[6].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[6],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[7].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[7].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[7].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[7],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[8].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[8].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[8].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[8],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[8].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[8],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[8].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[9].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[9].d (rising edge triggered by clock pll_inst_125M_1  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { pll_inst_125M_0 rising@0.000ns - pll_inst_125M_1 rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[9].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[9],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[9].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[9],  ../../../../source_code/rtl/ETH/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u5_temac_clk_gen/clk_125_in,  ../../../../source_code/rtl/ETH/temac_clk_gen.v(34)
                                                                      pin: udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: udp_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(243)
                                                                      pin: udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: udp_clk_syn_2.o
net (fo=2884)                           0.000          0.000          net: u6_tx_fifo/wr_clk,  ../../../../source_code/rtl/ETH/tx_client_fifo.v(33)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[9].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
Min Period     :     14.600ns
Fmax           :     68.493MHz

Statistics:
Max            : SWNS      0.117ns, STNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
Min            : HWNS      0.684ns, HTNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.117ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 0.971ns (cell 0.146ns (15%), net 0.825ns (85%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk
launch edge                            46.662    r    46.662               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    46.808          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.q
net (fo=8)                              0.825         47.633          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst
FIFO (reg)                              0.000    f    47.633               
--------------------------------------------------------------------  ---------------
Arrival                                               47.633               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
capture edge                           48.000    r    48.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         47.750               
clock uncertainty                       0.000         47.750               
clock pessimism                         0.000         47.750               
--------------------------------------------------------------------  ---------------
Required                                              47.750               
--------------------------------------------------------------------  ---------------
Slack                                                  0.117               

Slack               : 0.117ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 0.971ns (cell 0.146ns (15%), net 0.825ns (85%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk
launch edge                            46.662    r    46.662               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    46.808          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.q
net (fo=8)                              0.825         47.633          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst
FIFO (reg)                              0.000    f    47.633               
--------------------------------------------------------------------  ---------------
Arrival                                               47.633               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr
capture edge                           48.000    r    48.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         47.750               
clock uncertainty                       0.000         47.750               
clock pessimism                         0.000         47.750               
--------------------------------------------------------------------  ---------------
Required                                              47.750               
--------------------------------------------------------------------  ---------------
Slack                                                  0.117               

Slack               : 0.117ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 0.971ns (cell 0.146ns (15%), net 0.825ns (85%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk
launch edge                            46.662    r    46.662               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    46.808          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.q
net (fo=8)                              0.825         47.633          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst
FIFO (reg)                              0.000    f    47.633               
--------------------------------------------------------------------  ---------------
Arrival                                               47.633               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
capture edge                           48.000    r    48.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         47.750               
clock uncertainty                       0.000         47.750               
clock pessimism                         0.000         47.750               
--------------------------------------------------------------------  ---------------
Required                                              47.750               
--------------------------------------------------------------------  ---------------
Slack                                                  0.117               

Slack               : 0.117ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 0.971ns (cell 0.146ns (15%), net 0.825ns (85%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk
launch edge                            46.662    r    46.662               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    46.808          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.q
net (fo=8)                              0.825         47.633          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst
FIFO (reg)                              0.000    f    47.633               
--------------------------------------------------------------------  ---------------
Arrival                                               47.633               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
capture edge                           48.000    r    48.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         47.750               
clock uncertainty                       0.000         47.750               
clock pessimism                         0.000         47.750               
--------------------------------------------------------------------  ---------------
Required                                              47.750               
--------------------------------------------------------------------  ---------------
Slack                                                  0.117               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.684ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.934ns (cell 0.109ns (11%), net 0.825ns (89%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.q
net (fo=8)                              0.825          0.934          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst
FIFO (reg)                              0.000    f     0.934               
--------------------------------------------------------------------  ---------------
Arrival                                                0.934               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.684               

Slack               : 0.684ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.934ns (cell 0.109ns (11%), net 0.825ns (89%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.q
net (fo=8)                              0.825          0.934          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst
FIFO (reg)                              0.000    f     0.934               
--------------------------------------------------------------------  ---------------
Arrival                                                0.934               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.684               

Slack               : 0.684ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.934ns (cell 0.109ns (11%), net 0.825ns (89%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.q
net (fo=8)                              0.825          0.934          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst
FIFO (reg)                              0.000    f     0.934               
--------------------------------------------------------------------  ---------------
Arrival                                                0.934               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.684               

Slack               : 0.684ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.934ns (cell 0.109ns (11%), net 0.825ns (89%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.q
net (fo=8)                              0.825          0.934          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst
FIFO (reg)                              0.000    f     0.934               
--------------------------------------------------------------------  ---------------
Arrival                                                0.934               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.684               


----------------------------------------------------------------------------------------------------
Path Group     :     pll_inst_125M_0 -> u_clk_gen/u_pll_0/pll_inst.clkc[4]
Type           :     Same Domain
From Clock     :     pll_inst_125M_0
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[4]
Min Period     :     3.764ns
Fmax           :     265.675MHz

Statistics:
Max            : SWNS      1.059ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
Min            : HWNS      6.661ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.059ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.971ns (cell 0.146ns (15%), net 0.825ns (85%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.971          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../../../source_code/rtl/ETH/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)                               0.000    f     0.971               
--------------------------------------------------------------------  ---------------
Arrival                                                0.971               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
recovery                                0.030          2.030               
clock uncertainty                       0.000          2.030               
clock pessimism                         0.000          2.030               
--------------------------------------------------------------------  ---------------
Required                                               2.030               
--------------------------------------------------------------------  ---------------
Slack                                                  1.059               

Slack               : 1.231ns
Begin Point         : u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - pll_inst_125M_0 rising@0.000ns }
Data Path Delay     : 0.708ns (cell 0.146ns (20%), net 0.562ns (80%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg.q
net (fo=1)                              0.562          0.708          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../../../source_code/rtl/ETH/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)                               0.000    f     0.708          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                0.708               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          1.939               
clock uncertainty                       0.000          1.939               
clock pessimism                         0.000          1.939               
--------------------------------------------------------------------  ---------------
Required                                               1.939               
--------------------------------------------------------------------  ---------------
Slack                                                  1.231               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.661ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 6.000ns { pll_inst_125M_0 rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.953ns (cell 0.128ns (13%), net 0.825ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.953          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../../../source_code/rtl/ETH/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)                               0.000    f     0.953               
--------------------------------------------------------------------  ---------------
Arrival                                                0.953               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292         -5.708               
clock uncertainty                       0.000         -5.708               
clock pessimism                         0.000         -5.708               
--------------------------------------------------------------------  ---------------
Required                                              -5.708               
--------------------------------------------------------------------  ---------------
Slack                                                  6.661               

Slack               : 6.674ns
Begin Point         : u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg.clk (rising edge triggered by clock pll_inst_125M_0  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { pll_inst_125M_0 rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/pll_gen.v(40)
                                                                      pin: temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: temac_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(241)
                                                                      pin: temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: temac_clk_syn_2.o
net (fo=278)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../../../source_code/rtl/ETH/temac_block.v(10)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg.q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../../../source_code/rtl/ETH/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)                               0.000    f     0.671          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../../../source_code/rtl/UDP_Example_Top.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../../../source_code/rtl/ETH/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -6.003               
clock uncertainty                       0.000         -6.003               
clock pessimism                         0.000         -6.003               
--------------------------------------------------------------------  ---------------
Required                                              -6.003               
--------------------------------------------------------------------  ---------------
Slack                                                  6.674               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     12.189ns
Fmax           :     82.041MHz

Statistics:
Max            : SWNS     -1.102ns, STNS     -1.102ns,         1 Viol Endpoints,         2 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      0.732ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -1.102ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg.d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 2.316ns (cell 1.192ns (51%), net 1.124ns (49%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            0.650    f    32.650          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.aempty_flag
net (fo=1)                              0.562         33.212          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(318)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg_syn_7.b
LUT5                                    0.424    f    33.636       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg_syn_7.o
net (fo=1)                              0.562         34.198          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg_syn_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(357)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg.d
SEQ (reg)                               0.118    f    34.316          net: app_fdma_inst/fdma_rareq,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                               34.316               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg.clk
capture edge                           33.330    r    33.330               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         33.214               
clock uncertainty                       0.000         33.214               
clock pessimism                         0.000         33.214               
--------------------------------------------------------------------  ---------------
Required                                              33.214               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.102               

Slack               : 0.350ns
Begin Point         : uivtc_inst/O_vtc_vs_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_reg.d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.864ns (cell 0.264ns (30%), net 0.600ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/O_vtc_vs_reg.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: uivtc_inst/O_vtc_vs_reg.q
net (fo=2)                              0.600         32.746          net: vid_vs,  ../../../../source_code/rtl/UDP_Example_Top.v(97)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_reg.d
SEQ (reg)                               0.118    f    32.864          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_syn_3,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                               32.864               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_reg.clk
capture edge                           33.330    r    33.330               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         33.214               
clock uncertainty                       0.000         33.214               
clock pessimism                         0.000         33.214               
--------------------------------------------------------------------  ---------------
Required                                              33.214               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.732ns
Begin Point         : uivtc_inst/O_vtc_vs_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_reg.d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/O_vtc_vs_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uivtc_inst/O_vtc_vs_reg.q
net (fo=2)                              0.600          0.709          net: vid_vs,  ../../../../source_code/rtl/UDP_Example_Top.v(97)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_reg.d
SEQ (reg)                               0.084    r     0.793          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_syn_3,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               

Slack               : 1.983ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg.d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.044ns (cell 0.920ns (45%), net 1.124ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=152)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            0.520    f     0.520          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.aempty_flag
net (fo=1)                              0.562          1.082          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(318)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg_syn_7.b
LUT5                                    0.316    r     1.398       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg_syn_7.o
net (fo=1)                              0.562          1.960          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg_syn_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(357)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg.d
SEQ (reg)                               0.084    r     2.044          net: app_fdma_inst/fdma_rareq,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                                2.044               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.983               


Inter clock domain timing
--------------------------------------------------

IP timing
--------------------------------------------------

Timing details for EG_PHY_SDRAM_2M_32
------------------------------

Timing details for sdram
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[2]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[2]
Min Period     :     18.582ns
Fmax           :     53.816MHz

Statistics:
Max            : SWNS     -5.958ns, STNS   -220.736ns,        48 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
Min            : HWNS      6.697ns, HTNS      0.000ns,         0 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -5.958ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u2_ram/u2_wrrd/sdr_t,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_1.ts
PAD                                     3.047    f     4.291       1  pin: sdram_syn_1.bpad
net (fo=0)                              0.000          4.291          net: dq[0],  NOFILE(0)
                                                                      pin: sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.958               

Slack               : -5.958ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u2_ram/u2_wrrd/sdr_t,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_2.ts
PAD                                     3.047    f     4.291       1  pin: sdram_syn_2.bpad
net (fo=0)                              0.000          4.291          net: dq[6],  NOFILE(0)
                                                                      pin: sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.958               

Slack               : -5.958ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u2_ram/u2_wrrd/sdr_t,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_3.ts
PAD                                     3.047    f     4.291       1  pin: sdram_syn_3.bpad
net (fo=0)                              0.000          4.291          net: dq[7],  NOFILE(0)
                                                                      pin: sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.958               

Slack               : -5.958ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u2_ram/u2_wrrd/sdr_t,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_7.ts
PAD                                     3.047    f     4.291       1  pin: sdram_syn_7.bpad
net (fo=0)                              0.000          4.291          net: dq[1],  NOFILE(0)
                                                                      pin: sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.958               

Slack               : -5.958ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u2_ram/u2_wrrd/sdr_t,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_18.ts
PAD                                     3.047    f     4.291       1  pin: sdram_syn_18.bpad
net (fo=0)                              0.000          4.291          net: dq[23],  NOFILE(0)
                                                                      pin: sdram.dq[23]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.958               

Slack               : -5.958ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u2_ram/u2_wrrd/sdr_t,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_19.ts
PAD                                     3.047    f     4.291       1  pin: sdram_syn_19.bpad
net (fo=0)                              0.000          4.291          net: dq[22],  NOFILE(0)
                                                                      pin: sdram.dq[22]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.958               

Slack               : -5.958ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u2_ram/u2_wrrd/sdr_t,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_20.ts
PAD                                     3.047    f     4.291       1  pin: sdram_syn_20.bpad
net (fo=0)                              0.000          4.291          net: dq[21],  NOFILE(0)
                                                                      pin: sdram.dq[21]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.958               

Slack               : -5.958ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u2_ram/u2_wrrd/sdr_t,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_21.ts
PAD                                     3.047    f     4.291       1  pin: sdram_syn_21.bpad
net (fo=0)                              0.000          4.291          net: dq[20],  NOFILE(0)
                                                                      pin: sdram.dq[20]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.958               

Slack               : -5.958ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u2_ram/u2_wrrd/sdr_t,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_22.ts
PAD                                     3.047    f     4.291       1  pin: sdram_syn_22.bpad
net (fo=0)                              0.000          4.291          net: dq[19],  NOFILE(0)
                                                                      pin: sdram.dq[19]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.958               

Slack               : -5.958ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u2_ram/u2_wrrd/sdr_t,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_23.ts
PAD                                     3.047    f     4.291       1  pin: sdram_syn_23.bpad
net (fo=0)                              0.000          4.291          net: dq[18],  NOFILE(0)
                                                                      pin: sdram.dq[18]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.958               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.697ns
Begin Point         : sdram_syn_1.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: sdram_syn_1.bpad
net (fo=0)                              0.000          2.364          net: dq[0],  NOFILE(0)
                                                                      pin: sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.697               

Slack               : 6.697ns
Begin Point         : sdram_syn_2.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: sdram_syn_2.bpad
net (fo=0)                              0.000          2.364          net: dq[6],  NOFILE(0)
                                                                      pin: sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.697               

Slack               : 6.697ns
Begin Point         : sdram_syn_3.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: sdram_syn_3.bpad
net (fo=0)                              0.000          2.364          net: dq[7],  NOFILE(0)
                                                                      pin: sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.697               

Slack               : 6.697ns
Begin Point         : sdram_syn_6.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.we_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_6.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: sdram_syn_6.opad
net (fo=1)                              0.000          2.364          net: we_n,  NOFILE(0)
                                                                      pin: sdram.we_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.697               

Slack               : 6.697ns
Begin Point         : sdram_syn_7.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: sdram_syn_7.bpad
net (fo=0)                              0.000          2.364          net: dq[1],  NOFILE(0)
                                                                      pin: sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.697               

Slack               : 6.697ns
Begin Point         : sdram_syn_8.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.cas_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_8.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: sdram_syn_8.opad
net (fo=1)                              0.000          2.364          net: cas_n,  NOFILE(0)
                                                                      pin: sdram.cas_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.697               

Slack               : 6.697ns
Begin Point         : sdram_syn_9.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.ras_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_9.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: sdram_syn_9.opad
net (fo=1)                              0.000          2.364          net: ras_n,  NOFILE(0)
                                                                      pin: sdram.ras_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.697               

Slack               : 6.697ns
Begin Point         : sdram_syn_11.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[9] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_11.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: sdram_syn_11.opad
net (fo=1)                              0.000          2.364          net: addr[9],  NOFILE(0)
                                                                      pin: sdram.addr[9]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.697               

Slack               : 6.697ns
Begin Point         : sdram_syn_12.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[8] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_12.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: sdram_syn_12.opad
net (fo=1)                              0.000          2.364          net: addr[8],  NOFILE(0)
                                                                      pin: sdram.addr[8]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.697               

Slack               : 6.697ns
Begin Point         : sdram_syn_13.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_13.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: sdram_syn_13.opad
net (fo=1)                              0.000          2.364          net: addr[7],  NOFILE(0)
                                                                      pin: sdram.addr[7]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.697               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[2] -> u_clk/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[2]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     12.586ns
Fmax           :     79.453MHz

Statistics:
Max            : SWNS     -2.960ns, STNS    -94.720ns,        32 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
Min            : HWNS      5.150ns, HTNS      0.000ns,         0 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.960ns
Begin Point         : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_1.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          8.333          pin: sdram.dq[0]
net (fo=0)                              0.000          8.333          net: dq[0],  NOFILE(0)
                                                                      pin: sdram_syn_1.bpad
PAD (reg)                               1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[0]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_2.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          8.333          pin: sdram.dq[6]
net (fo=0)                              0.000          8.333          net: dq[6],  NOFILE(0)
                                                                      pin: sdram_syn_2.bpad
PAD (reg)                               1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[6]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_3.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          8.333          pin: sdram.dq[7]
net (fo=0)                              0.000          8.333          net: dq[7],  NOFILE(0)
                                                                      pin: sdram_syn_3.bpad
PAD (reg)                               1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[7]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_7.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          8.333          pin: sdram.dq[1]
net (fo=0)                              0.000          8.333          net: dq[1],  NOFILE(0)
                                                                      pin: sdram_syn_7.bpad
PAD (reg)                               1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[1]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_18.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          8.333          pin: sdram.dq[23]
net (fo=0)                              0.000          8.333          net: dq[23],  NOFILE(0)
                                                                      pin: sdram_syn_18.bpad
PAD (reg)                               1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[23]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_18.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_19.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          8.333          pin: sdram.dq[22]
net (fo=0)                              0.000          8.333          net: dq[22],  NOFILE(0)
                                                                      pin: sdram_syn_19.bpad
PAD (reg)                               1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[22]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_19.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_20.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          8.333          pin: sdram.dq[21]
net (fo=0)                              0.000          8.333          net: dq[21],  NOFILE(0)
                                                                      pin: sdram_syn_20.bpad
PAD (reg)                               1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[21]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_20.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_21.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          8.333          pin: sdram.dq[20]
net (fo=0)                              0.000          8.333          net: dq[20],  NOFILE(0)
                                                                      pin: sdram_syn_21.bpad
PAD (reg)                               1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[20]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_21.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_22.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          8.333          pin: sdram.dq[19]
net (fo=0)                              0.000          8.333          net: dq[19],  NOFILE(0)
                                                                      pin: sdram_syn_22.bpad
PAD (reg)                               1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[19]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_22.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_23.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          8.333          pin: sdram.dq[18]
net (fo=0)                              0.000          8.333          net: dq[18],  NOFILE(0)
                                                                      pin: sdram_syn_23.bpad
PAD (reg)                               1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[18]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_23.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.150ns
Begin Point         : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_1.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          4.333          pin: sdram.dq[0]
net (fo=0)                              0.000          4.333          net: dq[0],  NOFILE(0)
                                                                      pin: sdram_syn_1.bpad
PAD (reg)                               0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[0]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_2.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          4.333          pin: sdram.dq[6]
net (fo=0)                              0.000          4.333          net: dq[6],  NOFILE(0)
                                                                      pin: sdram_syn_2.bpad
PAD (reg)                               0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[6]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_3.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          4.333          pin: sdram.dq[7]
net (fo=0)                              0.000          4.333          net: dq[7],  NOFILE(0)
                                                                      pin: sdram_syn_3.bpad
PAD (reg)                               0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[7]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_7.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          4.333          pin: sdram.dq[1]
net (fo=0)                              0.000          4.333          net: dq[1],  NOFILE(0)
                                                                      pin: sdram_syn_7.bpad
PAD (reg)                               0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[1]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_18.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          4.333          pin: sdram.dq[23]
net (fo=0)                              0.000          4.333          net: dq[23],  NOFILE(0)
                                                                      pin: sdram_syn_18.bpad
PAD (reg)                               0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[23]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_18.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_19.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          4.333          pin: sdram.dq[22]
net (fo=0)                              0.000          4.333          net: dq[22],  NOFILE(0)
                                                                      pin: sdram_syn_19.bpad
PAD (reg)                               0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[22]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_19.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_20.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          4.333          pin: sdram.dq[21]
net (fo=0)                              0.000          4.333          net: dq[21],  NOFILE(0)
                                                                      pin: sdram_syn_20.bpad
PAD (reg)                               0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[21]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_20.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_21.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          4.333          pin: sdram.dq[20]
net (fo=0)                              0.000          4.333          net: dq[20],  NOFILE(0)
                                                                      pin: sdram_syn_21.bpad
PAD (reg)                               0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[20]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_21.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_22.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          4.333          pin: sdram.dq[19]
net (fo=0)                              0.000          4.333          net: dq[19],  NOFILE(0)
                                                                      pin: sdram_syn_22.bpad
PAD (reg)                               0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[19]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_22.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_23.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(148)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          4.333          pin: sdram.dq[18]
net (fo=0)                              0.000          4.333          net: dq[18],  NOFILE(0)
                                                                      pin: sdram_syn_23.bpad
PAD (reg)                               0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[18]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=60)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(41)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_23.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               




