|program_CU_2018
AEN <= 66.DB_MAX_OUTPUT_PORT_TYPE
IOW <= prog256DES1_2018:inst.IOW
AVR_DIN => prog256DES1_2018:inst.AVR_Din
AVR_DIN => inst7.OE
AVR_DIN => inst6.OE
A_D => prog256DES1_2018:inst.A_D
W_R => prog256DES1_2018:inst.w_r
IOR_MK => prog256DES1_2018:inst.IOR_mk
IOW_MK => prog256DES1_2018:inst.IOW_mk
16meg_IN => altpll0:inst3.inclk0
SINH => program_low235aug3128:inst14.sinh
stop => program_low235aug3128:inst14.stop
PUSK_W => program_low235aug3128:inst14.puskW
RESETA => program_low235aug3128:inst14.RESET
RESETA => 74594:inst17.SRCLRN
RESETA => 74594:inst17.RCLRN
RESETA => 74594:inst16.SRCLRN
RESETA => 74594:inst16.RCLRN
RESETA => blok_DATA_CDI_9des:inst10.RESETA
RESETA => inst1.ACLR
RESETA => inst5.ACLR
RESETA => inst9.ACLR
RESETA => inst8.ACLR
RESETA => count64_2018:inst50.CLR
RESETA => Block_Synchro_Data:inst96.RESETA
RESETA => Block_Synchro_Data:inst98.RESETA
RESETA => Block_Synchro_Data:inst97.RESETA
RESETA => Block_Synchro_Data:inst99.RESETA
L0 => 74594:inst17.SRCLK
L0 => 74594:inst16.SRCLK
L2 => 74594:inst17.RCLK
L2 => 74594:inst16.RCLK
L1 => 74594:inst16.SER
DATA1 => inst36.IN0
DATA2 => inst62.IN1
DATA3 => inst63.IN0
DATA4 => inst64.IN0
L7 => blok_DATA_CDI_9des:inst10.L5
DX0 => inst7.DATAIN
DX1 => inst6.DATAIN
DX2 <> prog256DES1_2018:inst.DX2
DX3 <> prog256DES1_2018:inst.DX3
DX4 <> prog256DES1_2018:inst.DX4
DX5 <> prog256DES1_2018:inst.DX5
DX6 <> prog256DES1_2018:inst.DX6
DX7 <> prog256DES1_2018:inst.DX7
DJ0 <> prog256DES1_2018:inst.DJ0
DJ1 <> prog256DES1_2018:inst.DJ1
DJ2 <> prog256DES1_2018:inst.DJ2
DJ3 <> prog256DES1_2018:inst.DJ3
DJ4 <> prog256DES1_2018:inst.DJ4
DJ5 <> prog256DES1_2018:inst.DJ5
DJ6 <> prog256DES1_2018:inst.DJ6
DJ7 <> prog256DES1_2018:inst.DJ7
IOR <= prog256DES1_2018:inst.IOR
CMD <= prog256DES1_2018:inst.CMD
extgen <= program_low235aug3128:inst14.extgen
intgen <= <GND>
K1 <= 110.DB_MAX_OUTPUT_PORT_TYPE
K2 <= 112.DB_MAX_OUTPUT_PORT_TYPE
K3 <= 113.DB_MAX_OUTPUT_PORT_TYPE
st_conv <= blok_DATA_CDI_9des:inst10.ST_CONV
resetb <= 119.DB_MAX_OUTPUT_PORT_TYPE
L3 => 119.DATAIN
K4 <= 114.DB_MAX_OUTPUT_PORT_TYPE
st_trans_ <= inst4.DB_MAX_OUTPUT_PORT_TYPE
40MEG <= 68.DB_MAX_OUTPUT_PORT_TYPE
IO16 => ~NO_FANOUT~
INT => ~NO_FANOUT~
SD => ~NO_FANOUT~
IOWAIT => ~NO_FANOUT~
L4 => ~NO_FANOUT~
L5 => ~NO_FANOUT~
L6 => ~NO_FANOUT~


|program_CU_2018|prog256DES1_2018:inst
ozu1 <= proba256_10novugolev:inst2.OZU1
reset => proba256_10novugolev:inst2.sbrosstb
reset => 605.DATAIN
reset => 545.IN1
pusk => proba256_10novugolev:inst2.pusk
pusk => oune1f:642.in1
iow1 <= proba256_10novugolev:inst2.IOW
80Meg => 453.DATAIN
iow2 <= proba256_10novugolev:inst2.IOW2
af8 <= proba256_10novugolev:inst2.AF8
ozu2 <= proba256_10novugolev:inst2.OZU2
ozu3 <= proba256_10novugolev:inst2.OZU3
80meg_out <= 628.DB_MAX_OUTPUT_PORT_TYPE
rclk <= proba256_10novugolev:inst2.RCLK
16meg <= 618.DB_MAX_OUTPUT_PORT_TYPE
IOW <= 498.DB_MAX_OUTPUT_PORT_TYPE
IOW_mk => 538.IN0
AVR_Din => mx8:566.AVR_DIN
AVR_Din => 535.IN0
AVR_Din => 536.IN0
AVR_Din => 495.IN0
IOR <= IOR_mk.DB_MAX_OUTPUT_PORT_TYPE
IOR_mk => IOR.DATAIN
CMD <= 497.DB_MAX_OUTPUT_PORT_TYPE
A_D => 497.IN0
ozu4 <= proba256_10novugolev:inst2.OZU4
ozu5 <= proba256_10novugolev:inst2.OZU5
ozu6 <= proba256_10novugolev:inst2.OZU6
ozu7 <= proba256_10novugolev:inst2.OZU7
ozu8 <= proba256_10novugolev:inst2.OZU8
DJ7 <> mx8:566.D7J
w_r => mx8:566.WRITE_READ
da[0] => summa17june27des:inst.dx[0]
da[1] => summa17june27des:inst.dx[1]
da[2] => summa17june27des:inst.dx[2]
da[3] => summa17june27des:inst.dx[3]
da[4] => summa17june27des:inst.dx[4]
da[5] => summa17june27des:inst.dx[5]
da[6] => summa17june27des:inst.dx[6]
da[7] => summa17june27des:inst.dx[7]
da[8] => summa17june27des:inst.dx[8]
da[9] => summa17june27des:inst.dx[9]
da[10] => summa17june27des:inst.dx[10]
da[11] => summa17june27des:inst.dx[11]
da[12] => summa17june27des:inst.dx[12]
da[13] => summa17june27des:inst.dx[13]
da[14] => summa17june27des:inst.dx[14]
da[15] => summa17june27des:inst.dx[15]
da[16] => summa17june27des:inst.dx[16]
da[17] => summa17june27des:inst.dx[17]
DX0 <> mx8:566.D0X
DX1 <> mx8:566.D1X
DX2 <> mx8:566.D2X
DX3 <> mx8:566.D3X
DX4 <> mx8:566.D4X
DX5 <> mx8:566.D5X
DX6 <> mx8:566.D6X
DX7 <> mx8:566.D7X
DJ0 <> mx8:566.D0J
DJ1 <> mx8:566.D1J
DJ2 <> mx8:566.D2J
DJ3 <> mx8:566.D3J
DJ4 <> mx8:566.D4J
DJ5 <> mx8:566.D5J
DJ6 <> mx8:566.D6J


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2
16meg <= 8.DB_MAX_OUTPUT_PORT_TYPE
80Meg => 9.DATAIN
Y7 <= vdether10novugolev:inst.Y7
sbrosstb => vdether10novugolev:inst.sbrosstb
pusk => vdether10novugolev:inst.PUSK
DFF => vdether10novugolev:inst.DFF
Y0 <= vdether10novugolev:inst.Y0
Y1 <= vdether10novugolev:inst.Y1
Y2 <= vdether10novugolev:inst.Y2
Y6 <= vdether10novugolev:inst.Y6
Y5 <= vdether10novugolev:inst.Y5
Y4 <= vdether10novugolev:inst.Y4
Y3 <= vdether10novugolev:inst.Y3
OZU3 <= vdether10novugolev:inst.OZU3
OZU2 <= vdether10novugolev:inst.OZU2
OZU1 <= vdether10novugolev:inst.OZU1
SB <= vdether10novugolev:inst.sb
IOW <= vdether10novugolev:inst.IOW
D011 <= vdether10novugolev:inst.D011
D192A <= vdether10novugolev:inst.D192
D01 <= vdether10novugolev:inst.D01
FF <= vdether10novugolev:inst.FF
AF8 <= vdether10novugolev:inst.AF8
A02 <= vdether10novugolev:inst.A02
fin194 <= vdether10novugolev:inst.fin194
RCLK <= vdether10novugolev:inst.RCLK
CLK1 <= vdether10novugolev:inst.CLK1
rd2 <= vdether10novugolev:inst.rd2
rd1 <= vdether10novugolev:inst.rd1
IOW2 <= vdether10novugolev:inst.IOW2
OZU4 <= vdether10novugolev:inst.OZU4
OZU5 <= vdether10novugolev:inst.OZU5
OZU6 <= vdether10novugolev:inst.OZU6
OZU7 <= vdether10novugolev:inst.OZU7
OZU8 <= vdether10novugolev:inst.OZU8


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|count5_9des:6
y <= 3.DB_MAX_OUTPUT_PORT_TYPE
reset => 3.ACLR
reset => 1.ACLR
reset => 2.ACLR
clk => 1.CLK
clk => 2.CLK
clk => 3.CLK


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst
16Meg <= count5_9des:207.y
80Meg => 202.DATAIN
sb <= oune1f:199.out1
PUSK => oune1f:inst.in1
sbrosstb => 224.IN0
sbrosstb => 186.IN1
DFF => header5okt_2016:253.DFF
OZU1 <= 176.DB_MAX_OUTPUT_PORT_TYPE
D011 <= header5okt_2016:253.D011
IOW <= header5okt_2016:253.iow
Y5 <= header5okt_2016:253.Y5
Y6 <= header5okt_2016:253.Y6
Y7 <= header5okt_2016:253.Y7
Y1 <= header5okt_2016:253.Y1
Y2 <= header5okt_2016:253.Y2
Y3 <= header5okt_2016:253.Y3
Y4 <= header5okt_2016:253.Y4
Y0 <= header5okt_2016:253.Y0
A02 <= header5okt_2016:253.A02
D192 <= 43.DB_MAX_OUTPUT_PORT_TYPE
AF8 <= header5okt_2016:253.AF8
D01 <= header5okt_2016:253.D01
FF <= header5okt_2016:253.dd6ff
OZU2 <= 180.DB_MAX_OUTPUT_PORT_TYPE
OZU3 <= 181.DB_MAX_OUTPUT_PORT_TYPE
IOW2 <= 192new2018:inst1.iow
rd1 <= 192new2018:inst1.rd1
rd2 <= 192new2018:inst1.rd2
CLK1 <= 192new2018:inst1.clk1
RCLK <= 192new2018:inst1.rclk
fin194 <= 192new2018:inst1.fin_194
OZU4 <= 182.DB_MAX_OUTPUT_PORT_TYPE
OZU5 <= 184.DB_MAX_OUTPUT_PORT_TYPE
OZU6 <= 190.DB_MAX_OUTPUT_PORT_TYPE
OZU7 <= 191.DB_MAX_OUTPUT_PORT_TYPE
OZU8 <= 192.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|count5_9des:207
y <= 3.DB_MAX_OUTPUT_PORT_TYPE
reset => 3.ACLR
reset => 1.ACLR
reset => 2.ACLR
clk => 1.CLK
clk => 2.CLK
clk => 3.CLK


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|oune1f:199
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253
Y6 <= romugolev2:141.Y6
AF8 <= 137.DB_MAX_OUTPUT_PORT_TYPE
16Meg => 149.DATAIN
sbros => 151.DATAIN
455 <= 168.DB_MAX_OUTPUT_PORT_TYPE
45 <= 74154:65.O12N
PUSK => af8okt13now:169.strob
dd6ff <= 59.DB_MAX_OUTPUT_PORT_TYPE
DFF => 147.IN4
DFF => 147.IN5
DFF => 164.IN0
A02 <= reqvest13oktt:150.A02
Fin194 => reqvest13oktt:150.strob
44 <= 74154:65.O11N
D01 <= reqvest13oktt:150.D01
iow <= 171.DB_MAX_OUTPUT_PORT_TYPE
D011 <= 162.DB_MAX_OUTPUT_PORT_TYPE
fin2 <= reqvest13oktt:150.finish1
Y5 <= romugolev2:141.Y5
Y7 <= romugolev2:141.Y7
Y4 <= romugolev2:141.Y4
Y3 <= romugolev2:141.Y3
Y2 <= romugolev2:141.Y2
Y1 <= romugolev2:141.Y1
Y0 <= romugolev2:141.Y0
finish <= oune1f:138.out1


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141
Y0 <= Y0.DB_MAX_OUTPUT_PORT_TYPE
A_F8 => ap6:43.GN1
A_F8 => ap6:43.GN2
D_01 => ap6:340.GN1
D_01 => ap6:340.GN2
D09 => ap6:259.GN1
D09 => ap6:259.GN2
D3C => ap6:260.GN1
D3C => ap6:260.GN2
DA0 => ap6:332.GN1
DA0 => ap6:332.GN2
D11 => ap6:322.GN1
D11 => ap6:322.GN2
D02 => 337.IN0
D_02 => 337.IN1
D30 => 336.IN0
D_30 => 336.IN1
D82 => ap6:319.GN1
D82 => ap6:319.GN2
D1d => ap6:310.GN1
D1d => ap6:310.GN2
D03 => ap6:311.GN1
D03 => ap6:311.GN2
D45 => ap6:297.GN1
D45 => ap6:297.GN2
D08 => ap6:298.GN1
D08 => ap6:298.GN2
DC5 => ap6:299.GN1
DC5 => ap6:299.GN2
D1B => ap6:300.GN1
D1B => ap6:300.GN2
DA9 => ap6:301.GN1
DA9 => ap6:301.GN2
DB1 => ap6:290.GN1
DB1 => ap6:290.GN2
D40 => ap6:291.GN1
D40 => ap6:291.GN2
DA4 => ap6:273.GN1
DA4 => ap6:273.GN2
DC0 => ap6:274.GN1
DC0 => ap6:274.GN2
DA8 => ap6:269.GN1
DA8 => ap6:269.GN2
DEA => ap6:270.GN1
DEA => ap6:270.GN2
D61 => ap6:265.GN1
D61 => ap6:265.GN2
D0F => ap6:266.GN1
D0F => ap6:266.GN2
D85 => ap6:244.GN1
D85 => ap6:244.GN2
D04 => 338.IN0
D_04 => 338.IN1
D6FF => 335.IN0
D4FF => 335.IN1
D01 => ap6:57.GN1
D01 => ap6:57.GN2
A_02 => ap6:55.GN1
A_02 => ap6:55.GN2
D200 => 339.IN0
D_00 => 339.IN1
D00 => 339.IN2
Y2 <= Y2.DB_MAX_OUTPUT_PORT_TYPE
Y1 <= Y1.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= Y3.DB_MAX_OUTPUT_PORT_TYPE
Y5 <= Y5.DB_MAX_OUTPUT_PORT_TYPE
Y4 <= Y4.DB_MAX_OUTPUT_PORT_TYPE
Y6 <= Y6.DB_MAX_OUTPUT_PORT_TYPE
Y7 <= Y7.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:43
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:340
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:342
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:259
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:257
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:260
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:258
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <GND>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:332
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:333
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:322
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:321
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:246
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:242
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:247
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:243
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <GND>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:319
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:318
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:310
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:309
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:311
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:308
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:297
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:292
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <VCC>
result[7] <= <GND>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:298
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:293
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:299
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:294
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <VCC>
result[7] <= <VCC>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:300
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:295
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:301
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:296
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:290
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:288
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:291
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:289
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <VCC>
result[7] <= <GND>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:273
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:271
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:274
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:272
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <VCC>
result[7] <= <VCC>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:269
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:267
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:270
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:268
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <VCC>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:265
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:263
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <GND>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:266
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:264
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:244
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:240
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:245
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:241
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:49
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:51
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <VCC>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:57
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:59
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:55
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:54
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|ap6:47
Y8 <= 26.DB_MAX_OUTPUT_PORT_TYPE
A8 => 26.DATAIN
GN1 => 27.IN0
GN2 => 27.IN1
Y1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A1 => 19.DATAIN
Y3 <= 20.DB_MAX_OUTPUT_PORT_TYPE
A3 => 20.DATAIN
Y2 <= 21.DB_MAX_OUTPUT_PORT_TYPE
A2 => 21.DATAIN
Y4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A4 => 22.DATAIN
Y5 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A5 => 23.DATAIN
Y6 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A6 => 24.DATAIN
Y7 <= 25.DB_MAX_OUTPUT_PORT_TYPE
A7 => 25.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|romugolev2:141|LPM_CONSTANT:52
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|74154:63
O0N <= 32.DB_MAX_OUTPUT_PORT_TYPE
G1N => 45.IN0
G2N => 45.IN1
A => 43.IN0
B => 40.IN0
C => 36.IN0
D => 34.IN0
O1N <= 31.DB_MAX_OUTPUT_PORT_TYPE
O2N <= 30.DB_MAX_OUTPUT_PORT_TYPE
O3N <= 29.DB_MAX_OUTPUT_PORT_TYPE
O4N <= 28.DB_MAX_OUTPUT_PORT_TYPE
O5N <= 27.DB_MAX_OUTPUT_PORT_TYPE
O6N <= 26.DB_MAX_OUTPUT_PORT_TYPE
O7N <= 25.DB_MAX_OUTPUT_PORT_TYPE
O8N <= 24.DB_MAX_OUTPUT_PORT_TYPE
O9N <= 23.DB_MAX_OUTPUT_PORT_TYPE
O10N <= 22.DB_MAX_OUTPUT_PORT_TYPE
O11N <= 21.DB_MAX_OUTPUT_PORT_TYPE
O12N <= 20.DB_MAX_OUTPUT_PORT_TYPE
O13N <= 19.DB_MAX_OUTPUT_PORT_TYPE
O14N <= 18.DB_MAX_OUTPUT_PORT_TYPE
O15N <= 17.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|74273:99
Q1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 19.ACLR
CLRN => 18.ACLR
CLRN => 17.ACLR
CLRN => 16.ACLR
CLRN => 15.ACLR
CLRN => 14.ACLR
CLRN => 13.ACLR
CLRN => 12.ACLR
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
D1 => 19.DATAIN
Q2 <= 18.DB_MAX_OUTPUT_PORT_TYPE
D2 => 18.DATAIN
Q3 <= 17.DB_MAX_OUTPUT_PORT_TYPE
D3 => 17.DATAIN
Q4 <= 16.DB_MAX_OUTPUT_PORT_TYPE
D4 => 16.DATAIN
Q5 <= 15.DB_MAX_OUTPUT_PORT_TYPE
D5 => 15.DATAIN
Q6 <= 14.DB_MAX_OUTPUT_PORT_TYPE
D6 => 14.DATAIN
Q7 <= 13.DB_MAX_OUTPUT_PORT_TYPE
D7 => 13.DATAIN
Q8 <= 12.DB_MAX_OUTPUT_PORT_TYPE
D8 => 12.DATAIN


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|LPM_COUNTER:68
clock => cntr_dbg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_dbg:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_dbg:auto_generated.q[0]
q[1] <= cntr_dbg:auto_generated.q[1]
q[2] <= cntr_dbg:auto_generated.q[2]
q[3] <= cntr_dbg:auto_generated.q[3]
q[4] <= cntr_dbg:auto_generated.q[4]
q[5] <= cntr_dbg:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|LPM_COUNTER:68|cntr_dbg:auto_generated
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|74154:65
O0N <= 32.DB_MAX_OUTPUT_PORT_TYPE
G1N => 45.IN0
G2N => 45.IN1
A => 43.IN0
B => 40.IN0
C => 36.IN0
D => 34.IN0
O1N <= 31.DB_MAX_OUTPUT_PORT_TYPE
O2N <= 30.DB_MAX_OUTPUT_PORT_TYPE
O3N <= 29.DB_MAX_OUTPUT_PORT_TYPE
O4N <= 28.DB_MAX_OUTPUT_PORT_TYPE
O5N <= 27.DB_MAX_OUTPUT_PORT_TYPE
O6N <= 26.DB_MAX_OUTPUT_PORT_TYPE
O7N <= 25.DB_MAX_OUTPUT_PORT_TYPE
O8N <= 24.DB_MAX_OUTPUT_PORT_TYPE
O9N <= 23.DB_MAX_OUTPUT_PORT_TYPE
O10N <= 22.DB_MAX_OUTPUT_PORT_TYPE
O11N <= 21.DB_MAX_OUTPUT_PORT_TYPE
O12N <= 20.DB_MAX_OUTPUT_PORT_TYPE
O13N <= 19.DB_MAX_OUTPUT_PORT_TYPE
O14N <= 18.DB_MAX_OUTPUT_PORT_TYPE
O15N <= 17.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|af8okt13now:169
finish <= 104.DB_MAX_OUTPUT_PORT_TYPE
16Meg => 8.DATAIN
sbros => 108.DATAIN
strob => 86.IN0
IOW <= 99.DB_MAX_OUTPUT_PORT_TYPE
AF8 <= 101.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|af8okt13now:169|count6djon2:96
Q1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
SBROS => 1.ACLR
SBROS => 17.ACLR
SBROS => 16.ACLR
SBROS => 23.IN0
clk => 17.CLK
clk => 16.CLK
clk => 1.CLK
fin <= 23.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 17.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|74154:64
O0N <= 32.DB_MAX_OUTPUT_PORT_TYPE
G1N => 45.IN0
G2N => 45.IN1
A => 43.IN0
B => 40.IN0
C => 36.IN0
D => 34.IN0
O1N <= 31.DB_MAX_OUTPUT_PORT_TYPE
O2N <= 30.DB_MAX_OUTPUT_PORT_TYPE
O3N <= 29.DB_MAX_OUTPUT_PORT_TYPE
O4N <= 28.DB_MAX_OUTPUT_PORT_TYPE
O5N <= 27.DB_MAX_OUTPUT_PORT_TYPE
O6N <= 26.DB_MAX_OUTPUT_PORT_TYPE
O7N <= 25.DB_MAX_OUTPUT_PORT_TYPE
O8N <= 24.DB_MAX_OUTPUT_PORT_TYPE
O9N <= 23.DB_MAX_OUTPUT_PORT_TYPE
O10N <= 22.DB_MAX_OUTPUT_PORT_TYPE
O11N <= 21.DB_MAX_OUTPUT_PORT_TYPE
O12N <= 20.DB_MAX_OUTPUT_PORT_TYPE
O13N <= 19.DB_MAX_OUTPUT_PORT_TYPE
O14N <= 18.DB_MAX_OUTPUT_PORT_TYPE
O15N <= 17.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|reqvest13oktt:150
finish1 <= 120.DB_MAX_OUTPUT_PORT_TYPE
16Meg => 8.DATAIN
sbros => 6.IN0
strob => 86.IN0
IOW <= 121.DB_MAX_OUTPUT_PORT_TYPE
D01 <= 117.DB_MAX_OUTPUT_PORT_TYPE
A02 <= 116.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|reqvest13oktt:150|count10djon13okt:108
Q1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
SBROS => 1.PRESET
SBROS => 17.PRESET
SBROS => 3.PRESET
SBROS => 2.PRESET
SBROS => 16.PRESET
clk => 2.CLK
clk => 3.CLK
clk => 17.CLK
clk => 16.CLK
clk => 1.CLK
Q2N <= 6.DB_MAX_OUTPUT_PORT_TYPE
Q3N <= 7.DB_MAX_OUTPUT_PORT_TYPE
Q5N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q4N <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q1N <= 4.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 2.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|header5okt_2016:253|oune1f:138
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|oune1f:inst2
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|oune1f:inst
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|oune1f:200
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|oune1f:183
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|192new2018:inst1
rd1 <= inst10.DB_MAX_OUTPUT_PORT_TYPE
80Meg => count8new10sept:inst6.UP
sbros => count8new10sept:inst6.CLR
sbros => 170.IN0
sbros => 205.IN0
sbros => 117.PRESET
sbros => count10djon13okt:inst7.SBROS
sbros => 174.IN0
sbros => count10djon13okt:inst20.SBROS
sbros => 118.PRESET
fin_194 <= 117.DB_MAX_OUTPUT_PORT_TYPE
rd2 <= inst11.DB_MAX_OUTPUT_PORT_TYPE
strob2 => 115.CLK
rclk <= inst24.DB_MAX_OUTPUT_PORT_TYPE
strob1 => 119.CLK
OZU1 => inst2.IN1
OZU1 => inst3.IN1
clk1 <= 209.DB_MAX_OUTPUT_PORT_TYPE
iow <= 172.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|192new2018:inst1|count10djon13okt:inst7
Q1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
SBROS => 1.PRESET
SBROS => 17.PRESET
SBROS => 3.PRESET
SBROS => 2.PRESET
SBROS => 16.PRESET
clk => 2.CLK
clk => 3.CLK
clk => 17.CLK
clk => 16.CLK
clk => 1.CLK
Q2N <= 6.DB_MAX_OUTPUT_PORT_TYPE
Q3N <= 7.DB_MAX_OUTPUT_PORT_TYPE
Q5N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q4N <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q1N <= 4.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 2.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|192new2018:inst1|count8new10sept:inst6
QA <= 30.DB_MAX_OUTPUT_PORT_TYPE
CLR => 30.ACLR
CLR => 31.ACLR
CLR => 32.ACLR
UP => 42.IN0
CON <= 64.DB_MAX_OUTPUT_PORT_TYPE
QC <= 32.DB_MAX_OUTPUT_PORT_TYPE
QB <= 31.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|192new2018:inst1|oune1f:inst15
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|192new2018:inst1|oune1f:inst13
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|192new2018:inst1|lpm_compare21:inst12
clock => lpm_compare:LPM_COMPARE_component.clock
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
dataa[8] => lpm_compare:LPM_COMPARE_component.dataa[8]
dataa[9] => lpm_compare:LPM_COMPARE_component.dataa[9]
aeb <= lpm_compare:LPM_COMPARE_component.aeb


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|192new2018:inst1|lpm_compare21:inst12|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_ivk:auto_generated.dataa[0]
dataa[1] => cmpr_ivk:auto_generated.dataa[1]
dataa[2] => cmpr_ivk:auto_generated.dataa[2]
dataa[3] => cmpr_ivk:auto_generated.dataa[3]
dataa[4] => cmpr_ivk:auto_generated.dataa[4]
dataa[5] => cmpr_ivk:auto_generated.dataa[5]
dataa[6] => cmpr_ivk:auto_generated.dataa[6]
dataa[7] => cmpr_ivk:auto_generated.dataa[7]
dataa[8] => cmpr_ivk:auto_generated.dataa[8]
dataa[9] => cmpr_ivk:auto_generated.dataa[9]
datab[0] => cmpr_ivk:auto_generated.datab[0]
datab[1] => cmpr_ivk:auto_generated.datab[1]
datab[2] => cmpr_ivk:auto_generated.datab[2]
datab[3] => cmpr_ivk:auto_generated.datab[3]
datab[4] => cmpr_ivk:auto_generated.datab[4]
datab[5] => cmpr_ivk:auto_generated.datab[5]
datab[6] => cmpr_ivk:auto_generated.datab[6]
datab[7] => cmpr_ivk:auto_generated.datab[7]
datab[8] => cmpr_ivk:auto_generated.datab[8]
datab[9] => cmpr_ivk:auto_generated.datab[9]
clock => cmpr_ivk:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_ivk:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|192new2018:inst1|lpm_compare21:inst12|lpm_compare:LPM_COMPARE_component|cmpr_ivk:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|192new2018:inst1|lpm_counter3:inst
aclr => lpm_counter:lpm_counter_component.aclr
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|192new2018:inst1|lpm_counter3:inst|LPM_COUNTER:lpm_counter_component
clock => cntr_74i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_74i:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_74i:auto_generated.q[0]
q[1] <= cntr_74i:auto_generated.q[1]
q[2] <= cntr_74i:auto_generated.q[2]
q[3] <= cntr_74i:auto_generated.q[3]
q[4] <= cntr_74i:auto_generated.q[4]
q[5] <= cntr_74i:auto_generated.q[5]
q[6] <= cntr_74i:auto_generated.q[6]
q[7] <= cntr_74i:auto_generated.q[7]
q[8] <= cntr_74i:auto_generated.q[8]
q[9] <= cntr_74i:auto_generated.q[9]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|192new2018:inst1|lpm_counter3:inst|LPM_COUNTER:lpm_counter_component|cntr_74i:auto_generated
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|192new2018:inst1|count10djon13okt:inst20
Q1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
SBROS => 1.PRESET
SBROS => 17.PRESET
SBROS => 3.PRESET
SBROS => 2.PRESET
SBROS => 16.PRESET
clk => 2.CLK
clk => 3.CLK
clk => 17.CLK
clk => 16.CLK
clk => 1.CLK
Q2N <= 6.DB_MAX_OUTPUT_PORT_TYPE
Q3N <= 7.DB_MAX_OUTPUT_PORT_TYPE
Q5N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q4N <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q1N <= 4.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 2.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|192new2018:inst1|oune1f:inst17
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|192new2018:inst1|lpm_compare22:inst18
clock => lpm_compare:LPM_COMPARE_component.clock
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
dataa[8] => lpm_compare:LPM_COMPARE_component.dataa[8]
dataa[9] => lpm_compare:LPM_COMPARE_component.dataa[9]
aeb <= lpm_compare:LPM_COMPARE_component.aeb


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|192new2018:inst1|lpm_compare22:inst18|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_ivk:auto_generated.dataa[0]
dataa[1] => cmpr_ivk:auto_generated.dataa[1]
dataa[2] => cmpr_ivk:auto_generated.dataa[2]
dataa[3] => cmpr_ivk:auto_generated.dataa[3]
dataa[4] => cmpr_ivk:auto_generated.dataa[4]
dataa[5] => cmpr_ivk:auto_generated.dataa[5]
dataa[6] => cmpr_ivk:auto_generated.dataa[6]
dataa[7] => cmpr_ivk:auto_generated.dataa[7]
dataa[8] => cmpr_ivk:auto_generated.dataa[8]
dataa[9] => cmpr_ivk:auto_generated.dataa[9]
datab[0] => cmpr_ivk:auto_generated.datab[0]
datab[1] => cmpr_ivk:auto_generated.datab[1]
datab[2] => cmpr_ivk:auto_generated.datab[2]
datab[3] => cmpr_ivk:auto_generated.datab[3]
datab[4] => cmpr_ivk:auto_generated.datab[4]
datab[5] => cmpr_ivk:auto_generated.datab[5]
datab[6] => cmpr_ivk:auto_generated.datab[6]
datab[7] => cmpr_ivk:auto_generated.datab[7]
datab[8] => cmpr_ivk:auto_generated.datab[8]
datab[9] => cmpr_ivk:auto_generated.datab[9]
clock => cmpr_ivk:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_ivk:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|192new2018:inst1|lpm_compare22:inst18|lpm_compare:LPM_COMPARE_component|cmpr_ivk:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|program_CU_2018|prog256DES1_2018:inst|proba256_10novugolev:inst2|vdether10novugolev:inst|r_s2:46
Q <= 1.DB_MAX_OUTPUT_PORT_TYPE
S => 1.IN0
R => 2.IN1
nQ <= 2.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|prog256DES1_2018:inst|oune1f:642
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|prog256DES1_2018:inst|mx8:566
D7X <> 74465:3.Y8
AVR_DIN => 32.IN0
AVR_DIN => 74465:2.GN1
AVR_DIN => 74465:2.GN2
WRITE_READ => 33.IN0
WRITE_READ => 74465:1.GN2
D0J <> 74465:1.Y1
D0J <> 74465:2.Y1
D1J <> 74465:1.Y2
D1J <> 74465:2.Y2
D2J <> 74465:1.Y3
D2J <> 74465:2.Y3
D3J <> 74465:1.Y4
D3J <> 74465:2.Y4
D5J <> 74465:1.Y6
D5J <> 74465:2.Y6
D6J <> 74465:1.Y7
D6J <> 74465:2.Y7
D7J <> 74465:1.Y8
D7J <> 74465:2.Y8
D4J <> 74465:1.Y5
D4J <> 74465:2.Y5
D0X <> 74465:3.Y1
D1X <> 74465:3.Y2
D2X <> 74465:3.Y3
D3X <> 74465:3.Y4
D5X <> 74465:3.Y6
D6X <> 74465:3.Y7
D4X <> 74465:3.Y5
A1 => 74465:2.A1
A2 => 74465:2.A2
A3 => 74465:2.A3
A4 => 74465:2.A4
A6 => 74465:2.A6
A7 => 74465:2.A7
A8 => 74465:2.A8
A5 => 74465:2.A5


|program_CU_2018|prog256DES1_2018:inst|mx8:566|74465:3
Y6 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A6 => 19.DATAIN
GN1 => 2.IN0
GN2 => 2.IN1
Y5 <= 18.DB_MAX_OUTPUT_PORT_TYPE
A5 => 18.DATAIN
Y4 <= 13.DB_MAX_OUTPUT_PORT_TYPE
A4 => 13.DATAIN
Y3 <= 12.DB_MAX_OUTPUT_PORT_TYPE
A3 => 12.DATAIN
Y2 <= 7.DB_MAX_OUTPUT_PORT_TYPE
A2 => 7.DATAIN
Y1 <= 4.DB_MAX_OUTPUT_PORT_TYPE
A1 => 4.DATAIN
Y7 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A7 => 22.DATAIN
Y8 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A8 => 23.DATAIN


|program_CU_2018|prog256DES1_2018:inst|mx8:566|74465:1
Y6 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A6 => 19.DATAIN
GN1 => 2.IN0
GN2 => 2.IN1
Y5 <= 18.DB_MAX_OUTPUT_PORT_TYPE
A5 => 18.DATAIN
Y4 <= 13.DB_MAX_OUTPUT_PORT_TYPE
A4 => 13.DATAIN
Y3 <= 12.DB_MAX_OUTPUT_PORT_TYPE
A3 => 12.DATAIN
Y2 <= 7.DB_MAX_OUTPUT_PORT_TYPE
A2 => 7.DATAIN
Y1 <= 4.DB_MAX_OUTPUT_PORT_TYPE
A1 => 4.DATAIN
Y7 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A7 => 22.DATAIN
Y8 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A8 => 23.DATAIN


|program_CU_2018|prog256DES1_2018:inst|mx8:566|74465:2
Y6 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A6 => 19.DATAIN
GN1 => 2.IN0
GN2 => 2.IN1
Y5 <= 18.DB_MAX_OUTPUT_PORT_TYPE
A5 => 18.DATAIN
Y4 <= 13.DB_MAX_OUTPUT_PORT_TYPE
A4 => 13.DATAIN
Y3 <= 12.DB_MAX_OUTPUT_PORT_TYPE
A3 => 12.DATAIN
Y2 <= 7.DB_MAX_OUTPUT_PORT_TYPE
A2 => 7.DATAIN
Y1 <= 4.DB_MAX_OUTPUT_PORT_TYPE
A1 => 4.DATAIN
Y7 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A7 => 22.DATAIN
Y8 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A8 => 23.DATAIN


|program_CU_2018|prog256DES1_2018:inst|summa17june27des:inst
QG <= QG.DB_MAX_OUTPUT_PORT_TYPE
LD => 74465:107.GN1
LD => 74465:107.GN2
LD => 116.IN0
AIN1 => 74465:107.A1
AIN2 => 74465:107.A2
AIN3 => 74465:107.A3
AIN4 => 74465:107.A4
AIN6 => 74465:107.A6
AIN7 => 74465:107.A7
AIN8 => 74465:107.A8
AIN5 => 74465:107.A5
CLK1 => rgandsum27des:inst.CLK1
sbros1v => rgandsum27des:inst.sbros1v
L1 => rgandsum27des:inst.L1
L2 => rgandsum27des:inst.L2
dx[0] => rgandsum27des:inst.A[0]
dx[1] => rgandsum27des:inst.A[1]
dx[2] => rgandsum27des:inst.A[2]
dx[3] => rgandsum27des:inst.A[3]
dx[4] => rgandsum27des:inst.A[4]
dx[5] => rgandsum27des:inst.A[5]
dx[6] => rgandsum27des:inst.A[6]
dx[7] => rgandsum27des:inst.A[7]
dx[8] => rgandsum27des:inst.A[8]
dx[9] => rgandsum27des:inst.A[9]
dx[10] => rgandsum27des:inst.A[10]
dx[11] => rgandsum27des:inst.A[11]
dx[12] => rgandsum27des:inst.A[12]
dx[13] => rgandsum27des:inst.A[13]
dx[14] => rgandsum27des:inst.A[14]
dx[15] => rgandsum27des:inst.A[15]
dx[16] => rgandsum27des:inst.A[16]
dx[17] => rgandsum27des:inst.A[17]
QK <= QK.DB_MAX_OUTPUT_PORT_TYPE
QF <= QF.DB_MAX_OUTPUT_PORT_TYPE
QE <= QE.DB_MAX_OUTPUT_PORT_TYPE
QD <= QD.DB_MAX_OUTPUT_PORT_TYPE
QC <= QC.DB_MAX_OUTPUT_PORT_TYPE
QB <= QB.DB_MAX_OUTPUT_PORT_TYPE
QA <= QA.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|prog256DES1_2018:inst|summa17june27des:inst|74465:107
Y6 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A6 => 19.DATAIN
GN1 => 2.IN0
GN2 => 2.IN1
Y5 <= 18.DB_MAX_OUTPUT_PORT_TYPE
A5 => 18.DATAIN
Y4 <= 13.DB_MAX_OUTPUT_PORT_TYPE
A4 => 13.DATAIN
Y3 <= 12.DB_MAX_OUTPUT_PORT_TYPE
A3 => 12.DATAIN
Y2 <= 7.DB_MAX_OUTPUT_PORT_TYPE
A2 => 7.DATAIN
Y1 <= 4.DB_MAX_OUTPUT_PORT_TYPE
A1 => 4.DATAIN
Y7 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A7 => 22.DATAIN
Y8 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A8 => 23.DATAIN


|program_CU_2018|prog256DES1_2018:inst|summa17june27des:inst|74465:105
Y6 <= 19.DB_MAX_OUTPUT_PORT_TYPE
A6 => 19.DATAIN
GN1 => 2.IN0
GN2 => 2.IN1
Y5 <= 18.DB_MAX_OUTPUT_PORT_TYPE
A5 => 18.DATAIN
Y4 <= 13.DB_MAX_OUTPUT_PORT_TYPE
A4 => 13.DATAIN
Y3 <= 12.DB_MAX_OUTPUT_PORT_TYPE
A3 => 12.DATAIN
Y2 <= 7.DB_MAX_OUTPUT_PORT_TYPE
A2 => 7.DATAIN
Y1 <= 4.DB_MAX_OUTPUT_PORT_TYPE
A1 => 4.DATAIN
Y7 <= 22.DB_MAX_OUTPUT_PORT_TYPE
A7 => 22.DATAIN
Y8 <= 23.DB_MAX_OUTPUT_PORT_TYPE
A8 => 23.DATAIN


|program_CU_2018|prog256DES1_2018:inst|summa17june27des:inst|rgandsum27des:inst
Q7 <= rg18ALL_27DES:inst.dy7
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => rg18ALL_27DES:inst.dx2
A[3] => rg18ALL_27DES:inst.dx3
A[4] => rg18ALL_27DES:inst.dx4
A[5] => rg18ALL_27DES:inst.dx5
A[6] => rg18ALL_27DES:inst.dx7
A[7] => rg18ALL_27DES:inst.dx6
A[8] => rg18ALL_27DES:inst.dx8
A[9] => rg18ALL_27DES:inst.dx9
A[10] => rg18ALL_27DES:inst.dx10
A[11] => rg18ALL_27DES:inst.dx11
A[12] => rg18ALL_27DES:inst.dx13
A[13] => rg18ALL_27DES:inst.dx12
A[14] => rg18ALL_27DES:inst.dx14
A[15] => rg18ALL_27DES:inst.dx15
A[16] => rg18ALL_27DES:inst.dx16
A[17] => rg18ALL_27DES:inst.dx17
sbros1v => rg18ALL_27DES:inst.Sbros
CLK1 => rg18ALL_27DES:inst.CLK
L1 => rg18ALL_27DES:inst.L0
L2 => rg18ALL_27DES:inst.L1
Q4 <= rg18ALL_27DES:inst.dy4
Q5 <= rg18ALL_27DES:inst.dy5
Q6 <= rg18ALL_27DES:inst.dy6
Q3 <= rg18ALL_27DES:inst.dy3
Q2 <= rg18ALL_27DES:inst.dy2
Q1 <= rg18ALL_27DES:inst.dy1
Q0 <= rg18ALL_27DES:inst.dy0


|program_CU_2018|prog256DES1_2018:inst|summa17june27des:inst|rgandsum27des:inst|rg18ALL_27DES:inst
dy2 <= dy2.DB_MAX_OUTPUT_PORT_TYPE
dx2 => reg4k2:91.dx0
dx3 => reg4k2:91.dx1
dx4 => reg4k2:91.dx2
dx5 => reg4k2:91.dx3
CLK => reg4k2:91.sig1
CLK => reg4k2:93.sig1
CLK => reg4k2:92.sig1
CLK => reg4k2:94.sig1
Sbros => reg4k2:91.sbros
Sbros => reg4k2:93.sbros
Sbros => reg4k2:92.sbros
Sbros => reg4k2:94.sbros
L0 => reg4k2:91.str
L0 => reg4k2:92.str
dx10 => reg4k2:93.dx0
dx11 => reg4k2:93.dx1
dx13 => reg4k2:93.dx2
dx12 => reg4k2:93.dx3
L1 => reg4k2:93.str
L1 => reg4k2:94.str
dy3 <= dy3.DB_MAX_OUTPUT_PORT_TYPE
dy1 <= dy1.DB_MAX_OUTPUT_PORT_TYPE
dy0 <= dy0.DB_MAX_OUTPUT_PORT_TYPE
dy5 <= dy5.DB_MAX_OUTPUT_PORT_TYPE
dx7 => reg4k2:92.dx0
dx6 => reg4k2:92.dx1
dx8 => reg4k2:92.dx2
dx9 => reg4k2:92.dx3
dx14 => reg4k2:94.dx0
dx15 => reg4k2:94.dx1
dx16 => reg4k2:94.dx2
dx17 => reg4k2:94.dx3
dy7 <= dy7.DB_MAX_OUTPUT_PORT_TYPE
dy6 <= dy6.DB_MAX_OUTPUT_PORT_TYPE
dy4 <= dy4.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|prog256DES1_2018:inst|summa17june27des:inst|rgandsum27des:inst|rg18ALL_27DES:inst|reg4k2:91
dy0 <= 15.DB_MAX_OUTPUT_PORT_TYPE
sbros => 11.ACLR
sbros => 12.ACLR
sbros => 13.ACLR
sbros => 14.ACLR
sig1 => 11.CLK
sig1 => 12.CLK
sig1 => 13.CLK
sig1 => 14.CLK
dx0 => 11.DATAIN
str => 20.IN0
dy1 <= 16.DB_MAX_OUTPUT_PORT_TYPE
dx1 => 12.DATAIN
dy2 <= 17.DB_MAX_OUTPUT_PORT_TYPE
dx2 => 13.DATAIN
dy3 <= 18.DB_MAX_OUTPUT_PORT_TYPE
dx3 => 14.DATAIN


|program_CU_2018|prog256DES1_2018:inst|summa17june27des:inst|rgandsum27des:inst|rg18ALL_27DES:inst|reg4k2:93
dy0 <= 15.DB_MAX_OUTPUT_PORT_TYPE
sbros => 11.ACLR
sbros => 12.ACLR
sbros => 13.ACLR
sbros => 14.ACLR
sig1 => 11.CLK
sig1 => 12.CLK
sig1 => 13.CLK
sig1 => 14.CLK
dx0 => 11.DATAIN
str => 20.IN0
dy1 <= 16.DB_MAX_OUTPUT_PORT_TYPE
dx1 => 12.DATAIN
dy2 <= 17.DB_MAX_OUTPUT_PORT_TYPE
dx2 => 13.DATAIN
dy3 <= 18.DB_MAX_OUTPUT_PORT_TYPE
dx3 => 14.DATAIN


|program_CU_2018|prog256DES1_2018:inst|summa17june27des:inst|rgandsum27des:inst|rg18ALL_27DES:inst|reg4k2:92
dy0 <= 15.DB_MAX_OUTPUT_PORT_TYPE
sbros => 11.ACLR
sbros => 12.ACLR
sbros => 13.ACLR
sbros => 14.ACLR
sig1 => 11.CLK
sig1 => 12.CLK
sig1 => 13.CLK
sig1 => 14.CLK
dx0 => 11.DATAIN
str => 20.IN0
dy1 <= 16.DB_MAX_OUTPUT_PORT_TYPE
dx1 => 12.DATAIN
dy2 <= 17.DB_MAX_OUTPUT_PORT_TYPE
dx2 => 13.DATAIN
dy3 <= 18.DB_MAX_OUTPUT_PORT_TYPE
dx3 => 14.DATAIN


|program_CU_2018|prog256DES1_2018:inst|summa17june27des:inst|rgandsum27des:inst|rg18ALL_27DES:inst|reg4k2:94
dy0 <= 15.DB_MAX_OUTPUT_PORT_TYPE
sbros => 11.ACLR
sbros => 12.ACLR
sbros => 13.ACLR
sbros => 14.ACLR
sig1 => 11.CLK
sig1 => 12.CLK
sig1 => 13.CLK
sig1 => 14.CLK
dx0 => 11.DATAIN
str => 20.IN0
dy1 <= 16.DB_MAX_OUTPUT_PORT_TYPE
dx1 => 12.DATAIN
dy2 <= 17.DB_MAX_OUTPUT_PORT_TYPE
dx2 => 13.DATAIN
dy3 <= 18.DB_MAX_OUTPUT_PORT_TYPE
dx3 => 14.DATAIN


|program_CU_2018|altpll0:inst3
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]


|program_CU_2018|altpll0:inst3|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|program_CU_2018|program_low235aug3128:inst14
STROB <= 771.DB_MAX_OUTPUT_PORT_TYPE
RESET => 773.IN0
RESET => program3128NOV28:inst.RESET
RESET => 712.DATAIN
RESET => rasshiritel2mart:765.sbros
stop => 773.IN1
stop => program3128NOV28:inst.STOP
puskW => 745.PRESET
puskW => program3128NOV28:inst.pb0
16MEG => 730.DATAIN
sinh => 731.DATAIN
SINHRO_in => 772.IN0
f[0] => program3128NOV28:inst.f[0]
f[1] => program3128NOV28:inst.f[1]
f[2] => program3128NOV28:inst.f[2]
f[3] => program3128NOV28:inst.f[3]
f[4] => program3128NOV28:inst.f[4]
f[5] => program3128NOV28:inst.f[5]
f[6] => program3128NOV28:inst.f[6]
f[7] => program3128NOV28:inst.f[7]
f[8] => program3128NOV28:inst.f[8]
f[9] => program3128NOV28:inst.f[9]
f[10] => program3128NOV28:inst.f[10]
f[11] => program3128NOV28:inst.f[11]
f[12] => program3128NOV28:inst.f[12]
f[13] => program3128NOV28:inst.f[13]
f[14] => program3128NOV28:inst.f[14]
f[15] => program3128NOV28:inst.f[15]
sinhro <= rasshiritel2mart:765.finish2
extgen <= count64n:735.out
intgen <= count64n:736.out
reseta <= 712.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|program_low235aug3128:inst14|rasshiritel2mart:763
finish2 <= 10.DB_MAX_OUTPUT_PORT_TYPE
sbros => 6.IN0
sbros => count8new10sept:inst.CLR
16Meg => 8.DATAIN
start => 10.CLK


|program_CU_2018|program_low235aug3128:inst14|rasshiritel2mart:763|count10djon13okt:108
Q1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
SBROS => 1.PRESET
SBROS => 17.PRESET
SBROS => 3.PRESET
SBROS => 2.PRESET
SBROS => 16.PRESET
clk => 2.CLK
clk => 3.CLK
clk => 17.CLK
clk => 16.CLK
clk => 1.CLK
Q2N <= 6.DB_MAX_OUTPUT_PORT_TYPE
Q3N <= 7.DB_MAX_OUTPUT_PORT_TYPE
Q5N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q4N <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q1N <= 4.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 2.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|program_low235aug3128:inst14|rasshiritel2mart:763|count8new10sept:inst
QA <= 30.DB_MAX_OUTPUT_PORT_TYPE
CLR => 30.ACLR
CLR => 31.ACLR
CLR => 32.ACLR
UP => 42.IN0
CON <= 64.DB_MAX_OUTPUT_PORT_TYPE
QC <= 32.DB_MAX_OUTPUT_PORT_TYPE
QB <= 31.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst
out1 <= oune1f:378.out1
STOP => 272.IN0
RESET => 160.DATAIN
pb0 => 415.PRESET
clk <= 383.DB_MAX_OUTPUT_PORT_TYPE
16Meg => 383.DATAIN
16Meg => 419.CLK
pb5 => 161.DATAIN
f[0] => count40000:inst.f[0]
f[1] => count40000:inst.f[1]
f[2] => count40000:inst.f[2]
f[3] => count40000:inst.f[3]
f[4] => count40000:inst.f[4]
f[5] => count40000:inst.f[5]
f[6] => count40000:inst.f[6]
f[7] => count40000:inst.f[7]
f[8] => count40000:inst.f[8]
f[9] => count40000:inst.f[9]
f[10] => count40000:inst.f[10]
f[11] => count40000:inst.f[11]
f[12] => count40000:inst.f[12]
f[13] => count40000:inst.f[13]
f[14] => count40000:inst.f[14]
f[15] => count40000:inst.f[15]
sinhro_in => pusk6des:406.sinhro_out
sinhro_out <= rasshiritel2mart:421.finish2
strob <= strob3feb:inst1.strob_up
k1 <= pusk6des:406.k1
k3 <= pusk6des:406.k3
sinhro_inv <= count40000:inst.40000
sinhro_out1 <= 402.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|oune1f:378
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|pusk6des:406
sinhro <= 51.DB_MAX_OUTPUT_PORT_TYPE
pb5 => 55.IN0
pb5 => 52.IN1
sinhro_inv => 19.IN1
sinhro_inv => 58.IN0
sinhro_inv => 52.IN2
sinhro_inv => 71.DATAIN
sinhro_out => 53.IN1
sinhro_out => 54.IN0
sinhro_out => 70.DATAIN
sbros => 67.DATAIN
strob => 2.CLK
pusk => 23.DATAIN
k3 <= 37.DB_MAX_OUTPUT_PORT_TYPE
k1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
sinhro1 <= 71.DB_MAX_OUTPUT_PORT_TYPE
sinhro2 <= 70.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|pusk5:311
out1 <= oune1f:10.out1
in1 => oune1f:10.in1
clk => oune1f:10.clk1
clk => oune1f:12.clk1
out2 <= oune1f:12.out1


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|pusk5:311|oune1f:10
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|pusk5:311|oune1f:12
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|strob3feb:inst1
strob_up <= oune1f:53.out1
16Meg => count8new10sept:inst1.UP
16Meg => oune1f:52.clk1
16Meg => 33.CLK
sbros => count8new10sept:inst1.CLR
sbros => count8new10sept:inst2.CLR
sbros => 48.IN0
start => 31.CLK


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|strob3feb:inst1|oune1f:53
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|strob3feb:inst1|lpm_compare5:inst
clock => lpm_compare:lpm_compare_component.clock
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
aeb <= lpm_compare:lpm_compare_component.aeb


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|strob3feb:inst1|lpm_compare5:inst|lpm_compare:lpm_compare_component
dataa[0] => cmpr_8uk:auto_generated.dataa[0]
dataa[1] => cmpr_8uk:auto_generated.dataa[1]
dataa[2] => cmpr_8uk:auto_generated.dataa[2]
dataa[3] => cmpr_8uk:auto_generated.dataa[3]
dataa[4] => cmpr_8uk:auto_generated.dataa[4]
dataa[5] => cmpr_8uk:auto_generated.dataa[5]
dataa[6] => cmpr_8uk:auto_generated.dataa[6]
datab[0] => cmpr_8uk:auto_generated.datab[0]
datab[1] => cmpr_8uk:auto_generated.datab[1]
datab[2] => cmpr_8uk:auto_generated.datab[2]
datab[3] => cmpr_8uk:auto_generated.datab[3]
datab[4] => cmpr_8uk:auto_generated.datab[4]
datab[5] => cmpr_8uk:auto_generated.datab[5]
datab[6] => cmpr_8uk:auto_generated.datab[6]
clock => cmpr_8uk:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_8uk:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|strob3feb:inst1|lpm_compare5:inst|lpm_compare:lpm_compare_component|cmpr_8uk:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|strob3feb:inst1|count8new10sept:inst2
QA <= 30.DB_MAX_OUTPUT_PORT_TYPE
CLR => 30.ACLR
CLR => 31.ACLR
CLR => 32.ACLR
UP => 42.IN0
CON <= 64.DB_MAX_OUTPUT_PORT_TYPE
QC <= 32.DB_MAX_OUTPUT_PORT_TYPE
QB <= 31.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|strob3feb:inst1|count8new10sept:inst1
QA <= 30.DB_MAX_OUTPUT_PORT_TYPE
CLR => 30.ACLR
CLR => 31.ACLR
CLR => 32.ACLR
UP => 42.IN0
CON <= 64.DB_MAX_OUTPUT_PORT_TYPE
QC <= 32.DB_MAX_OUTPUT_PORT_TYPE
QB <= 31.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|strob3feb:inst1|oune1f:52
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|strob3feb:inst1|oune1f:51
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|strob3feb:inst1|LPM_COUNTER:44
clock => cntr_ebg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_ebg:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_ebg:auto_generated.q[0]
q[1] <= cntr_ebg:auto_generated.q[1]
q[2] <= cntr_ebg:auto_generated.q[2]
q[3] <= cntr_ebg:auto_generated.q[3]
q[4] <= cntr_ebg:auto_generated.q[4]
q[5] <= cntr_ebg:auto_generated.q[5]
q[6] <= cntr_ebg:auto_generated.q[6]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|strob3feb:inst1|LPM_COUNTER:44|cntr_ebg:auto_generated
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|count40000:inst
40000 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
SBROS => inst7.IN0
SBROS => 21.IN1
clk => count8new10sept:inst3.UP
clk => oune1f:inst2.clk1
clk => freqdiv:inst4.CLK
f[0] => lpm_compare25:inst.datab[0]
f[1] => lpm_compare25:inst.datab[1]
f[2] => lpm_compare25:inst.datab[2]
f[3] => lpm_compare25:inst.datab[3]
f[4] => lpm_compare25:inst.datab[4]
f[5] => lpm_compare25:inst.datab[5]
f[6] => lpm_compare25:inst.datab[6]
f[7] => lpm_compare25:inst.datab[7]
f[8] => lpm_compare25:inst.datab[8]
f[9] => lpm_compare25:inst.datab[9]
f[10] => lpm_compare25:inst.datab[10]
f[11] => lpm_compare25:inst.datab[11]
f[12] => lpm_compare25:inst.datab[12]
f[13] => lpm_compare25:inst.datab[13]
f[14] => lpm_compare25:inst.datab[14]
f[15] => lpm_compare25:inst.datab[15]


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|count40000:inst|oune1f:inst2
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|count40000:inst|oune1f:inst1
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|count40000:inst|count8new10sept:inst3
QA <= 30.DB_MAX_OUTPUT_PORT_TYPE
CLR => 30.ACLR
CLR => 31.ACLR
CLR => 32.ACLR
UP => 42.IN0
CON <= 64.DB_MAX_OUTPUT_PORT_TYPE
QC <= 32.DB_MAX_OUTPUT_PORT_TYPE
QB <= 31.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|count40000:inst|lpm_compare25:inst
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
dataa[8] => lpm_compare:LPM_COMPARE_component.dataa[8]
dataa[9] => lpm_compare:LPM_COMPARE_component.dataa[9]
dataa[10] => lpm_compare:LPM_COMPARE_component.dataa[10]
dataa[11] => lpm_compare:LPM_COMPARE_component.dataa[11]
dataa[12] => lpm_compare:LPM_COMPARE_component.dataa[12]
dataa[13] => lpm_compare:LPM_COMPARE_component.dataa[13]
dataa[14] => lpm_compare:LPM_COMPARE_component.dataa[14]
dataa[15] => lpm_compare:LPM_COMPARE_component.dataa[15]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
datab[4] => lpm_compare:LPM_COMPARE_component.datab[4]
datab[5] => lpm_compare:LPM_COMPARE_component.datab[5]
datab[6] => lpm_compare:LPM_COMPARE_component.datab[6]
datab[7] => lpm_compare:LPM_COMPARE_component.datab[7]
datab[8] => lpm_compare:LPM_COMPARE_component.datab[8]
datab[9] => lpm_compare:LPM_COMPARE_component.datab[9]
datab[10] => lpm_compare:LPM_COMPARE_component.datab[10]
datab[11] => lpm_compare:LPM_COMPARE_component.datab[11]
datab[12] => lpm_compare:LPM_COMPARE_component.datab[12]
datab[13] => lpm_compare:LPM_COMPARE_component.datab[13]
datab[14] => lpm_compare:LPM_COMPARE_component.datab[14]
datab[15] => lpm_compare:LPM_COMPARE_component.datab[15]
aeb <= lpm_compare:LPM_COMPARE_component.aeb


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|count40000:inst|lpm_compare25:inst|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_sig:auto_generated.dataa[0]
dataa[1] => cmpr_sig:auto_generated.dataa[1]
dataa[2] => cmpr_sig:auto_generated.dataa[2]
dataa[3] => cmpr_sig:auto_generated.dataa[3]
dataa[4] => cmpr_sig:auto_generated.dataa[4]
dataa[5] => cmpr_sig:auto_generated.dataa[5]
dataa[6] => cmpr_sig:auto_generated.dataa[6]
dataa[7] => cmpr_sig:auto_generated.dataa[7]
dataa[8] => cmpr_sig:auto_generated.dataa[8]
dataa[9] => cmpr_sig:auto_generated.dataa[9]
dataa[10] => cmpr_sig:auto_generated.dataa[10]
dataa[11] => cmpr_sig:auto_generated.dataa[11]
dataa[12] => cmpr_sig:auto_generated.dataa[12]
dataa[13] => cmpr_sig:auto_generated.dataa[13]
dataa[14] => cmpr_sig:auto_generated.dataa[14]
dataa[15] => cmpr_sig:auto_generated.dataa[15]
datab[0] => cmpr_sig:auto_generated.datab[0]
datab[1] => cmpr_sig:auto_generated.datab[1]
datab[2] => cmpr_sig:auto_generated.datab[2]
datab[3] => cmpr_sig:auto_generated.datab[3]
datab[4] => cmpr_sig:auto_generated.datab[4]
datab[5] => cmpr_sig:auto_generated.datab[5]
datab[6] => cmpr_sig:auto_generated.datab[6]
datab[7] => cmpr_sig:auto_generated.datab[7]
datab[8] => cmpr_sig:auto_generated.datab[8]
datab[9] => cmpr_sig:auto_generated.datab[9]
datab[10] => cmpr_sig:auto_generated.datab[10]
datab[11] => cmpr_sig:auto_generated.datab[11]
datab[12] => cmpr_sig:auto_generated.datab[12]
datab[13] => cmpr_sig:auto_generated.datab[13]
datab[14] => cmpr_sig:auto_generated.datab[14]
datab[15] => cmpr_sig:auto_generated.datab[15]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_sig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|count40000:inst|lpm_compare25:inst|lpm_compare:LPM_COMPARE_component|cmpr_sig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|count40000:inst|LPM_COUNTER:14
clock => cntr_ucg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_ucg:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_ucg:auto_generated.q[0]
q[1] <= cntr_ucg:auto_generated.q[1]
q[2] <= cntr_ucg:auto_generated.q[2]
q[3] <= cntr_ucg:auto_generated.q[3]
q[4] <= cntr_ucg:auto_generated.q[4]
q[5] <= cntr_ucg:auto_generated.q[5]
q[6] <= cntr_ucg:auto_generated.q[6]
q[7] <= cntr_ucg:auto_generated.q[7]
q[8] <= cntr_ucg:auto_generated.q[8]
q[9] <= cntr_ucg:auto_generated.q[9]
q[10] <= cntr_ucg:auto_generated.q[10]
q[11] <= cntr_ucg:auto_generated.q[11]
q[12] <= cntr_ucg:auto_generated.q[12]
q[13] <= cntr_ucg:auto_generated.q[13]
q[14] <= cntr_ucg:auto_generated.q[14]
q[15] <= cntr_ucg:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|count40000:inst|LPM_COUNTER:14|cntr_ucg:auto_generated
aclr => counter_reg_bit1a[15].ACLR
aclr => counter_reg_bit1a[14].ACLR
aclr => counter_reg_bit1a[13].ACLR
aclr => counter_reg_bit1a[12].ACLR
aclr => counter_reg_bit1a[11].ACLR
aclr => counter_reg_bit1a[10].ACLR
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
q[14] <= counter_reg_bit1a[14].REGOUT
q[15] <= counter_reg_bit1a[15].REGOUT


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|count40000:inst|freqdiv:inst4
DV16 <= 24.DB_MAX_OUTPUT_PORT_TYPE
CLR => 20.IN0
G => 29.IN0
G => 21.IN0
CLK => 21.CLK
CLK => 22.CLK
CLK => 23.CLK
CLK => 24.CLK
DV8 <= 23.DB_MAX_OUTPUT_PORT_TYPE
DV4 <= 22.DB_MAX_OUTPUT_PORT_TYPE
DV2 <= 21.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|rasshiritel2mart:421
finish2 <= 10.DB_MAX_OUTPUT_PORT_TYPE
sbros => 6.IN0
sbros => count8new10sept:inst.CLR
16Meg => 8.DATAIN
start => 10.CLK


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|rasshiritel2mart:421|count10djon13okt:108
Q1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
SBROS => 1.PRESET
SBROS => 17.PRESET
SBROS => 3.PRESET
SBROS => 2.PRESET
SBROS => 16.PRESET
clk => 2.CLK
clk => 3.CLK
clk => 17.CLK
clk => 16.CLK
clk => 1.CLK
Q2N <= 6.DB_MAX_OUTPUT_PORT_TYPE
Q3N <= 7.DB_MAX_OUTPUT_PORT_TYPE
Q5N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q4N <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q1N <= 4.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 2.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|rasshiritel2mart:421|count8new10sept:inst
QA <= 30.DB_MAX_OUTPUT_PORT_TYPE
CLR => 30.ACLR
CLR => 31.ACLR
CLR => 32.ACLR
UP => 42.IN0
CON <= 64.DB_MAX_OUTPUT_PORT_TYPE
QC <= 32.DB_MAX_OUTPUT_PORT_TYPE
QB <= 31.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|program_low235aug3128:inst14|program3128NOV28:inst|oune1f:322
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|program_low235aug3128:inst14|rasshiritel2mart:765
finish2 <= 10.DB_MAX_OUTPUT_PORT_TYPE
sbros => 6.IN0
sbros => count8new10sept:inst.CLR
16Meg => 8.DATAIN
start => 10.CLK


|program_CU_2018|program_low235aug3128:inst14|rasshiritel2mart:765|count10djon13okt:108
Q1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
SBROS => 1.PRESET
SBROS => 17.PRESET
SBROS => 3.PRESET
SBROS => 2.PRESET
SBROS => 16.PRESET
clk => 2.CLK
clk => 3.CLK
clk => 17.CLK
clk => 16.CLK
clk => 1.CLK
Q2N <= 6.DB_MAX_OUTPUT_PORT_TYPE
Q3N <= 7.DB_MAX_OUTPUT_PORT_TYPE
Q5N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q4N <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q1N <= 4.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 2.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|program_low235aug3128:inst14|rasshiritel2mart:765|count8new10sept:inst
QA <= 30.DB_MAX_OUTPUT_PORT_TYPE
CLR => 30.ACLR
CLR => 31.ACLR
CLR => 32.ACLR
UP => 42.IN0
CON <= 64.DB_MAX_OUTPUT_PORT_TYPE
QC <= 32.DB_MAX_OUTPUT_PORT_TYPE
QB <= 31.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|program_low235aug3128:inst14|count64n:735
out <= 4.DB_MAX_OUTPUT_PORT_TYPE
UP => count8new10sept:2.UP
sbr => count8new10sept:2.CLR
sbr => count8new10sept:1.CLR


|program_CU_2018|program_low235aug3128:inst14|count64n:735|count8new10sept:1
QA <= 30.DB_MAX_OUTPUT_PORT_TYPE
CLR => 30.ACLR
CLR => 31.ACLR
CLR => 32.ACLR
UP => 42.IN0
CON <= 64.DB_MAX_OUTPUT_PORT_TYPE
QC <= 32.DB_MAX_OUTPUT_PORT_TYPE
QB <= 31.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|program_low235aug3128:inst14|count64n:735|count8new10sept:2
QA <= 30.DB_MAX_OUTPUT_PORT_TYPE
CLR => 30.ACLR
CLR => 31.ACLR
CLR => 32.ACLR
UP => 42.IN0
CON <= 64.DB_MAX_OUTPUT_PORT_TYPE
QC <= 32.DB_MAX_OUTPUT_PORT_TYPE
QB <= 31.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|program_low235aug3128:inst14|count64n:736
out <= 4.DB_MAX_OUTPUT_PORT_TYPE
UP => count8new10sept:2.UP
sbr => count8new10sept:2.CLR
sbr => count8new10sept:1.CLR


|program_CU_2018|program_low235aug3128:inst14|count64n:736|count8new10sept:1
QA <= 30.DB_MAX_OUTPUT_PORT_TYPE
CLR => 30.ACLR
CLR => 31.ACLR
CLR => 32.ACLR
UP => 42.IN0
CON <= 64.DB_MAX_OUTPUT_PORT_TYPE
QC <= 32.DB_MAX_OUTPUT_PORT_TYPE
QB <= 31.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|program_low235aug3128:inst14|count64n:736|count8new10sept:2
QA <= 30.DB_MAX_OUTPUT_PORT_TYPE
CLR => 30.ACLR
CLR => 31.ACLR
CLR => 32.ACLR
UP => 42.IN0
CON <= 64.DB_MAX_OUTPUT_PORT_TYPE
QC <= 32.DB_MAX_OUTPUT_PORT_TYPE
QB <= 31.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|74594:inst17
QHN <= 30.DB_MAX_OUTPUT_PORT_TYPE
SRCLRN => 27.ACLR
SRCLRN => 26.ACLR
SRCLRN => 21.ACLR
SRCLRN => 20.ACLR
SRCLRN => 15.ACLR
SRCLRN => 14.ACLR
SRCLRN => 7.ACLR
SRCLRN => 6.ACLR
SRCLK => 27.CLK
SRCLK => 26.CLK
SRCLK => 21.CLK
SRCLK => 20.CLK
SRCLK => 15.CLK
SRCLK => 14.CLK
SRCLK => 7.CLK
SRCLK => 6.CLK
SER => 6.DATAIN
QH <= 28.DB_MAX_OUTPUT_PORT_TYPE
RCLRN => 28.ACLR
RCLRN => 25.ACLR
RCLRN => 22.ACLR
RCLRN => 19.ACLR
RCLRN => 16.ACLR
RCLRN => 13.ACLR
RCLRN => 10.ACLR
RCLRN => 8.ACLR
RCLK => 28.CLK
RCLK => 25.CLK
RCLK => 22.CLK
RCLK => 19.CLK
RCLK => 16.CLK
RCLK => 13.CLK
RCLK => 10.CLK
RCLK => 8.CLK
QG <= 25.DB_MAX_OUTPUT_PORT_TYPE
QF <= 22.DB_MAX_OUTPUT_PORT_TYPE
QE <= 19.DB_MAX_OUTPUT_PORT_TYPE
QD <= 16.DB_MAX_OUTPUT_PORT_TYPE
QC <= 13.DB_MAX_OUTPUT_PORT_TYPE
QB <= 10.DB_MAX_OUTPUT_PORT_TYPE
QA <= 8.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|74594:inst16
QHN <= 30.DB_MAX_OUTPUT_PORT_TYPE
SRCLRN => 27.ACLR
SRCLRN => 26.ACLR
SRCLRN => 21.ACLR
SRCLRN => 20.ACLR
SRCLRN => 15.ACLR
SRCLRN => 14.ACLR
SRCLRN => 7.ACLR
SRCLRN => 6.ACLR
SRCLK => 27.CLK
SRCLK => 26.CLK
SRCLK => 21.CLK
SRCLK => 20.CLK
SRCLK => 15.CLK
SRCLK => 14.CLK
SRCLK => 7.CLK
SRCLK => 6.CLK
SER => 6.DATAIN
QH <= 28.DB_MAX_OUTPUT_PORT_TYPE
RCLRN => 28.ACLR
RCLRN => 25.ACLR
RCLRN => 22.ACLR
RCLRN => 19.ACLR
RCLRN => 16.ACLR
RCLRN => 13.ACLR
RCLRN => 10.ACLR
RCLRN => 8.ACLR
RCLK => 28.CLK
RCLK => 25.CLK
RCLK => 22.CLK
RCLK => 19.CLK
RCLK => 16.CLK
RCLK => 13.CLK
RCLK => 10.CLK
RCLK => 8.CLK
QG <= 25.DB_MAX_OUTPUT_PORT_TYPE
QF <= 22.DB_MAX_OUTPUT_PORT_TYPE
QE <= 19.DB_MAX_OUTPUT_PORT_TYPE
QD <= 16.DB_MAX_OUTPUT_PORT_TYPE
QC <= 13.DB_MAX_OUTPUT_PORT_TYPE
QB <= 10.DB_MAX_OUTPUT_PORT_TYPE
QA <= 8.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10
out18 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
RESETA => inst32.IN0
RESETA => upradcCDI64500_5des2:inst3.reseta
RESETA => inst11.IN0
RESETA => BlockData_1Des:inst15.RESETA
RESETA => inst22.ACLR
RESETA => BlockData_1Des:inst16.RESETA
RESETA => BlockData_1Des:inst30.RESETA
RESETA => BlockData_1Des:inst17.RESETA
80meg => upradcCDI64500_5des2:inst3.80MEG
80meg => inst7.CLK
80meg => inst55.CLK
80meg => BLOK18_19_8DES:inst1.80MEG
80meg => data32_29sept_internal:inst8.80meg
80meg => oune1f:inst64.clk1
80meg => oune1f:inst65.clk1
80meg => BlockData_1Des:inst15.80meg
80meg => oune1f:inst69.clk1
80meg => oune1f:inst68.clk1
80meg => BlockData_1Des:inst16.80meg
80meg => oune1f:inst72.clk1
80meg => oune1f:inst73.clk1
80meg => BlockData_1Des:inst30.80meg
80meg => oune1f:inst70.clk1
80meg => oune1f:inst71.clk1
80meg => BlockData_1Des:inst17.80meg
sinhro => upradcCDI64500_5des2:inst3.sinhro
sinhro => data32_29sept_internal:inst8.sinhro
sinhro => BlockData_1Des:inst15.sinhro
sinhro => BlockData_1Des:inst16.sinhro
sinhro => BlockData_1Des:inst30.sinhro
sinhro => BlockData_1Des:inst17.sinhro
40MEG <= upradcCDI64500_5des2:inst3.40MEG
ST_TRANS <= upradcCDI64500_5des2:inst3.ST_TRANS
FINISH <= BLOK18_19_8DES:inst1.FINISH
out19 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
ST_ETHER <= inst6.DB_MAX_OUTPUT_PORT_TYPE
data1 <= inst.DB_MAX_OUTPUT_PORT_TYPE
L5 => inst25.IN0
L5 => inst46.IN1
L5 => inst26.IN0
L5 => inst48.IN1
L5 => inst60.IN0
L5 => inst59.IN1
L5 => inst27.IN0
L5 => inst51.IN1
DATA01 => inst47.IN1
dt2 <= inst18.DB_MAX_OUTPUT_PORT_TYPE
Y3_40MEG <= <GND>
RESETB <= <GND>
ST_TRANS2 <= upradcCDI64500_5des2:inst3.ST_TRANS1
ST_CONV <= upradcCDI64500_5des2:inst3.ST_CONV
ABBA <= inst9.DB_MAX_OUTPUT_PORT_TYPE
BONEY <= inst10.DB_MAX_OUTPUT_PORT_TYPE
my_out19_1 => oune1f:inst64.in1
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= Y.DB_MAX_OUTPUT_PORT_TYPE
my_out18_1 => BlockData_1Des:inst15.OUT18
OZU1 => inst38.IN1
RCLK => inst21.IN0
my_out19_2 => oune1f:inst69.in1
my_out18_2 => BlockData_1Des:inst16.OUT18
DATA02 => inst49.IN1
OZU2 => inst42.IN1
my_out19_4 => oune1f:inst72.in1
my_out18_4 => BlockData_1Des:inst30.OUT18
DATA04 => inst61.IN1
OZU4 => inst57.IN1
my_out19_3 => oune1f:inst70.in1
my_out18_3 => BlockData_1Des:inst17.OUT18
DATA03 => inst52.IN1
OZU3 => inst44.IN1


|program_CU_2018|blok_DATA_CDI_9des:inst10|upradcCDI64500_5des2:inst3
ST_CONV <= 622.DB_MAX_OUTPUT_PORT_TYPE
start <= inst13.DB_MAX_OUTPUT_PORT_TYPE
sbr <= oune1f:inst19.out1
sinhro => oune1f:inst19.in1
reseta => inst7.ACLR
reseta => count64_2018:inst4.CLR
80MEG => inst7.CLK
80MEG => oune1f:inst27.clk1
80MEG => count64_2018:inst4.UP
40MEG <= count64_2018:inst4.QA
ST_TRANS <= inst.DB_MAX_OUTPUT_PORT_TYPE
ST_TRANS1 <= inst29.DB_MAX_OUTPUT_PORT_TYPE
20MEG <= count64_2018:inst4.QB
10MEG <= count64_2018:inst4.QC
5MEG <= count64_2018:inst4.QD


|program_CU_2018|blok_DATA_CDI_9des:inst10|upradcCDI64500_5des2:inst3|oune1f:inst26
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|upradcCDI64500_5des2:inst3|oune1f:inst19
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|upradcCDI64500_5des2:inst3|oune1f:inst27
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|upradcCDI64500_5des2:inst3|count64_2018:inst4
QA <= 30.DB_MAX_OUTPUT_PORT_TYPE
CLR => 30.ACLR
CLR => 65.ACLR
CLR => 31.ACLR
CLR => 32.ACLR
CLR => 59.ACLR
CLR => 66.ACLR
UP => 42.IN0
QE <= 65.DB_MAX_OUTPUT_PORT_TYPE
CON <= inst.DB_MAX_OUTPUT_PORT_TYPE
QD <= 59.DB_MAX_OUTPUT_PORT_TYPE
QC <= 32.DB_MAX_OUTPUT_PORT_TYPE
QB <= 31.DB_MAX_OUTPUT_PORT_TYPE
QF <= 66.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|upradcCDI64500_5des2:inst3|oune1f:inst18
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|upradcCDI64500_5des2:inst3|zader450_25jen:inst14
NuS <= inst5.DB_MAX_OUTPUT_PORT_TYPE
SBROS => inst7.IN0
SBROS => inst12.IN0
SBROS => 21.IN0
clk => 24.IN0
clk => inst9.CLK
clk => oune1f:inst2.clk1
START => inst8.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|upradcCDI64500_5des2:inst3|zader450_25jen:inst14|oune1f:inst2
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|upradcCDI64500_5des2:inst3|zader450_25jen:inst14|oune1f:inst1
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|upradcCDI64500_5des2:inst3|zader450_25jen:inst14|count8new10sept:inst3
QA <= 30.DB_MAX_OUTPUT_PORT_TYPE
CLR => 30.ACLR
CLR => 31.ACLR
CLR => 32.ACLR
UP => 42.IN0
CON <= 64.DB_MAX_OUTPUT_PORT_TYPE
QC <= 32.DB_MAX_OUTPUT_PORT_TYPE
QB <= 31.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|upradcCDI64500_5des2:inst3|zader450_25jen:inst14|lpm_compare24:inst4
clock => lpm_compare:LPM_COMPARE_component.clock
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
dataa[8] => lpm_compare:LPM_COMPARE_component.dataa[8]
dataa[9] => lpm_compare:LPM_COMPARE_component.dataa[9]
dataa[10] => lpm_compare:LPM_COMPARE_component.dataa[10]
dataa[11] => lpm_compare:LPM_COMPARE_component.dataa[11]
dataa[12] => lpm_compare:LPM_COMPARE_component.dataa[12]
aeb <= lpm_compare:LPM_COMPARE_component.aeb


|program_CU_2018|blok_DATA_CDI_9des:inst10|upradcCDI64500_5des2:inst3|zader450_25jen:inst14|lpm_compare24:inst4|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_lvk:auto_generated.dataa[0]
dataa[1] => cmpr_lvk:auto_generated.dataa[1]
dataa[2] => cmpr_lvk:auto_generated.dataa[2]
dataa[3] => cmpr_lvk:auto_generated.dataa[3]
dataa[4] => cmpr_lvk:auto_generated.dataa[4]
dataa[5] => cmpr_lvk:auto_generated.dataa[5]
dataa[6] => cmpr_lvk:auto_generated.dataa[6]
dataa[7] => cmpr_lvk:auto_generated.dataa[7]
dataa[8] => cmpr_lvk:auto_generated.dataa[8]
dataa[9] => cmpr_lvk:auto_generated.dataa[9]
dataa[10] => cmpr_lvk:auto_generated.dataa[10]
dataa[11] => cmpr_lvk:auto_generated.dataa[11]
dataa[12] => cmpr_lvk:auto_generated.dataa[12]
datab[0] => cmpr_lvk:auto_generated.datab[0]
datab[1] => cmpr_lvk:auto_generated.datab[1]
datab[2] => cmpr_lvk:auto_generated.datab[2]
datab[3] => cmpr_lvk:auto_generated.datab[3]
datab[4] => cmpr_lvk:auto_generated.datab[4]
datab[5] => cmpr_lvk:auto_generated.datab[5]
datab[6] => cmpr_lvk:auto_generated.datab[6]
datab[7] => cmpr_lvk:auto_generated.datab[7]
datab[8] => cmpr_lvk:auto_generated.datab[8]
datab[9] => cmpr_lvk:auto_generated.datab[9]
datab[10] => cmpr_lvk:auto_generated.datab[10]
datab[11] => cmpr_lvk:auto_generated.datab[11]
datab[12] => cmpr_lvk:auto_generated.datab[12]
clock => cmpr_lvk:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_lvk:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|upradcCDI64500_5des2:inst3|zader450_25jen:inst14|lpm_compare24:inst4|lpm_compare:LPM_COMPARE_component|cmpr_lvk:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|program_CU_2018|blok_DATA_CDI_9des:inst10|upradcCDI64500_5des2:inst3|zader450_25jen:inst14|LPM_COUNTER:14
clock => cntr_rcg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_rcg:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_rcg:auto_generated.q[0]
q[1] <= cntr_rcg:auto_generated.q[1]
q[2] <= cntr_rcg:auto_generated.q[2]
q[3] <= cntr_rcg:auto_generated.q[3]
q[4] <= cntr_rcg:auto_generated.q[4]
q[5] <= cntr_rcg:auto_generated.q[5]
q[6] <= cntr_rcg:auto_generated.q[6]
q[7] <= cntr_rcg:auto_generated.q[7]
q[8] <= cntr_rcg:auto_generated.q[8]
q[9] <= cntr_rcg:auto_generated.q[9]
q[10] <= cntr_rcg:auto_generated.q[10]
q[11] <= cntr_rcg:auto_generated.q[11]
q[12] <= cntr_rcg:auto_generated.q[12]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|upradcCDI64500_5des2:inst3|zader450_25jen:inst14|LPM_COUNTER:14|cntr_rcg:auto_generated
aclr => counter_reg_bit1a[12].ACLR
aclr => counter_reg_bit1a[11].ACLR
aclr => counter_reg_bit1a[10].ACLR
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1
out18 <= inst.DB_MAX_OUTPUT_PORT_TYPE
40MEG => inst.IN0
40MEG => oune1f:inst2.clk1
40MEG => count_N_6DES:inst5.40MEG
40MEG => count1239_2018:inst27.clk
40MEG => oune1f:inst23.clk1
40MEG => inst8.IN0
40MEG => BLOK_START:inst19.40MEG
40MEG => count64_out19:inst31.40MEG
40MEG => count18_out18:inst32.40MEG
40MEG => oune1f:inst34.clk1
40MEG => oune1f:inst7.clk1
res <= inst13.DB_MAX_OUTPUT_PORT_TYPE
SBROS => inst13.IN0
SBROS => count_N_6DES:inst5.SBROS
SBROS => count1239_2018:inst27.SBROS
SBROS => BLOK_START:inst19.SBROS
SBROS => inst21.IN1
SBROS => count64_out19:inst31.SBROS
SBROS => count18_out18:inst32.SBROS
SBROS => inst10.IN0
aeb <= lpm_compare20:inst36.aeb
FINISH <= count_N_6DES:inst5.STOP
dop <= inst24.DB_MAX_OUTPUT_PORT_TYPE
ST_TRANS => inst30.IN1
ST_TRANS => count_N_6DES:inst5.start
ST_TRANS => inst26.IN1
ST_TRANS => inst37.IN1
clk40 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
pusk <= inst25.DB_MAX_OUTPUT_PORT_TYPE
PU19 <= BLOK_START:inst19.PUSK19
80MEG => BLOK_START:inst19.80MEG
DATA => BLOK_START:inst19.DATA
F1 <= count64_out19:inst31.sb
OUT19 <= inst29.DB_MAX_OUTPUT_PORT_TYPE
DOP2 <= inst35.DB_MAX_OUTPUT_PORT_TYPE
fin2 <= count18_out18:inst32.sb
1239 <= count1239_2018:inst27.1239
WRCLK <= inst40.DB_MAX_OUTPUT_PORT_TYPE
RESET1 <= inst41.DB_MAX_OUTPUT_PORT_TYPE
WR_RD <= oune1f:inst2.out1
PU20 <= <GND>
9 <= count_N_6DES:inst5.9
8 <= count_N_6DES:inst5.8
7 <= count_N_6DES:inst5.7
6 <= count_N_6DES:inst5.6
5 <= count_N_6DES:inst5.5
4 <= count_N_6DES:inst5.4
3 <= count_N_6DES:inst5.3
2 <= count_N_6DES:inst5.2
1 <= count_N_6DES:inst5.1


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|oune1f:inst2
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|lpm_compare20:inst36
clock => lpm_compare:lpm_compare_component.clock
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
aeb <= lpm_compare:lpm_compare_component.aeb


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|lpm_compare20:inst36|lpm_compare:lpm_compare_component
dataa[0] => cmpr_6uk:auto_generated.dataa[0]
dataa[1] => cmpr_6uk:auto_generated.dataa[1]
dataa[2] => cmpr_6uk:auto_generated.dataa[2]
dataa[3] => cmpr_6uk:auto_generated.dataa[3]
dataa[4] => cmpr_6uk:auto_generated.dataa[4]
datab[0] => cmpr_6uk:auto_generated.datab[0]
datab[1] => cmpr_6uk:auto_generated.datab[1]
datab[2] => cmpr_6uk:auto_generated.datab[2]
datab[3] => cmpr_6uk:auto_generated.datab[3]
datab[4] => cmpr_6uk:auto_generated.datab[4]
clock => cmpr_6uk:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_6uk:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|lpm_compare20:inst36|lpm_compare:lpm_compare_component|cmpr_6uk:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|lpm_counter0:inst15
aclr => lpm_counter:lpm_counter_component.aclr
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|lpm_counter0:inst15|LPM_COUNTER:lpm_counter_component
clock => cntr_r2i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_r2i:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_r2i:auto_generated.q[0]
q[1] <= cntr_r2i:auto_generated.q[1]
q[2] <= cntr_r2i:auto_generated.q[2]
q[3] <= cntr_r2i:auto_generated.q[3]
q[4] <= cntr_r2i:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|lpm_counter0:inst15|LPM_COUNTER:lpm_counter_component|cntr_r2i:auto_generated
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5
STOP <= sb0.DB_MAX_OUTPUT_PORT_TYPE
SBROS => inst7.IN0
SBROS => inst12.IN0
SBROS => 21.IN0
40MEG => oune1f:inst2.clk1
40MEG => count8new10sept:inst3.UP
OUT19 => inst13.IN0
start => inst8.CLK
9 <= lpm_compare0:inst.ageb
8 <= lpm_compare2:inst10.ageb
7 <= lpm_compare3:inst14.ageb
6 <= lpm_compare4:inst15.ageb
5 <= lpm_compare6:inst16.ageb
4 <= lpm_compare7:inst17.ageb
3 <= lpm_compare9:inst18.ageb
2 <= lpm_compare10:inst19.ageb
1 <= lpm_compare13:inst20.ageb


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|oune1f:inst1
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|oune1f:inst2
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare17:inst4
clock => lpm_compare:LPM_COMPARE_component.clock
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
aeb <= lpm_compare:LPM_COMPARE_component.aeb


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare17:inst4|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_6uk:auto_generated.dataa[0]
dataa[1] => cmpr_6uk:auto_generated.dataa[1]
dataa[2] => cmpr_6uk:auto_generated.dataa[2]
dataa[3] => cmpr_6uk:auto_generated.dataa[3]
dataa[4] => cmpr_6uk:auto_generated.dataa[4]
datab[0] => cmpr_6uk:auto_generated.datab[0]
datab[1] => cmpr_6uk:auto_generated.datab[1]
datab[2] => cmpr_6uk:auto_generated.datab[2]
datab[3] => cmpr_6uk:auto_generated.datab[3]
datab[4] => cmpr_6uk:auto_generated.datab[4]
clock => cmpr_6uk:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_6uk:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare17:inst4|lpm_compare:LPM_COMPARE_component|cmpr_6uk:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|LPM_COUNTER:14
clock => cntr_cbg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_cbg:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_cbg:auto_generated.q[0]
q[1] <= cntr_cbg:auto_generated.q[1]
q[2] <= cntr_cbg:auto_generated.q[2]
q[3] <= cntr_cbg:auto_generated.q[3]
q[4] <= cntr_cbg:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|LPM_COUNTER:14|cntr_cbg:auto_generated
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|count8new10sept:inst3
QA <= 30.DB_MAX_OUTPUT_PORT_TYPE
CLR => 30.ACLR
CLR => 31.ACLR
CLR => 32.ACLR
UP => 42.IN0
CON <= 64.DB_MAX_OUTPUT_PORT_TYPE
QC <= 32.DB_MAX_OUTPUT_PORT_TYPE
QB <= 31.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare0:inst
clock => lpm_compare:LPM_COMPARE_component.clock
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
ageb <= lpm_compare:LPM_COMPARE_component.ageb


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare0:inst|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_g8l:auto_generated.dataa[0]
dataa[1] => cmpr_g8l:auto_generated.dataa[1]
dataa[2] => cmpr_g8l:auto_generated.dataa[2]
dataa[3] => cmpr_g8l:auto_generated.dataa[3]
dataa[4] => cmpr_g8l:auto_generated.dataa[4]
datab[0] => cmpr_g8l:auto_generated.datab[0]
datab[1] => cmpr_g8l:auto_generated.datab[1]
datab[2] => cmpr_g8l:auto_generated.datab[2]
datab[3] => cmpr_g8l:auto_generated.datab[3]
datab[4] => cmpr_g8l:auto_generated.datab[4]
clock => cmpr_g8l:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g8l:auto_generated.ageb


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare0:inst|lpm_compare:LPM_COMPARE_component|cmpr_g8l:auto_generated
ageb <= ageb_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ageb_dffe[0].CLK
dataa[0] => _.IN0
dataa[0] => op_1.IN10
dataa[1] => _.IN0
dataa[1] => op_1.IN8
dataa[2] => _.IN0
dataa[2] => op_1.IN6
dataa[3] => _.IN0
dataa[3] => op_1.IN4
dataa[4] => _.IN0
dataa[4] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN9
datab[1] => _.IN1
datab[1] => op_1.IN7
datab[2] => _.IN1
datab[2] => op_1.IN5
datab[3] => _.IN1
datab[3] => op_1.IN3
datab[4] => _.IN1
datab[4] => op_1.IN1


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare2:inst10
clock => lpm_compare:LPM_COMPARE_component.clock
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
ageb <= lpm_compare:LPM_COMPARE_component.ageb


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare2:inst10|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_g8l:auto_generated.dataa[0]
dataa[1] => cmpr_g8l:auto_generated.dataa[1]
dataa[2] => cmpr_g8l:auto_generated.dataa[2]
dataa[3] => cmpr_g8l:auto_generated.dataa[3]
dataa[4] => cmpr_g8l:auto_generated.dataa[4]
datab[0] => cmpr_g8l:auto_generated.datab[0]
datab[1] => cmpr_g8l:auto_generated.datab[1]
datab[2] => cmpr_g8l:auto_generated.datab[2]
datab[3] => cmpr_g8l:auto_generated.datab[3]
datab[4] => cmpr_g8l:auto_generated.datab[4]
clock => cmpr_g8l:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g8l:auto_generated.ageb


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare2:inst10|lpm_compare:LPM_COMPARE_component|cmpr_g8l:auto_generated
ageb <= ageb_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ageb_dffe[0].CLK
dataa[0] => _.IN0
dataa[0] => op_1.IN10
dataa[1] => _.IN0
dataa[1] => op_1.IN8
dataa[2] => _.IN0
dataa[2] => op_1.IN6
dataa[3] => _.IN0
dataa[3] => op_1.IN4
dataa[4] => _.IN0
dataa[4] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN9
datab[1] => _.IN1
datab[1] => op_1.IN7
datab[2] => _.IN1
datab[2] => op_1.IN5
datab[3] => _.IN1
datab[3] => op_1.IN3
datab[4] => _.IN1
datab[4] => op_1.IN1


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare3:inst14
clock => lpm_compare:LPM_COMPARE_component.clock
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
ageb <= lpm_compare:LPM_COMPARE_component.ageb


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare3:inst14|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_g8l:auto_generated.dataa[0]
dataa[1] => cmpr_g8l:auto_generated.dataa[1]
dataa[2] => cmpr_g8l:auto_generated.dataa[2]
dataa[3] => cmpr_g8l:auto_generated.dataa[3]
dataa[4] => cmpr_g8l:auto_generated.dataa[4]
datab[0] => cmpr_g8l:auto_generated.datab[0]
datab[1] => cmpr_g8l:auto_generated.datab[1]
datab[2] => cmpr_g8l:auto_generated.datab[2]
datab[3] => cmpr_g8l:auto_generated.datab[3]
datab[4] => cmpr_g8l:auto_generated.datab[4]
clock => cmpr_g8l:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g8l:auto_generated.ageb


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare3:inst14|lpm_compare:LPM_COMPARE_component|cmpr_g8l:auto_generated
ageb <= ageb_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ageb_dffe[0].CLK
dataa[0] => _.IN0
dataa[0] => op_1.IN10
dataa[1] => _.IN0
dataa[1] => op_1.IN8
dataa[2] => _.IN0
dataa[2] => op_1.IN6
dataa[3] => _.IN0
dataa[3] => op_1.IN4
dataa[4] => _.IN0
dataa[4] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN9
datab[1] => _.IN1
datab[1] => op_1.IN7
datab[2] => _.IN1
datab[2] => op_1.IN5
datab[3] => _.IN1
datab[3] => op_1.IN3
datab[4] => _.IN1
datab[4] => op_1.IN1


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare4:inst15
clock => lpm_compare:LPM_COMPARE_component.clock
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
ageb <= lpm_compare:LPM_COMPARE_component.ageb


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare4:inst15|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_g8l:auto_generated.dataa[0]
dataa[1] => cmpr_g8l:auto_generated.dataa[1]
dataa[2] => cmpr_g8l:auto_generated.dataa[2]
dataa[3] => cmpr_g8l:auto_generated.dataa[3]
dataa[4] => cmpr_g8l:auto_generated.dataa[4]
datab[0] => cmpr_g8l:auto_generated.datab[0]
datab[1] => cmpr_g8l:auto_generated.datab[1]
datab[2] => cmpr_g8l:auto_generated.datab[2]
datab[3] => cmpr_g8l:auto_generated.datab[3]
datab[4] => cmpr_g8l:auto_generated.datab[4]
clock => cmpr_g8l:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g8l:auto_generated.ageb


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare4:inst15|lpm_compare:LPM_COMPARE_component|cmpr_g8l:auto_generated
ageb <= ageb_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ageb_dffe[0].CLK
dataa[0] => _.IN0
dataa[0] => op_1.IN10
dataa[1] => _.IN0
dataa[1] => op_1.IN8
dataa[2] => _.IN0
dataa[2] => op_1.IN6
dataa[3] => _.IN0
dataa[3] => op_1.IN4
dataa[4] => _.IN0
dataa[4] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN9
datab[1] => _.IN1
datab[1] => op_1.IN7
datab[2] => _.IN1
datab[2] => op_1.IN5
datab[3] => _.IN1
datab[3] => op_1.IN3
datab[4] => _.IN1
datab[4] => op_1.IN1


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare6:inst16
clock => lpm_compare:LPM_COMPARE_component.clock
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
ageb <= lpm_compare:LPM_COMPARE_component.ageb


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare6:inst16|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_g8l:auto_generated.dataa[0]
dataa[1] => cmpr_g8l:auto_generated.dataa[1]
dataa[2] => cmpr_g8l:auto_generated.dataa[2]
dataa[3] => cmpr_g8l:auto_generated.dataa[3]
dataa[4] => cmpr_g8l:auto_generated.dataa[4]
datab[0] => cmpr_g8l:auto_generated.datab[0]
datab[1] => cmpr_g8l:auto_generated.datab[1]
datab[2] => cmpr_g8l:auto_generated.datab[2]
datab[3] => cmpr_g8l:auto_generated.datab[3]
datab[4] => cmpr_g8l:auto_generated.datab[4]
clock => cmpr_g8l:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g8l:auto_generated.ageb


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare6:inst16|lpm_compare:LPM_COMPARE_component|cmpr_g8l:auto_generated
ageb <= ageb_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ageb_dffe[0].CLK
dataa[0] => _.IN0
dataa[0] => op_1.IN10
dataa[1] => _.IN0
dataa[1] => op_1.IN8
dataa[2] => _.IN0
dataa[2] => op_1.IN6
dataa[3] => _.IN0
dataa[3] => op_1.IN4
dataa[4] => _.IN0
dataa[4] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN9
datab[1] => _.IN1
datab[1] => op_1.IN7
datab[2] => _.IN1
datab[2] => op_1.IN5
datab[3] => _.IN1
datab[3] => op_1.IN3
datab[4] => _.IN1
datab[4] => op_1.IN1


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare7:inst17
clock => lpm_compare:LPM_COMPARE_component.clock
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
ageb <= lpm_compare:LPM_COMPARE_component.ageb


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare7:inst17|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_g8l:auto_generated.dataa[0]
dataa[1] => cmpr_g8l:auto_generated.dataa[1]
dataa[2] => cmpr_g8l:auto_generated.dataa[2]
dataa[3] => cmpr_g8l:auto_generated.dataa[3]
dataa[4] => cmpr_g8l:auto_generated.dataa[4]
datab[0] => cmpr_g8l:auto_generated.datab[0]
datab[1] => cmpr_g8l:auto_generated.datab[1]
datab[2] => cmpr_g8l:auto_generated.datab[2]
datab[3] => cmpr_g8l:auto_generated.datab[3]
datab[4] => cmpr_g8l:auto_generated.datab[4]
clock => cmpr_g8l:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g8l:auto_generated.ageb


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare7:inst17|lpm_compare:LPM_COMPARE_component|cmpr_g8l:auto_generated
ageb <= ageb_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ageb_dffe[0].CLK
dataa[0] => _.IN0
dataa[0] => op_1.IN10
dataa[1] => _.IN0
dataa[1] => op_1.IN8
dataa[2] => _.IN0
dataa[2] => op_1.IN6
dataa[3] => _.IN0
dataa[3] => op_1.IN4
dataa[4] => _.IN0
dataa[4] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN9
datab[1] => _.IN1
datab[1] => op_1.IN7
datab[2] => _.IN1
datab[2] => op_1.IN5
datab[3] => _.IN1
datab[3] => op_1.IN3
datab[4] => _.IN1
datab[4] => op_1.IN1


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare9:inst18
clock => lpm_compare:LPM_COMPARE_component.clock
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
ageb <= lpm_compare:LPM_COMPARE_component.ageb


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare9:inst18|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_g8l:auto_generated.dataa[0]
dataa[1] => cmpr_g8l:auto_generated.dataa[1]
dataa[2] => cmpr_g8l:auto_generated.dataa[2]
dataa[3] => cmpr_g8l:auto_generated.dataa[3]
dataa[4] => cmpr_g8l:auto_generated.dataa[4]
datab[0] => cmpr_g8l:auto_generated.datab[0]
datab[1] => cmpr_g8l:auto_generated.datab[1]
datab[2] => cmpr_g8l:auto_generated.datab[2]
datab[3] => cmpr_g8l:auto_generated.datab[3]
datab[4] => cmpr_g8l:auto_generated.datab[4]
clock => cmpr_g8l:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g8l:auto_generated.ageb


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare9:inst18|lpm_compare:LPM_COMPARE_component|cmpr_g8l:auto_generated
ageb <= ageb_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ageb_dffe[0].CLK
dataa[0] => _.IN0
dataa[0] => op_1.IN10
dataa[1] => _.IN0
dataa[1] => op_1.IN8
dataa[2] => _.IN0
dataa[2] => op_1.IN6
dataa[3] => _.IN0
dataa[3] => op_1.IN4
dataa[4] => _.IN0
dataa[4] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN9
datab[1] => _.IN1
datab[1] => op_1.IN7
datab[2] => _.IN1
datab[2] => op_1.IN5
datab[3] => _.IN1
datab[3] => op_1.IN3
datab[4] => _.IN1
datab[4] => op_1.IN1


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare10:inst19
clock => lpm_compare:LPM_COMPARE_component.clock
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
ageb <= lpm_compare:LPM_COMPARE_component.ageb


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare10:inst19|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_g8l:auto_generated.dataa[0]
dataa[1] => cmpr_g8l:auto_generated.dataa[1]
dataa[2] => cmpr_g8l:auto_generated.dataa[2]
dataa[3] => cmpr_g8l:auto_generated.dataa[3]
dataa[4] => cmpr_g8l:auto_generated.dataa[4]
datab[0] => cmpr_g8l:auto_generated.datab[0]
datab[1] => cmpr_g8l:auto_generated.datab[1]
datab[2] => cmpr_g8l:auto_generated.datab[2]
datab[3] => cmpr_g8l:auto_generated.datab[3]
datab[4] => cmpr_g8l:auto_generated.datab[4]
clock => cmpr_g8l:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g8l:auto_generated.ageb


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare10:inst19|lpm_compare:LPM_COMPARE_component|cmpr_g8l:auto_generated
ageb <= ageb_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ageb_dffe[0].CLK
dataa[0] => _.IN0
dataa[0] => op_1.IN10
dataa[1] => _.IN0
dataa[1] => op_1.IN8
dataa[2] => _.IN0
dataa[2] => op_1.IN6
dataa[3] => _.IN0
dataa[3] => op_1.IN4
dataa[4] => _.IN0
dataa[4] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN9
datab[1] => _.IN1
datab[1] => op_1.IN7
datab[2] => _.IN1
datab[2] => op_1.IN5
datab[3] => _.IN1
datab[3] => op_1.IN3
datab[4] => _.IN1
datab[4] => op_1.IN1


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare13:inst20
clock => lpm_compare:LPM_COMPARE_component.clock
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
ageb <= lpm_compare:LPM_COMPARE_component.ageb


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare13:inst20|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_g8l:auto_generated.dataa[0]
dataa[1] => cmpr_g8l:auto_generated.dataa[1]
dataa[2] => cmpr_g8l:auto_generated.dataa[2]
dataa[3] => cmpr_g8l:auto_generated.dataa[3]
dataa[4] => cmpr_g8l:auto_generated.dataa[4]
datab[0] => cmpr_g8l:auto_generated.datab[0]
datab[1] => cmpr_g8l:auto_generated.datab[1]
datab[2] => cmpr_g8l:auto_generated.datab[2]
datab[3] => cmpr_g8l:auto_generated.datab[3]
datab[4] => cmpr_g8l:auto_generated.datab[4]
clock => cmpr_g8l:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_g8l:auto_generated.ageb


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count_N_6DES:inst5|lpm_compare13:inst20|lpm_compare:LPM_COMPARE_component|cmpr_g8l:auto_generated
ageb <= ageb_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
clock => ageb_dffe[0].CLK
dataa[0] => _.IN0
dataa[0] => op_1.IN10
dataa[1] => _.IN0
dataa[1] => op_1.IN8
dataa[2] => _.IN0
dataa[2] => op_1.IN6
dataa[3] => _.IN0
dataa[3] => op_1.IN4
dataa[4] => _.IN0
dataa[4] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN9
datab[1] => _.IN1
datab[1] => op_1.IN7
datab[2] => _.IN1
datab[2] => op_1.IN5
datab[3] => _.IN1
datab[3] => op_1.IN3
datab[4] => _.IN1
datab[4] => op_1.IN1


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|oune1f:inst23
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count1239_2018:inst27
1239 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
SBROS => inst7.IN0
SBROS => inst3.ACLR
SBROS => 21.IN1
SB <= oune1f:inst2.out1
clk => inst3.CLK
clk => oune1f:inst2.clk1
clk => 25.IN0
clk => inst9.CLK
START => inst8.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count1239_2018:inst27|oune1f:inst2
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count1239_2018:inst27|oune1f:inst1
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count1239_2018:inst27|lpm_compare8:inst
clock => lpm_compare:lpm_compare_component.clock
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
aeb <= lpm_compare:lpm_compare_component.aeb


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count1239_2018:inst27|lpm_compare8:inst|lpm_compare:lpm_compare_component
dataa[0] => cmpr_kvk:auto_generated.dataa[0]
dataa[1] => cmpr_kvk:auto_generated.dataa[1]
dataa[2] => cmpr_kvk:auto_generated.dataa[2]
dataa[3] => cmpr_kvk:auto_generated.dataa[3]
dataa[4] => cmpr_kvk:auto_generated.dataa[4]
dataa[5] => cmpr_kvk:auto_generated.dataa[5]
dataa[6] => cmpr_kvk:auto_generated.dataa[6]
dataa[7] => cmpr_kvk:auto_generated.dataa[7]
dataa[8] => cmpr_kvk:auto_generated.dataa[8]
dataa[9] => cmpr_kvk:auto_generated.dataa[9]
dataa[10] => cmpr_kvk:auto_generated.dataa[10]
datab[0] => cmpr_kvk:auto_generated.datab[0]
datab[1] => cmpr_kvk:auto_generated.datab[1]
datab[2] => cmpr_kvk:auto_generated.datab[2]
datab[3] => cmpr_kvk:auto_generated.datab[3]
datab[4] => cmpr_kvk:auto_generated.datab[4]
datab[5] => cmpr_kvk:auto_generated.datab[5]
datab[6] => cmpr_kvk:auto_generated.datab[6]
datab[7] => cmpr_kvk:auto_generated.datab[7]
datab[8] => cmpr_kvk:auto_generated.datab[8]
datab[9] => cmpr_kvk:auto_generated.datab[9]
datab[10] => cmpr_kvk:auto_generated.datab[10]
clock => cmpr_kvk:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_kvk:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count1239_2018:inst27|lpm_compare8:inst|lpm_compare:lpm_compare_component|cmpr_kvk:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
clock => dffe1a[1].CLK
clock => dffe1a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count1239_2018:inst27|LPM_COUNTER:14
clock => cntr_pcg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_pcg:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_pcg:auto_generated.q[0]
q[1] <= cntr_pcg:auto_generated.q[1]
q[2] <= cntr_pcg:auto_generated.q[2]
q[3] <= cntr_pcg:auto_generated.q[3]
q[4] <= cntr_pcg:auto_generated.q[4]
q[5] <= cntr_pcg:auto_generated.q[5]
q[6] <= cntr_pcg:auto_generated.q[6]
q[7] <= cntr_pcg:auto_generated.q[7]
q[8] <= cntr_pcg:auto_generated.q[8]
q[9] <= cntr_pcg:auto_generated.q[9]
q[10] <= cntr_pcg:auto_generated.q[10]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count1239_2018:inst27|LPM_COUNTER:14|cntr_pcg:auto_generated
aclr => counter_reg_bit1a[10].ACLR
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|BLOK_START:inst19
PUSK19 <= 26.DB_MAX_OUTPUT_PORT_TYPE
DATA => inst18.IN0
SBROS => inst10.ACLR
SBROS => inst15.IN0
40MEG => inst16.IN0
80MEG => oune1f:inst19.clk1
80MEG => oune1f:inst20.clk1
ST_trans => inst9.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|BLOK_START:inst19|oune1f:inst20
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|BLOK_START:inst19|count16_8DES:inst4
16 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
SBROS => inst7.IN0
SBROS => 21.IN0
sb <= oune1f:inst1.out1
clk => oune1f:inst1.clk1
clk => 23.IN0
clk => LPM_COUNTER:14.clock


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|BLOK_START:inst19|count16_8DES:inst4|oune1f:inst1
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|BLOK_START:inst19|count16_8DES:inst4|lpm_compare1:inst2
clock => lpm_compare:lpm_compare_component.clock
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
aeb <= lpm_compare:lpm_compare_component.aeb


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|BLOK_START:inst19|count16_8DES:inst4|lpm_compare1:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_6uk:auto_generated.dataa[0]
dataa[1] => cmpr_6uk:auto_generated.dataa[1]
dataa[2] => cmpr_6uk:auto_generated.dataa[2]
dataa[3] => cmpr_6uk:auto_generated.dataa[3]
dataa[4] => cmpr_6uk:auto_generated.dataa[4]
datab[0] => cmpr_6uk:auto_generated.datab[0]
datab[1] => cmpr_6uk:auto_generated.datab[1]
datab[2] => cmpr_6uk:auto_generated.datab[2]
datab[3] => cmpr_6uk:auto_generated.datab[3]
datab[4] => cmpr_6uk:auto_generated.datab[4]
clock => cmpr_6uk:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_6uk:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|BLOK_START:inst19|count16_8DES:inst4|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_6uk:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|BLOK_START:inst19|count16_8DES:inst4|LPM_COUNTER:14
clock => cntr_cbg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_cbg:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_cbg:auto_generated.q[0]
q[1] <= cntr_cbg:auto_generated.q[1]
q[2] <= cntr_cbg:auto_generated.q[2]
q[3] <= cntr_cbg:auto_generated.q[3]
q[4] <= cntr_cbg:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|BLOK_START:inst19|count16_8DES:inst4|LPM_COUNTER:14|cntr_cbg:auto_generated
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|BLOK_START:inst19|oune1f:inst19
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count64_out19:inst31
63 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
SBROS => inst7.IN0
SBROS => inst.ACLR
SBROS => inst12.IN0
SBROS => 21.IN0
sb <= oune1f:inst2.out1
40MEG => inst.CLK
40MEG => oune1f:inst2.clk1
OUT19 => inst13.IN0
start => inst8.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count64_out19:inst31|oune1f:inst2
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count64_out19:inst31|oune1f:inst1
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count64_out19:inst31|lpm_compare18:inst21
clock => lpm_compare:lpm_compare_component.clock
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
aeb <= lpm_compare:lpm_compare_component.aeb


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count64_out19:inst31|lpm_compare18:inst21|lpm_compare:lpm_compare_component
dataa[0] => cmpr_8uk:auto_generated.dataa[0]
dataa[1] => cmpr_8uk:auto_generated.dataa[1]
dataa[2] => cmpr_8uk:auto_generated.dataa[2]
dataa[3] => cmpr_8uk:auto_generated.dataa[3]
dataa[4] => cmpr_8uk:auto_generated.dataa[4]
dataa[5] => cmpr_8uk:auto_generated.dataa[5]
dataa[6] => cmpr_8uk:auto_generated.dataa[6]
datab[0] => cmpr_8uk:auto_generated.datab[0]
datab[1] => cmpr_8uk:auto_generated.datab[1]
datab[2] => cmpr_8uk:auto_generated.datab[2]
datab[3] => cmpr_8uk:auto_generated.datab[3]
datab[4] => cmpr_8uk:auto_generated.datab[4]
datab[5] => cmpr_8uk:auto_generated.datab[5]
datab[6] => cmpr_8uk:auto_generated.datab[6]
clock => cmpr_8uk:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_8uk:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count64_out19:inst31|lpm_compare18:inst21|lpm_compare:lpm_compare_component|cmpr_8uk:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count64_out19:inst31|LPM_COUNTER:14
clock => cntr_ebg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_ebg:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_ebg:auto_generated.q[0]
q[1] <= cntr_ebg:auto_generated.q[1]
q[2] <= cntr_ebg:auto_generated.q[2]
q[3] <= cntr_ebg:auto_generated.q[3]
q[4] <= cntr_ebg:auto_generated.q[4]
q[5] <= cntr_ebg:auto_generated.q[5]
q[6] <= cntr_ebg:auto_generated.q[6]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count64_out19:inst31|LPM_COUNTER:14|cntr_ebg:auto_generated
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|oune1f:inst34
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count18_out18:inst32
sb <= oune1f:inst2.out1
SBROS => inst7.IN0
SBROS => inst12.IN0
SBROS => 21.IN0
SBROS => inst.ACLR
OUT18 => inst13.IN0
start => inst8.CLK
40MEG => inst.CLK
40MEG => oune1f:inst2.clk1
18 <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count18_out18:inst32|oune1f:inst2
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count18_out18:inst32|oune1f:inst1
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count18_out18:inst32|lpm_compare19:inst3
clock => lpm_compare:lpm_compare_component.clock
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
aeb <= lpm_compare:lpm_compare_component.aeb


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count18_out18:inst32|lpm_compare19:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_6uk:auto_generated.dataa[0]
dataa[1] => cmpr_6uk:auto_generated.dataa[1]
dataa[2] => cmpr_6uk:auto_generated.dataa[2]
dataa[3] => cmpr_6uk:auto_generated.dataa[3]
dataa[4] => cmpr_6uk:auto_generated.dataa[4]
datab[0] => cmpr_6uk:auto_generated.datab[0]
datab[1] => cmpr_6uk:auto_generated.datab[1]
datab[2] => cmpr_6uk:auto_generated.datab[2]
datab[3] => cmpr_6uk:auto_generated.datab[3]
datab[4] => cmpr_6uk:auto_generated.datab[4]
clock => cmpr_6uk:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_6uk:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count18_out18:inst32|lpm_compare19:inst3|lpm_compare:lpm_compare_component|cmpr_6uk:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count18_out18:inst32|LPM_COUNTER:14
clock => cntr_cbg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_cbg:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_cbg:auto_generated.q[0]
q[1] <= cntr_cbg:auto_generated.q[1]
q[2] <= cntr_cbg:auto_generated.q[2]
q[3] <= cntr_cbg:auto_generated.q[3]
q[4] <= cntr_cbg:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|count18_out18:inst32|LPM_COUNTER:14|cntr_cbg:auto_generated
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT


|program_CU_2018|blok_DATA_CDI_9des:inst10|BLOK18_19_8DES:inst1|oune1f:inst7
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|rasshiritel2mart:inst54
finish2 <= 10.DB_MAX_OUTPUT_PORT_TYPE
sbros => 6.IN0
sbros => count8new10sept:inst.CLR
16Meg => 8.DATAIN
start => 10.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|rasshiritel2mart:inst54|count10djon13okt:108
Q1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
SBROS => 1.PRESET
SBROS => 17.PRESET
SBROS => 3.PRESET
SBROS => 2.PRESET
SBROS => 16.PRESET
clk => 2.CLK
clk => 3.CLK
clk => 17.CLK
clk => 16.CLK
clk => 1.CLK
Q2N <= 6.DB_MAX_OUTPUT_PORT_TYPE
Q3N <= 7.DB_MAX_OUTPUT_PORT_TYPE
Q5N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Q4N <= 15.DB_MAX_OUTPUT_PORT_TYPE
Q1N <= 4.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 16.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 17.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 2.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|rasshiritel2mart:inst54|count8new10sept:inst
QA <= 30.DB_MAX_OUTPUT_PORT_TYPE
CLR => 30.ACLR
CLR => 31.ACLR
CLR => 32.ACLR
UP => 42.IN0
CON <= 64.DB_MAX_OUTPUT_PORT_TYPE
QC <= 32.DB_MAX_OUTPUT_PORT_TYPE
QB <= 31.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8
D_test <= inst37.DB_MAX_OUTPUT_PORT_TYPE
sbros <= oune1f:inst12.out1
sinhro => oune1f:inst16.in1
5MEG => oune1f:inst16.clk1
20MEG => oune1f:inst12.clk1
20MEG => oune1f:inst14.clk1
80meg => inst37.CLK
80meg => inst36.CLK
CLKD1 <= inst36.DB_MAX_OUTPUT_PORT_TYPE
10MEG => oune1f:inst13.clk1
STOP_TEST => inst24.IN1
40MEG => inst23.IN0
40MEG => inst26.IN0
40MEG => oune1f:inst30.clk1
START => inst15.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|oune1f:inst12
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|oune1f:inst16
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug:inst2
out <= LPM_SHIFTREG:34.shiftout
shift_in => LPM_SHIFTREG:26.shiftin
clk => LPM_SHIFTREG:26.clock
clk => LPM_SHIFTREG:27.clock
clk => LPM_SHIFTREG:28.clock
clk => LPM_SHIFTREG:29.clock
clk => LPM_SHIFTREG:30.clock
clk => LPM_SHIFTREG:31.clock
clk => LPM_SHIFTREG:32.clock
clk => LPM_SHIFTREG:33.clock
clk => LPM_SHIFTREG:34.clock
load => LPM_SHIFTREG:26.load
load => LPM_SHIFTREG:27.load
load => LPM_SHIFTREG:28.load
load => LPM_SHIFTREG:29.load
load => LPM_SHIFTREG:30.load
load => LPM_SHIFTREG:31.load
load => LPM_SHIFTREG:32.load
load => LPM_SHIFTREG:33.load
load => LPM_SHIFTREG:34.load
aclr => LPM_SHIFTREG:26.aclr
aclr => LPM_SHIFTREG:27.aclr
aclr => LPM_SHIFTREG:28.aclr
aclr => LPM_SHIFTREG:29.aclr
aclr => LPM_SHIFTREG:30.aclr
aclr => LPM_SHIFTREG:31.aclr
aclr => LPM_SHIFTREG:32.aclr
aclr => LPM_SHIFTREG:33.aclr
aclr => LPM_SHIFTREG:34.aclr
out1 <= LPM_SHIFTREG:33.shiftout


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug:inst2|LPM_SHIFTREG:34
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[19].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug:inst2|LPM_SHIFTREG:33
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug:inst2|LPM_SHIFTREG:32
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug:inst2|LPM_SHIFTREG:31
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug:inst2|LPM_SHIFTREG:30
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug:inst2|LPM_SHIFTREG:29
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug:inst2|LPM_SHIFTREG:28
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug:inst2|LPM_SHIFTREG:27
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug:inst2|LPM_SHIFTREG:26
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug:inst2|LPM_CONSTANT:14
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug:inst2|LPM_CONSTANT:36
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug:inst2|LPM_CONSTANT:37
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug:inst2|LPM_CONSTANT:38
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug:inst2|LPM_CONSTANT:39
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug:inst2|LPM_CONSTANT:40
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug:inst2|LPM_CONSTANT:41
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug:inst2|LPM_CONSTANT:42
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug:inst2|LPM_CONSTANT:43
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <VCC>
result[8] <= <VCC>
result[9] <= <VCC>
result[10] <= <VCC>
result[11] <= <VCC>
result[12] <= <VCC>
result[13] <= <VCC>
result[14] <= <VCC>
result[15] <= <VCC>
result[16] <= <VCC>
result[17] <= <VCC>
result[18] <= <VCC>
result[19] <= <VCC>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:16
out <= LPM_SHIFTREG:33.shiftout
shift_in => LPM_SHIFTREG:26.shiftin
clk => LPM_SHIFTREG:26.clock
clk => LPM_SHIFTREG:27.clock
clk => LPM_SHIFTREG:28.clock
clk => LPM_SHIFTREG:29.clock
clk => LPM_SHIFTREG:30.clock
clk => LPM_SHIFTREG:31.clock
clk => LPM_SHIFTREG:32.clock
clk => LPM_SHIFTREG:33.clock
load => LPM_SHIFTREG:26.load
load => LPM_SHIFTREG:27.load
load => LPM_SHIFTREG:28.load
load => LPM_SHIFTREG:29.load
load => LPM_SHIFTREG:30.load
load => LPM_SHIFTREG:31.load
load => LPM_SHIFTREG:32.load
load => LPM_SHIFTREG:33.load
aclr => LPM_SHIFTREG:26.aclr
aclr => LPM_SHIFTREG:27.aclr
aclr => LPM_SHIFTREG:28.aclr
aclr => LPM_SHIFTREG:29.aclr
aclr => LPM_SHIFTREG:30.aclr
aclr => LPM_SHIFTREG:31.aclr
aclr => LPM_SHIFTREG:32.aclr
aclr => LPM_SHIFTREG:33.aclr


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:16|LPM_SHIFTREG:33
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:16|LPM_SHIFTREG:32
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:16|LPM_SHIFTREG:31
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:16|LPM_SHIFTREG:30
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:16|LPM_SHIFTREG:29
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:16|LPM_SHIFTREG:28
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:16|LPM_SHIFTREG:27
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:16|LPM_SHIFTREG:26
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:16|LPM_CONSTANT:14
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:16|LPM_CONSTANT:36
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:16|LPM_CONSTANT:37
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:16|LPM_CONSTANT:38
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:16|LPM_CONSTANT:39
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:16|LPM_CONSTANT:40
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:16|LPM_CONSTANT:41
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:16|LPM_CONSTANT:42
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:17
out <= LPM_SHIFTREG:33.shiftout
shift_in => LPM_SHIFTREG:26.shiftin
clk => LPM_SHIFTREG:26.clock
clk => LPM_SHIFTREG:27.clock
clk => LPM_SHIFTREG:28.clock
clk => LPM_SHIFTREG:29.clock
clk => LPM_SHIFTREG:30.clock
clk => LPM_SHIFTREG:31.clock
clk => LPM_SHIFTREG:32.clock
clk => LPM_SHIFTREG:33.clock
load => LPM_SHIFTREG:26.load
load => LPM_SHIFTREG:27.load
load => LPM_SHIFTREG:28.load
load => LPM_SHIFTREG:29.load
load => LPM_SHIFTREG:30.load
load => LPM_SHIFTREG:31.load
load => LPM_SHIFTREG:32.load
load => LPM_SHIFTREG:33.load
aclr => LPM_SHIFTREG:26.aclr
aclr => LPM_SHIFTREG:27.aclr
aclr => LPM_SHIFTREG:28.aclr
aclr => LPM_SHIFTREG:29.aclr
aclr => LPM_SHIFTREG:30.aclr
aclr => LPM_SHIFTREG:31.aclr
aclr => LPM_SHIFTREG:32.aclr
aclr => LPM_SHIFTREG:33.aclr


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:17|LPM_SHIFTREG:33
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:17|LPM_SHIFTREG:32
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:17|LPM_SHIFTREG:31
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:17|LPM_SHIFTREG:30
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:17|LPM_SHIFTREG:29
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:17|LPM_SHIFTREG:28
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:17|LPM_SHIFTREG:27
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:17|LPM_SHIFTREG:26
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:17|LPM_CONSTANT:14
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:17|LPM_CONSTANT:36
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:17|LPM_CONSTANT:37
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:17|LPM_CONSTANT:38
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:17|LPM_CONSTANT:39
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:17|LPM_CONSTANT:40
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:17|LPM_CONSTANT:41
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:17|LPM_CONSTANT:42
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug4:18
out <= LPM_SHIFTREG:33.shiftout
shift_in => LPM_SHIFTREG:26.shiftin
clk => LPM_SHIFTREG:26.clock
clk => LPM_SHIFTREG:27.clock
clk => LPM_SHIFTREG:28.clock
clk => LPM_SHIFTREG:29.clock
clk => LPM_SHIFTREG:30.clock
clk => LPM_SHIFTREG:31.clock
clk => LPM_SHIFTREG:32.clock
clk => LPM_SHIFTREG:33.clock
load => LPM_SHIFTREG:26.load
load => LPM_SHIFTREG:27.load
load => LPM_SHIFTREG:28.load
load => LPM_SHIFTREG:29.load
load => LPM_SHIFTREG:30.load
load => LPM_SHIFTREG:31.load
load => LPM_SHIFTREG:32.load
load => LPM_SHIFTREG:33.load
aclr => LPM_SHIFTREG:26.aclr
aclr => LPM_SHIFTREG:27.aclr
aclr => LPM_SHIFTREG:28.aclr
aclr => LPM_SHIFTREG:29.aclr
aclr => LPM_SHIFTREG:30.aclr
aclr => LPM_SHIFTREG:31.aclr
aclr => LPM_SHIFTREG:32.aclr
aclr => LPM_SHIFTREG:33.aclr


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug4:18|LPM_SHIFTREG:33
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug4:18|LPM_SHIFTREG:32
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug4:18|LPM_SHIFTREG:31
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug4:18|LPM_SHIFTREG:30
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug4:18|LPM_SHIFTREG:29
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug4:18|LPM_SHIFTREG:28
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug4:18|LPM_SHIFTREG:27
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug4:18|LPM_SHIFTREG:26
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug4:18|LPM_CONSTANT:14
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug4:18|LPM_CONSTANT:36
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug4:18|LPM_CONSTANT:37
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug4:18|LPM_CONSTANT:38
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug4:18|LPM_CONSTANT:39
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug4:18|LPM_CONSTANT:40
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug4:18|LPM_CONSTANT:41
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug4:18|LPM_CONSTANT:42
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:19
out <= LPM_SHIFTREG:33.shiftout
shift_in => LPM_SHIFTREG:26.shiftin
clk => LPM_SHIFTREG:26.clock
clk => LPM_SHIFTREG:27.clock
clk => LPM_SHIFTREG:28.clock
clk => LPM_SHIFTREG:29.clock
clk => LPM_SHIFTREG:30.clock
clk => LPM_SHIFTREG:31.clock
clk => LPM_SHIFTREG:32.clock
clk => LPM_SHIFTREG:33.clock
load => LPM_SHIFTREG:26.load
load => LPM_SHIFTREG:27.load
load => LPM_SHIFTREG:28.load
load => LPM_SHIFTREG:29.load
load => LPM_SHIFTREG:30.load
load => LPM_SHIFTREG:31.load
load => LPM_SHIFTREG:32.load
load => LPM_SHIFTREG:33.load
aclr => LPM_SHIFTREG:26.aclr
aclr => LPM_SHIFTREG:27.aclr
aclr => LPM_SHIFTREG:28.aclr
aclr => LPM_SHIFTREG:29.aclr
aclr => LPM_SHIFTREG:30.aclr
aclr => LPM_SHIFTREG:31.aclr
aclr => LPM_SHIFTREG:32.aclr
aclr => LPM_SHIFTREG:33.aclr


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:19|LPM_SHIFTREG:33
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:19|LPM_SHIFTREG:32
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:19|LPM_SHIFTREG:31
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:19|LPM_SHIFTREG:30
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:19|LPM_SHIFTREG:29
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:19|LPM_SHIFTREG:28
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:19|LPM_SHIFTREG:27
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:19|LPM_SHIFTREG:26
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:19|LPM_CONSTANT:14
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:19|LPM_CONSTANT:36
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:19|LPM_CONSTANT:37
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:19|LPM_CONSTANT:38
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:19|LPM_CONSTANT:39
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:19|LPM_CONSTANT:40
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:19|LPM_CONSTANT:41
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:19|LPM_CONSTANT:42
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:20
out <= LPM_SHIFTREG:33.shiftout
shift_in => LPM_SHIFTREG:26.shiftin
clk => LPM_SHIFTREG:26.clock
clk => LPM_SHIFTREG:27.clock
clk => LPM_SHIFTREG:28.clock
clk => LPM_SHIFTREG:29.clock
clk => LPM_SHIFTREG:30.clock
clk => LPM_SHIFTREG:31.clock
clk => LPM_SHIFTREG:32.clock
clk => LPM_SHIFTREG:33.clock
load => LPM_SHIFTREG:26.load
load => LPM_SHIFTREG:27.load
load => LPM_SHIFTREG:28.load
load => LPM_SHIFTREG:29.load
load => LPM_SHIFTREG:30.load
load => LPM_SHIFTREG:31.load
load => LPM_SHIFTREG:32.load
load => LPM_SHIFTREG:33.load
aclr => LPM_SHIFTREG:26.aclr
aclr => LPM_SHIFTREG:27.aclr
aclr => LPM_SHIFTREG:28.aclr
aclr => LPM_SHIFTREG:29.aclr
aclr => LPM_SHIFTREG:30.aclr
aclr => LPM_SHIFTREG:31.aclr
aclr => LPM_SHIFTREG:32.aclr
aclr => LPM_SHIFTREG:33.aclr


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:20|LPM_SHIFTREG:33
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:20|LPM_SHIFTREG:32
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:20|LPM_SHIFTREG:31
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:20|LPM_SHIFTREG:30
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:20|LPM_SHIFTREG:29
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:20|LPM_SHIFTREG:28
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:20|LPM_SHIFTREG:27
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:20|LPM_SHIFTREG:26
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:20|LPM_CONSTANT:14
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:20|LPM_CONSTANT:36
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:20|LPM_CONSTANT:37
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:20|LPM_CONSTANT:38
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:20|LPM_CONSTANT:39
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:20|LPM_CONSTANT:40
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:20|LPM_CONSTANT:41
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug3:20|LPM_CONSTANT:42
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:21
out <= LPM_SHIFTREG:33.shiftout
shift_in => LPM_SHIFTREG:26.shiftin
clk => LPM_SHIFTREG:26.clock
clk => LPM_SHIFTREG:27.clock
clk => LPM_SHIFTREG:28.clock
clk => LPM_SHIFTREG:29.clock
clk => LPM_SHIFTREG:30.clock
clk => LPM_SHIFTREG:31.clock
clk => LPM_SHIFTREG:32.clock
clk => LPM_SHIFTREG:33.clock
load => LPM_SHIFTREG:26.load
load => LPM_SHIFTREG:27.load
load => LPM_SHIFTREG:28.load
load => LPM_SHIFTREG:29.load
load => LPM_SHIFTREG:30.load
load => LPM_SHIFTREG:31.load
load => LPM_SHIFTREG:32.load
load => LPM_SHIFTREG:33.load
aclr => LPM_SHIFTREG:26.aclr
aclr => LPM_SHIFTREG:27.aclr
aclr => LPM_SHIFTREG:28.aclr
aclr => LPM_SHIFTREG:29.aclr
aclr => LPM_SHIFTREG:30.aclr
aclr => LPM_SHIFTREG:31.aclr
aclr => LPM_SHIFTREG:32.aclr
aclr => LPM_SHIFTREG:33.aclr


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:21|LPM_SHIFTREG:33
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:21|LPM_SHIFTREG:32
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:21|LPM_SHIFTREG:31
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:21|LPM_SHIFTREG:30
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:21|LPM_SHIFTREG:29
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:21|LPM_SHIFTREG:28
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:21|LPM_SHIFTREG:27
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:21|LPM_SHIFTREG:26
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:21|LPM_CONSTANT:14
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:21|LPM_CONSTANT:36
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:21|LPM_CONSTANT:37
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:21|LPM_CONSTANT:38
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:21|LPM_CONSTANT:39
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:21|LPM_CONSTANT:40
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:21|LPM_CONSTANT:41
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_31aug2:21|LPM_CONSTANT:42
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_28sep:inst
out <= LPM_SHIFTREG:33.shiftout
shift_in => LPM_SHIFTREG:26.shiftin
clk => LPM_SHIFTREG:26.clock
clk => LPM_SHIFTREG:27.clock
clk => LPM_SHIFTREG:28.clock
clk => LPM_SHIFTREG:29.clock
clk => LPM_SHIFTREG:30.clock
clk => LPM_SHIFTREG:31.clock
clk => LPM_SHIFTREG:32.clock
clk => LPM_SHIFTREG:33.clock
load => LPM_SHIFTREG:26.load
load => LPM_SHIFTREG:27.load
load => LPM_SHIFTREG:28.load
load => LPM_SHIFTREG:29.load
load => LPM_SHIFTREG:30.load
load => LPM_SHIFTREG:31.load
load => LPM_SHIFTREG:32.load
load => LPM_SHIFTREG:33.load
aclr => LPM_SHIFTREG:26.aclr
aclr => LPM_SHIFTREG:27.aclr
aclr => LPM_SHIFTREG:28.aclr
aclr => LPM_SHIFTREG:29.aclr
aclr => LPM_SHIFTREG:30.aclr
aclr => LPM_SHIFTREG:31.aclr
aclr => LPM_SHIFTREG:32.aclr
aclr => LPM_SHIFTREG:33.aclr


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_28sep:inst|LPM_SHIFTREG:33
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_28sep:inst|LPM_SHIFTREG:32
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_28sep:inst|LPM_SHIFTREG:31
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_28sep:inst|LPM_SHIFTREG:30
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_28sep:inst|LPM_SHIFTREG:29
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_28sep:inst|LPM_SHIFTREG:28
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_28sep:inst|LPM_SHIFTREG:27
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[18].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_28sep:inst|LPM_SHIFTREG:26
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[20].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_28sep:inst|LPM_CONSTANT:14
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <VCC>
result[8] <= <VCC>
result[9] <= <VCC>
result[10] <= <VCC>
result[11] <= <VCC>
result[12] <= <VCC>
result[13] <= <VCC>
result[14] <= <VCC>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_28sep:inst|LPM_CONSTANT:36
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_28sep:inst|LPM_CONSTANT:37
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_28sep:inst|LPM_CONSTANT:38
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_28sep:inst|LPM_CONSTANT:39
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_28sep:inst|LPM_CONSTANT:40
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_28sep:inst|LPM_CONSTANT:41
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|data8_28sep:inst|LPM_CONSTANT:42
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|oune1f:inst14
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|oune1f:inst13
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|data32_29sept_internal:inst8|oune1f:inst30
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|oune1f:inst64
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst15
Y[0] <= buf18_29nov:inst26.Y[0]
Y[1] <= buf18_29nov:inst26.Y[1]
Y[2] <= buf18_29nov:inst26.Y[2]
Y[3] <= buf18_29nov:inst26.Y[3]
Y[4] <= buf18_29nov:inst26.Y[4]
Y[5] <= buf18_29nov:inst26.Y[5]
Y[6] <= buf18_29nov:inst26.Y[6]
Y[7] <= buf18_29nov:inst26.Y[7]
Y[8] <= buf18_29nov:inst26.Y[8]
Y[9] <= buf18_29nov:inst26.Y[9]
Y[10] <= buf18_29nov:inst26.Y[10]
Y[11] <= buf18_29nov:inst26.Y[11]
Y[12] <= buf18_29nov:inst26.Y[12]
Y[13] <= buf18_29nov:inst26.Y[13]
Y[14] <= buf18_29nov:inst26.Y[14]
Y[15] <= buf18_29nov:inst26.Y[15]
Y[16] <= buf18_29nov:inst26.Y[16]
Y[17] <= buf18_29nov:inst26.Y[17]
RD1 => buf18_29nov:inst26.GN
RD1 => my_fifo18:inst3.rdreq
WR1 => my_fifo18:inst3.wrreq
WRCLK => my_fifo18:inst3.wrclk
RDCLK => my_fifo18:inst3.rdclk
sbros => my_fifo18:inst3.aclr
DATA_TEST => shift18_par18:inst.shiftin
RESET1 => shift18_par18:inst.reset1
OUT18 => shift18_par18:inst.OUT18
RESETA => shift18_par18:inst.reset2
WR_RD => shift18_par18:inst.WR_RD
80meg => ~NO_FANOUT~
sinhro => ~NO_FANOUT~


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst15|buf18_29nov:inst26
Y[0] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= 32.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= 31.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= 33.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= 34.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= 35.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= 36.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= 37.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 28.DATAIN
A[1] => 19.DATAIN
A[2] => 21.DATAIN
A[3] => 20.DATAIN
A[4] => 22.DATAIN
A[5] => 23.DATAIN
A[6] => 24.DATAIN
A[7] => 25.DATAIN
A[8] => 26.DATAIN
A[9] => 30.DATAIN
A[10] => 32.DATAIN
A[11] => 31.DATAIN
A[12] => 33.DATAIN
A[13] => 34.DATAIN
A[14] => 35.DATAIN
A[15] => 36.DATAIN
A[16] => 29.DATAIN
A[17] => 37.DATAIN
GN => 28.OE
GN => 19.OE
GN => 21.OE
GN => 20.OE
GN => 22.OE
GN => 23.OE
GN => 24.OE
GN => 25.OE
GN => 26.OE
GN => 30.OE
GN => 32.OE
GN => 31.OE
GN => 33.OE
GN => 34.OE
GN => 35.OE
GN => 36.OE
GN => 29.OE
GN => 37.OE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst15|my_fifo18:inst3
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
data[16] => dcfifo:dcfifo_component.data[16]
data[17] => dcfifo:dcfifo_component.data[17]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
q[9] <= dcfifo:dcfifo_component.q[9]
q[10] <= dcfifo:dcfifo_component.q[10]
q[11] <= dcfifo:dcfifo_component.q[11]
q[12] <= dcfifo:dcfifo_component.q[12]
q[13] <= dcfifo:dcfifo_component.q[13]
q[14] <= dcfifo:dcfifo_component.q[14]
q[15] <= dcfifo:dcfifo_component.q[15]
q[16] <= dcfifo:dcfifo_component.q[16]
q[17] <= dcfifo:dcfifo_component.q[17]


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst15|my_fifo18:inst3|dcfifo:dcfifo_component
data[0] => dcfifo_hrr1:auto_generated.data[0]
data[1] => dcfifo_hrr1:auto_generated.data[1]
data[2] => dcfifo_hrr1:auto_generated.data[2]
data[3] => dcfifo_hrr1:auto_generated.data[3]
data[4] => dcfifo_hrr1:auto_generated.data[4]
data[5] => dcfifo_hrr1:auto_generated.data[5]
data[6] => dcfifo_hrr1:auto_generated.data[6]
data[7] => dcfifo_hrr1:auto_generated.data[7]
data[8] => dcfifo_hrr1:auto_generated.data[8]
data[9] => dcfifo_hrr1:auto_generated.data[9]
data[10] => dcfifo_hrr1:auto_generated.data[10]
data[11] => dcfifo_hrr1:auto_generated.data[11]
data[12] => dcfifo_hrr1:auto_generated.data[12]
data[13] => dcfifo_hrr1:auto_generated.data[13]
data[14] => dcfifo_hrr1:auto_generated.data[14]
data[15] => dcfifo_hrr1:auto_generated.data[15]
data[16] => dcfifo_hrr1:auto_generated.data[16]
data[17] => dcfifo_hrr1:auto_generated.data[17]
q[0] <= dcfifo_hrr1:auto_generated.q[0]
q[1] <= dcfifo_hrr1:auto_generated.q[1]
q[2] <= dcfifo_hrr1:auto_generated.q[2]
q[3] <= dcfifo_hrr1:auto_generated.q[3]
q[4] <= dcfifo_hrr1:auto_generated.q[4]
q[5] <= dcfifo_hrr1:auto_generated.q[5]
q[6] <= dcfifo_hrr1:auto_generated.q[6]
q[7] <= dcfifo_hrr1:auto_generated.q[7]
q[8] <= dcfifo_hrr1:auto_generated.q[8]
q[9] <= dcfifo_hrr1:auto_generated.q[9]
q[10] <= dcfifo_hrr1:auto_generated.q[10]
q[11] <= dcfifo_hrr1:auto_generated.q[11]
q[12] <= dcfifo_hrr1:auto_generated.q[12]
q[13] <= dcfifo_hrr1:auto_generated.q[13]
q[14] <= dcfifo_hrr1:auto_generated.q[14]
q[15] <= dcfifo_hrr1:auto_generated.q[15]
q[16] <= dcfifo_hrr1:auto_generated.q[16]
q[17] <= dcfifo_hrr1:auto_generated.q[17]
rdclk => dcfifo_hrr1:auto_generated.rdclk
rdreq => dcfifo_hrr1:auto_generated.rdreq
wrclk => dcfifo_hrr1:auto_generated.wrclk
wrreq => dcfifo_hrr1:auto_generated.wrreq
aclr => dcfifo_hrr1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst15|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated
aclr => a_graycounter_ggc:wrptr_g1p.aclr
aclr => a_graycounter_fgc:wrptr_gp.aclr
aclr => altsyncram_saa1:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdptr_g[10].IN0
aclr => rs_dgwp_reg[10].IN0
aclr => ws_dgrp_reg[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_saa1:fifo_ram.data_a[0]
data[1] => altsyncram_saa1:fifo_ram.data_a[1]
data[2] => altsyncram_saa1:fifo_ram.data_a[2]
data[3] => altsyncram_saa1:fifo_ram.data_a[3]
data[4] => altsyncram_saa1:fifo_ram.data_a[4]
data[5] => altsyncram_saa1:fifo_ram.data_a[5]
data[6] => altsyncram_saa1:fifo_ram.data_a[6]
data[7] => altsyncram_saa1:fifo_ram.data_a[7]
data[8] => altsyncram_saa1:fifo_ram.data_a[8]
data[9] => altsyncram_saa1:fifo_ram.data_a[9]
data[10] => altsyncram_saa1:fifo_ram.data_a[10]
data[11] => altsyncram_saa1:fifo_ram.data_a[11]
data[12] => altsyncram_saa1:fifo_ram.data_a[12]
data[13] => altsyncram_saa1:fifo_ram.data_a[13]
data[14] => altsyncram_saa1:fifo_ram.data_a[14]
data[15] => altsyncram_saa1:fifo_ram.data_a[15]
data[16] => altsyncram_saa1:fifo_ram.data_a[16]
data[17] => altsyncram_saa1:fifo_ram.data_a[17]
q[0] <= altsyncram_saa1:fifo_ram.q_b[0]
q[1] <= altsyncram_saa1:fifo_ram.q_b[1]
q[2] <= altsyncram_saa1:fifo_ram.q_b[2]
q[3] <= altsyncram_saa1:fifo_ram.q_b[3]
q[4] <= altsyncram_saa1:fifo_ram.q_b[4]
q[5] <= altsyncram_saa1:fifo_ram.q_b[5]
q[6] <= altsyncram_saa1:fifo_ram.q_b[6]
q[7] <= altsyncram_saa1:fifo_ram.q_b[7]
q[8] <= altsyncram_saa1:fifo_ram.q_b[8]
q[9] <= altsyncram_saa1:fifo_ram.q_b[9]
q[10] <= altsyncram_saa1:fifo_ram.q_b[10]
q[11] <= altsyncram_saa1:fifo_ram.q_b[11]
q[12] <= altsyncram_saa1:fifo_ram.q_b[12]
q[13] <= altsyncram_saa1:fifo_ram.q_b[13]
q[14] <= altsyncram_saa1:fifo_ram.q_b[14]
q[15] <= altsyncram_saa1:fifo_ram.q_b[15]
q[16] <= altsyncram_saa1:fifo_ram.q_b[16]
q[17] <= altsyncram_saa1:fifo_ram.q_b[17]
rdclk => a_graycounter_p96:rdptr_g1p.clock
rdclk => altsyncram_saa1:fifo_ram.clock1
rdclk => _.IN0
rdclk => alt_synch_pipe_sdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdreq => altsyncram_saa1:fifo_ram.clocken1
rdreq => rdcnt_addr_ena.IN0
rdreq => rdptr_g[10].ENA
rdreq => rdptr_g[9].ENA
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_ggc:wrptr_g1p.clock
wrclk => a_graycounter_fgc:wrptr_gp.clock
wrclk => altsyncram_saa1:fifo_ram.clock0
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => a_graycounter_ggc:wrptr_g1p.cnt_en
wrreq => a_graycounter_fgc:wrptr_gp.cnt_en
wrreq => altsyncram_saa1:fifo_ram.wren_a


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst15|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|a_graycounter_p96:rdptr_g1p
aclr => counter3a[10].IN0
aclr => counter3a[9].IN0
aclr => counter3a[8].IN0
aclr => counter3a[7].IN0
aclr => counter3a[6].IN0
aclr => counter3a[5].IN0
aclr => counter3a[4].IN0
aclr => counter3a[3].IN0
aclr => counter3a[2].IN0
aclr => counter3a[1].IN0
aclr => counter3a[0].IN0
aclr => parity1.IN0
aclr => sub_parity2a1.IN0
aclr => sub_parity2a0.IN0
clock => counter3a[10].CLK
clock => counter3a[9].CLK
clock => counter3a[8].CLK
clock => counter3a[7].CLK
clock => counter3a[6].CLK
clock => counter3a[5].CLK
clock => counter3a[4].CLK
clock => counter3a[3].CLK
clock => counter3a[2].CLK
clock => counter3a[1].CLK
clock => counter3a[0].CLK
clock => parity1.CLK
clock => sub_parity2a0.CLK
clock => sub_parity2a1.CLK
clock => sub_parity2a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter3a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter3a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter3a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter3a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter3a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter3a[10].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst15|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|a_graycounter_ggc:wrptr_g1p
aclr => counter4a1.IN0
aclr => counter4a0.IN0
aclr => parity5.IN0
aclr => sub_parity6a[2].IN0
aclr => sub_parity6a[1].IN0
aclr => sub_parity6a[0].IN0
clock => counter4a0.CLK
clock => counter4a1.CLK
clock => counter4a2.CLK
clock => counter4a3.CLK
clock => counter4a4.CLK
clock => counter4a5.CLK
clock => counter4a6.CLK
clock => counter4a7.CLK
clock => counter4a8.CLK
clock => counter4a9.CLK
clock => counter4a10.CLK
clock => parity5.CLK
clock => sub_parity6a[2].CLK
clock => sub_parity6a[1].CLK
clock => sub_parity6a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter4a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter4a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter4a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter4a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter4a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter4a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter4a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter4a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter4a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter4a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter4a10.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst15|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|a_graycounter_fgc:wrptr_gp
aclr => counter9a[10].IN0
aclr => counter9a[9].IN0
aclr => counter9a[8].IN0
aclr => counter9a[7].IN0
aclr => counter9a[6].IN0
aclr => counter9a[5].IN0
aclr => counter9a[4].IN0
aclr => counter9a[3].IN0
aclr => counter9a[2].IN0
aclr => counter9a[1].IN0
aclr => counter9a[0].IN0
aclr => parity7.IN0
aclr => sub_parity8a1.IN0
aclr => sub_parity8a0.IN0
clock => counter9a[10].CLK
clock => counter9a[9].CLK
clock => counter9a[8].CLK
clock => counter9a[7].CLK
clock => counter9a[6].CLK
clock => counter9a[5].CLK
clock => counter9a[4].CLK
clock => counter9a[3].CLK
clock => counter9a[2].CLK
clock => counter9a[1].CLK
clock => counter9a[0].CLK
clock => parity7.CLK
clock => sub_parity8a0.CLK
clock => sub_parity8a1.CLK
clock => sub_parity8a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter9a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter9a[10].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst15|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram
aclr1 => altsyncram_8hi1:altsyncram10.aclr1
address_a[0] => altsyncram_8hi1:altsyncram10.address_b[0]
address_a[1] => altsyncram_8hi1:altsyncram10.address_b[1]
address_a[2] => altsyncram_8hi1:altsyncram10.address_b[2]
address_a[3] => altsyncram_8hi1:altsyncram10.address_b[3]
address_a[4] => altsyncram_8hi1:altsyncram10.address_b[4]
address_a[5] => altsyncram_8hi1:altsyncram10.address_b[5]
address_a[6] => altsyncram_8hi1:altsyncram10.address_b[6]
address_a[7] => altsyncram_8hi1:altsyncram10.address_b[7]
address_a[8] => altsyncram_8hi1:altsyncram10.address_b[8]
address_a[9] => altsyncram_8hi1:altsyncram10.address_b[9]
address_b[0] => altsyncram_8hi1:altsyncram10.address_a[0]
address_b[1] => altsyncram_8hi1:altsyncram10.address_a[1]
address_b[2] => altsyncram_8hi1:altsyncram10.address_a[2]
address_b[3] => altsyncram_8hi1:altsyncram10.address_a[3]
address_b[4] => altsyncram_8hi1:altsyncram10.address_a[4]
address_b[5] => altsyncram_8hi1:altsyncram10.address_a[5]
address_b[6] => altsyncram_8hi1:altsyncram10.address_a[6]
address_b[7] => altsyncram_8hi1:altsyncram10.address_a[7]
address_b[8] => altsyncram_8hi1:altsyncram10.address_a[8]
address_b[9] => altsyncram_8hi1:altsyncram10.address_a[9]
addressstall_b => altsyncram_8hi1:altsyncram10.addressstall_a
clock0 => altsyncram_8hi1:altsyncram10.clock1
clock1 => altsyncram_8hi1:altsyncram10.clock0
clocken1 => altsyncram_8hi1:altsyncram10.clocken0
data_a[0] => altsyncram_8hi1:altsyncram10.data_b[0]
data_a[1] => altsyncram_8hi1:altsyncram10.data_b[1]
data_a[2] => altsyncram_8hi1:altsyncram10.data_b[2]
data_a[3] => altsyncram_8hi1:altsyncram10.data_b[3]
data_a[4] => altsyncram_8hi1:altsyncram10.data_b[4]
data_a[5] => altsyncram_8hi1:altsyncram10.data_b[5]
data_a[6] => altsyncram_8hi1:altsyncram10.data_b[6]
data_a[7] => altsyncram_8hi1:altsyncram10.data_b[7]
data_a[8] => altsyncram_8hi1:altsyncram10.data_b[8]
data_a[9] => altsyncram_8hi1:altsyncram10.data_b[9]
data_a[10] => altsyncram_8hi1:altsyncram10.data_b[10]
data_a[11] => altsyncram_8hi1:altsyncram10.data_b[11]
data_a[12] => altsyncram_8hi1:altsyncram10.data_b[12]
data_a[13] => altsyncram_8hi1:altsyncram10.data_b[13]
data_a[14] => altsyncram_8hi1:altsyncram10.data_b[14]
data_a[15] => altsyncram_8hi1:altsyncram10.data_b[15]
data_a[16] => altsyncram_8hi1:altsyncram10.data_b[16]
data_a[17] => altsyncram_8hi1:altsyncram10.data_b[17]
q_b[0] <= altsyncram_8hi1:altsyncram10.q_a[0]
q_b[1] <= altsyncram_8hi1:altsyncram10.q_a[1]
q_b[2] <= altsyncram_8hi1:altsyncram10.q_a[2]
q_b[3] <= altsyncram_8hi1:altsyncram10.q_a[3]
q_b[4] <= altsyncram_8hi1:altsyncram10.q_a[4]
q_b[5] <= altsyncram_8hi1:altsyncram10.q_a[5]
q_b[6] <= altsyncram_8hi1:altsyncram10.q_a[6]
q_b[7] <= altsyncram_8hi1:altsyncram10.q_a[7]
q_b[8] <= altsyncram_8hi1:altsyncram10.q_a[8]
q_b[9] <= altsyncram_8hi1:altsyncram10.q_a[9]
q_b[10] <= altsyncram_8hi1:altsyncram10.q_a[10]
q_b[11] <= altsyncram_8hi1:altsyncram10.q_a[11]
q_b[12] <= altsyncram_8hi1:altsyncram10.q_a[12]
q_b[13] <= altsyncram_8hi1:altsyncram10.q_a[13]
q_b[14] <= altsyncram_8hi1:altsyncram10.q_a[14]
q_b[15] <= altsyncram_8hi1:altsyncram10.q_a[15]
q_b[16] <= altsyncram_8hi1:altsyncram10.q_a[16]
q_b[17] <= altsyncram_8hi1:altsyncram10.q_a[17]
wren_a => altsyncram_8hi1:altsyncram10.clocken1
wren_a => altsyncram_8hi1:altsyncram10.wren_b


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst15|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram|altsyncram_8hi1:altsyncram10
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
aclr1 => ram_block11a32.CLR1
aclr1 => ram_block11a33.CLR1
aclr1 => ram_block11a34.CLR1
aclr1 => ram_block11a35.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[0] => ram_block11a32.PORTAADDR
address_a[0] => ram_block11a33.PORTAADDR
address_a[0] => ram_block11a34.PORTAADDR
address_a[0] => ram_block11a35.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[1] => ram_block11a32.PORTAADDR1
address_a[1] => ram_block11a33.PORTAADDR1
address_a[1] => ram_block11a34.PORTAADDR1
address_a[1] => ram_block11a35.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[2] => ram_block11a32.PORTAADDR2
address_a[2] => ram_block11a33.PORTAADDR2
address_a[2] => ram_block11a34.PORTAADDR2
address_a[2] => ram_block11a35.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[3] => ram_block11a32.PORTAADDR3
address_a[3] => ram_block11a33.PORTAADDR3
address_a[3] => ram_block11a34.PORTAADDR3
address_a[3] => ram_block11a35.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[4] => ram_block11a32.PORTAADDR4
address_a[4] => ram_block11a33.PORTAADDR4
address_a[4] => ram_block11a34.PORTAADDR4
address_a[4] => ram_block11a35.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[5] => ram_block11a32.PORTAADDR5
address_a[5] => ram_block11a33.PORTAADDR5
address_a[5] => ram_block11a34.PORTAADDR5
address_a[5] => ram_block11a35.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[6] => ram_block11a32.PORTAADDR6
address_a[6] => ram_block11a33.PORTAADDR6
address_a[6] => ram_block11a34.PORTAADDR6
address_a[6] => ram_block11a35.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[7] => ram_block11a25.PORTAADDR7
address_a[7] => ram_block11a26.PORTAADDR7
address_a[7] => ram_block11a27.PORTAADDR7
address_a[7] => ram_block11a28.PORTAADDR7
address_a[7] => ram_block11a29.PORTAADDR7
address_a[7] => ram_block11a30.PORTAADDR7
address_a[7] => ram_block11a31.PORTAADDR7
address_a[7] => ram_block11a32.PORTAADDR7
address_a[7] => ram_block11a33.PORTAADDR7
address_a[7] => ram_block11a34.PORTAADDR7
address_a[7] => ram_block11a35.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[8] => ram_block11a16.PORTAADDR8
address_a[8] => ram_block11a17.PORTAADDR8
address_a[8] => ram_block11a18.PORTAADDR8
address_a[8] => ram_block11a19.PORTAADDR8
address_a[8] => ram_block11a20.PORTAADDR8
address_a[8] => ram_block11a21.PORTAADDR8
address_a[8] => ram_block11a22.PORTAADDR8
address_a[8] => ram_block11a23.PORTAADDR8
address_a[8] => ram_block11a24.PORTAADDR8
address_a[8] => ram_block11a25.PORTAADDR8
address_a[8] => ram_block11a26.PORTAADDR8
address_a[8] => ram_block11a27.PORTAADDR8
address_a[8] => ram_block11a28.PORTAADDR8
address_a[8] => ram_block11a29.PORTAADDR8
address_a[8] => ram_block11a30.PORTAADDR8
address_a[8] => ram_block11a31.PORTAADDR8
address_a[8] => ram_block11a32.PORTAADDR8
address_a[8] => ram_block11a33.PORTAADDR8
address_a[8] => ram_block11a34.PORTAADDR8
address_a[8] => ram_block11a35.PORTAADDR8
address_a[9] => _.IN0
address_a[9] => addrstall_reg_a[0].DATAIN
address_a[9] => _.IN0
address_a[9] => addr_store_a[0].DATAIN
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[0] => ram_block11a32.PORTBADDR
address_b[0] => ram_block11a33.PORTBADDR
address_b[0] => ram_block11a34.PORTBADDR
address_b[0] => ram_block11a35.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[1] => ram_block11a32.PORTBADDR1
address_b[1] => ram_block11a33.PORTBADDR1
address_b[1] => ram_block11a34.PORTBADDR1
address_b[1] => ram_block11a35.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[2] => ram_block11a32.PORTBADDR2
address_b[2] => ram_block11a33.PORTBADDR2
address_b[2] => ram_block11a34.PORTBADDR2
address_b[2] => ram_block11a35.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[3] => ram_block11a32.PORTBADDR3
address_b[3] => ram_block11a33.PORTBADDR3
address_b[3] => ram_block11a34.PORTBADDR3
address_b[3] => ram_block11a35.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[4] => ram_block11a32.PORTBADDR4
address_b[4] => ram_block11a33.PORTBADDR4
address_b[4] => ram_block11a34.PORTBADDR4
address_b[4] => ram_block11a35.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[5] => ram_block11a32.PORTBADDR5
address_b[5] => ram_block11a33.PORTBADDR5
address_b[5] => ram_block11a34.PORTBADDR5
address_b[5] => ram_block11a35.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[6] => ram_block11a32.PORTBADDR6
address_b[6] => ram_block11a33.PORTBADDR6
address_b[6] => ram_block11a34.PORTBADDR6
address_b[6] => ram_block11a35.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[7] => ram_block11a25.PORTBADDR7
address_b[7] => ram_block11a26.PORTBADDR7
address_b[7] => ram_block11a27.PORTBADDR7
address_b[7] => ram_block11a28.PORTBADDR7
address_b[7] => ram_block11a29.PORTBADDR7
address_b[7] => ram_block11a30.PORTBADDR7
address_b[7] => ram_block11a31.PORTBADDR7
address_b[7] => ram_block11a32.PORTBADDR7
address_b[7] => ram_block11a33.PORTBADDR7
address_b[7] => ram_block11a34.PORTBADDR7
address_b[7] => ram_block11a35.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[8] => ram_block11a16.PORTBADDR8
address_b[8] => ram_block11a17.PORTBADDR8
address_b[8] => ram_block11a18.PORTBADDR8
address_b[8] => ram_block11a19.PORTBADDR8
address_b[8] => ram_block11a20.PORTBADDR8
address_b[8] => ram_block11a21.PORTBADDR8
address_b[8] => ram_block11a22.PORTBADDR8
address_b[8] => ram_block11a23.PORTBADDR8
address_b[8] => ram_block11a24.PORTBADDR8
address_b[8] => ram_block11a25.PORTBADDR8
address_b[8] => ram_block11a26.PORTBADDR8
address_b[8] => ram_block11a27.PORTBADDR8
address_b[8] => ram_block11a28.PORTBADDR8
address_b[8] => ram_block11a29.PORTBADDR8
address_b[8] => ram_block11a30.PORTBADDR8
address_b[8] => ram_block11a31.PORTBADDR8
address_b[8] => ram_block11a32.PORTBADDR8
address_b[8] => ram_block11a33.PORTBADDR8
address_b[8] => ram_block11a34.PORTBADDR8
address_b[8] => ram_block11a35.PORTBADDR8
address_b[9] => address_reg_b[0].DATAIN
address_b[9] => decode_o37:decode13.data[0]
address_b[9] => decode_o37:decode_b.data[0]
addressstall_a => addr_store_a[0].IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => addrstall_reg_a[0].IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => ram_block11a0.PORTAADDRSTALL
addressstall_a => ram_block11a1.PORTAADDRSTALL
addressstall_a => ram_block11a2.PORTAADDRSTALL
addressstall_a => ram_block11a3.PORTAADDRSTALL
addressstall_a => ram_block11a4.PORTAADDRSTALL
addressstall_a => ram_block11a5.PORTAADDRSTALL
addressstall_a => ram_block11a6.PORTAADDRSTALL
addressstall_a => ram_block11a7.PORTAADDRSTALL
addressstall_a => ram_block11a8.PORTAADDRSTALL
addressstall_a => ram_block11a9.PORTAADDRSTALL
addressstall_a => ram_block11a10.PORTAADDRSTALL
addressstall_a => ram_block11a11.PORTAADDRSTALL
addressstall_a => ram_block11a12.PORTAADDRSTALL
addressstall_a => ram_block11a13.PORTAADDRSTALL
addressstall_a => ram_block11a14.PORTAADDRSTALL
addressstall_a => ram_block11a15.PORTAADDRSTALL
addressstall_a => ram_block11a16.PORTAADDRSTALL
addressstall_a => ram_block11a17.PORTAADDRSTALL
addressstall_a => ram_block11a18.PORTAADDRSTALL
addressstall_a => ram_block11a19.PORTAADDRSTALL
addressstall_a => ram_block11a20.PORTAADDRSTALL
addressstall_a => ram_block11a21.PORTAADDRSTALL
addressstall_a => ram_block11a22.PORTAADDRSTALL
addressstall_a => ram_block11a23.PORTAADDRSTALL
addressstall_a => ram_block11a24.PORTAADDRSTALL
addressstall_a => ram_block11a25.PORTAADDRSTALL
addressstall_a => ram_block11a26.PORTAADDRSTALL
addressstall_a => ram_block11a27.PORTAADDRSTALL
addressstall_a => ram_block11a28.PORTAADDRSTALL
addressstall_a => ram_block11a29.PORTAADDRSTALL
addressstall_a => ram_block11a30.PORTAADDRSTALL
addressstall_a => ram_block11a31.PORTAADDRSTALL
addressstall_a => ram_block11a32.PORTAADDRSTALL
addressstall_a => ram_block11a33.PORTAADDRSTALL
addressstall_a => ram_block11a34.PORTAADDRSTALL
addressstall_a => ram_block11a35.PORTAADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock0 => ram_block11a32.CLK0
clock0 => ram_block11a33.CLK0
clock0 => ram_block11a34.CLK0
clock0 => ram_block11a35.CLK0
clock0 => addr_store_a[0].CLK
clock0 => address_reg_a[0].CLK
clock0 => addrstall_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clock1 => ram_block11a32.CLK1
clock1 => ram_block11a33.CLK1
clock1 => ram_block11a34.CLK1
clock1 => ram_block11a35.CLK1
clock1 => address_reg_b[0].CLK
clocken0 => ram_block11a0.ENA0
clocken0 => ram_block11a1.ENA0
clocken0 => ram_block11a2.ENA0
clocken0 => ram_block11a3.ENA0
clocken0 => ram_block11a4.ENA0
clocken0 => ram_block11a5.ENA0
clocken0 => ram_block11a6.ENA0
clocken0 => ram_block11a7.ENA0
clocken0 => ram_block11a8.ENA0
clocken0 => ram_block11a9.ENA0
clocken0 => ram_block11a10.ENA0
clocken0 => ram_block11a11.ENA0
clocken0 => ram_block11a12.ENA0
clocken0 => ram_block11a13.ENA0
clocken0 => ram_block11a14.ENA0
clocken0 => ram_block11a15.ENA0
clocken0 => ram_block11a16.ENA0
clocken0 => ram_block11a17.ENA0
clocken0 => ram_block11a18.ENA0
clocken0 => ram_block11a19.ENA0
clocken0 => ram_block11a20.ENA0
clocken0 => ram_block11a21.ENA0
clocken0 => ram_block11a22.ENA0
clocken0 => ram_block11a23.ENA0
clocken0 => ram_block11a24.ENA0
clocken0 => ram_block11a25.ENA0
clocken0 => ram_block11a26.ENA0
clocken0 => ram_block11a27.ENA0
clocken0 => ram_block11a28.ENA0
clocken0 => ram_block11a29.ENA0
clocken0 => ram_block11a30.ENA0
clocken0 => ram_block11a31.ENA0
clocken0 => ram_block11a32.ENA0
clocken0 => ram_block11a33.ENA0
clocken0 => ram_block11a34.ENA0
clocken0 => ram_block11a35.ENA0
clocken0 => out_address_reg_a[0].ENA
clocken1 => decode_o37:decode_b.enable
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block11a0.PORTADATAIN
data_a[0] => ram_block11a18.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[1] => ram_block11a19.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[2] => ram_block11a20.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[3] => ram_block11a21.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[4] => ram_block11a22.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[5] => ram_block11a23.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[6] => ram_block11a24.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[7] => ram_block11a25.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[8] => ram_block11a26.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[9] => ram_block11a27.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[10] => ram_block11a28.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[11] => ram_block11a29.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[12] => ram_block11a30.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[13] => ram_block11a31.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[14] => ram_block11a32.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[15] => ram_block11a33.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[16] => ram_block11a34.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[17] => ram_block11a35.PORTADATAIN
data_b[0] => ram_block11a0.PORTBDATAIN
data_b[0] => ram_block11a18.PORTBDATAIN
data_b[1] => ram_block11a1.PORTBDATAIN
data_b[1] => ram_block11a19.PORTBDATAIN
data_b[2] => ram_block11a2.PORTBDATAIN
data_b[2] => ram_block11a20.PORTBDATAIN
data_b[3] => ram_block11a3.PORTBDATAIN
data_b[3] => ram_block11a21.PORTBDATAIN
data_b[4] => ram_block11a4.PORTBDATAIN
data_b[4] => ram_block11a22.PORTBDATAIN
data_b[5] => ram_block11a5.PORTBDATAIN
data_b[5] => ram_block11a23.PORTBDATAIN
data_b[6] => ram_block11a6.PORTBDATAIN
data_b[6] => ram_block11a24.PORTBDATAIN
data_b[7] => ram_block11a7.PORTBDATAIN
data_b[7] => ram_block11a25.PORTBDATAIN
data_b[8] => ram_block11a8.PORTBDATAIN
data_b[8] => ram_block11a26.PORTBDATAIN
data_b[9] => ram_block11a9.PORTBDATAIN
data_b[9] => ram_block11a27.PORTBDATAIN
data_b[10] => ram_block11a10.PORTBDATAIN
data_b[10] => ram_block11a28.PORTBDATAIN
data_b[11] => ram_block11a11.PORTBDATAIN
data_b[11] => ram_block11a29.PORTBDATAIN
data_b[12] => ram_block11a12.PORTBDATAIN
data_b[12] => ram_block11a30.PORTBDATAIN
data_b[13] => ram_block11a13.PORTBDATAIN
data_b[13] => ram_block11a31.PORTBDATAIN
data_b[14] => ram_block11a14.PORTBDATAIN
data_b[14] => ram_block11a32.PORTBDATAIN
data_b[15] => ram_block11a15.PORTBDATAIN
data_b[15] => ram_block11a33.PORTBDATAIN
data_b[16] => ram_block11a16.PORTBDATAIN
data_b[16] => ram_block11a34.PORTBDATAIN
data_b[17] => ram_block11a17.PORTBDATAIN
data_b[17] => ram_block11a35.PORTBDATAIN
q_a[0] <= mux_pv7:mux14.result[0]
q_a[1] <= mux_pv7:mux14.result[1]
q_a[2] <= mux_pv7:mux14.result[2]
q_a[3] <= mux_pv7:mux14.result[3]
q_a[4] <= mux_pv7:mux14.result[4]
q_a[5] <= mux_pv7:mux14.result[5]
q_a[6] <= mux_pv7:mux14.result[6]
q_a[7] <= mux_pv7:mux14.result[7]
q_a[8] <= mux_pv7:mux14.result[8]
q_a[9] <= mux_pv7:mux14.result[9]
q_a[10] <= mux_pv7:mux14.result[10]
q_a[11] <= mux_pv7:mux14.result[11]
q_a[12] <= mux_pv7:mux14.result[12]
q_a[13] <= mux_pv7:mux14.result[13]
q_a[14] <= mux_pv7:mux14.result[14]
q_a[15] <= mux_pv7:mux14.result[15]
q_a[16] <= mux_pv7:mux14.result[16]
q_a[17] <= mux_pv7:mux14.result[17]
q_b[0] <= mux_pv7:mux15.result[0]
q_b[1] <= mux_pv7:mux15.result[1]
q_b[2] <= mux_pv7:mux15.result[2]
q_b[3] <= mux_pv7:mux15.result[3]
q_b[4] <= mux_pv7:mux15.result[4]
q_b[5] <= mux_pv7:mux15.result[5]
q_b[6] <= mux_pv7:mux15.result[6]
q_b[7] <= mux_pv7:mux15.result[7]
q_b[8] <= mux_pv7:mux15.result[8]
q_b[9] <= mux_pv7:mux15.result[9]
q_b[10] <= mux_pv7:mux15.result[10]
q_b[11] <= mux_pv7:mux15.result[11]
q_b[12] <= mux_pv7:mux15.result[12]
q_b[13] <= mux_pv7:mux15.result[13]
q_b[14] <= mux_pv7:mux15.result[14]
q_b[15] <= mux_pv7:mux15.result[15]
q_b[16] <= mux_pv7:mux15.result[16]
q_b[17] <= mux_pv7:mux15.result[17]
wren_a => decode_o37:decode12.enable
wren_b => decode_o37:decode13.enable


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst15|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram|altsyncram_8hi1:altsyncram10|decode_o37:decode12
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst15|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram|altsyncram_8hi1:altsyncram10|decode_o37:decode13
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst15|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram|altsyncram_8hi1:altsyncram10|decode_o37:decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst15|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram|altsyncram_8hi1:altsyncram10|mux_pv7:mux14
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[0].IN1
data[19] => result_node[1].IN1
data[20] => result_node[2].IN1
data[21] => result_node[3].IN1
data[22] => result_node[4].IN1
data[23] => result_node[5].IN1
data[24] => result_node[6].IN1
data[25] => result_node[7].IN1
data[26] => result_node[8].IN1
data[27] => result_node[9].IN1
data[28] => result_node[10].IN1
data[29] => result_node[11].IN1
data[30] => result_node[12].IN1
data[31] => result_node[13].IN1
data[32] => result_node[14].IN1
data[33] => result_node[15].IN1
data[34] => result_node[16].IN1
data[35] => result_node[17].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst15|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram|altsyncram_8hi1:altsyncram10|mux_pv7:mux15
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[0].IN1
data[19] => result_node[1].IN1
data[20] => result_node[2].IN1
data[21] => result_node[3].IN1
data[22] => result_node[4].IN1
data[23] => result_node[5].IN1
data[24] => result_node[6].IN1
data[25] => result_node[7].IN1
data[26] => result_node[8].IN1
data[27] => result_node[9].IN1
data[28] => result_node[10].IN1
data[29] => result_node[11].IN1
data[30] => result_node[12].IN1
data[31] => result_node[13].IN1
data[32] => result_node[14].IN1
data[33] => result_node[15].IN1
data[34] => result_node[16].IN1
data[35] => result_node[17].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst15|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst15|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|alt_synch_pipe_sdb:rs_dgwp
clock => dffpipe_qe9:dffpipe1.clock
clrn => dffpipe_qe9:dffpipe1.clrn
d[0] => dffpipe_qe9:dffpipe1.d[0]
d[1] => dffpipe_qe9:dffpipe1.d[1]
d[2] => dffpipe_qe9:dffpipe1.d[2]
d[3] => dffpipe_qe9:dffpipe1.d[3]
d[4] => dffpipe_qe9:dffpipe1.d[4]
d[5] => dffpipe_qe9:dffpipe1.d[5]
d[6] => dffpipe_qe9:dffpipe1.d[6]
d[7] => dffpipe_qe9:dffpipe1.d[7]
d[8] => dffpipe_qe9:dffpipe1.d[8]
d[9] => dffpipe_qe9:dffpipe1.d[9]
d[10] => dffpipe_qe9:dffpipe1.d[10]
q[0] <= dffpipe_qe9:dffpipe1.q[0]
q[1] <= dffpipe_qe9:dffpipe1.q[1]
q[2] <= dffpipe_qe9:dffpipe1.q[2]
q[3] <= dffpipe_qe9:dffpipe1.q[3]
q[4] <= dffpipe_qe9:dffpipe1.q[4]
q[5] <= dffpipe_qe9:dffpipe1.q[5]
q[6] <= dffpipe_qe9:dffpipe1.q[6]
q[7] <= dffpipe_qe9:dffpipe1.q[7]
q[8] <= dffpipe_qe9:dffpipe1.q[8]
q[9] <= dffpipe_qe9:dffpipe1.q[9]
q[10] <= dffpipe_qe9:dffpipe1.q[10]


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst15|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe1
clock => dffe2a[10].CLK
clock => dffe2a[9].CLK
clock => dffe2a[8].CLK
clock => dffe2a[7].CLK
clock => dffe2a[6].CLK
clock => dffe2a[5].CLK
clock => dffe2a[4].CLK
clock => dffe2a[3].CLK
clock => dffe2a[2].CLK
clock => dffe2a[1].CLK
clock => dffe2a[0].CLK
clock => dffe3a[10].CLK
clock => dffe3a[9].CLK
clock => dffe3a[8].CLK
clock => dffe3a[7].CLK
clock => dffe3a[6].CLK
clock => dffe3a[5].CLK
clock => dffe3a[4].CLK
clock => dffe3a[3].CLK
clock => dffe3a[2].CLK
clock => dffe3a[1].CLK
clock => dffe3a[0].CLK
clrn => dffe2a[10].ACLR
clrn => dffe2a[9].ACLR
clrn => dffe2a[8].ACLR
clrn => dffe2a[7].ACLR
clrn => dffe2a[6].ACLR
clrn => dffe2a[5].ACLR
clrn => dffe2a[4].ACLR
clrn => dffe2a[3].ACLR
clrn => dffe2a[2].ACLR
clrn => dffe2a[1].ACLR
clrn => dffe2a[0].ACLR
clrn => dffe3a[10].ACLR
clrn => dffe3a[9].ACLR
clrn => dffe3a[8].ACLR
clrn => dffe3a[7].ACLR
clrn => dffe3a[6].ACLR
clrn => dffe3a[5].ACLR
clrn => dffe3a[4].ACLR
clrn => dffe3a[3].ACLR
clrn => dffe3a[2].ACLR
clrn => dffe3a[1].ACLR
clrn => dffe3a[0].ACLR
d[0] => dffe2a[0].IN0
d[1] => dffe2a[1].IN0
d[2] => dffe2a[2].IN0
d[3] => dffe2a[3].IN0
d[4] => dffe2a[4].IN0
d[5] => dffe2a[5].IN0
d[6] => dffe2a[6].IN0
d[7] => dffe2a[7].IN0
d[8] => dffe2a[8].IN0
d[9] => dffe2a[9].IN0
d[10] => dffe2a[10].IN0
q[0] <= dffe3a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe3a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe3a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe3a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe3a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe3a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe3a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe3a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe3a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe3a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe3a[10].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst15|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_qe9:dffpipe4.clock
clrn => dffpipe_qe9:dffpipe4.clrn
d[0] => dffpipe_qe9:dffpipe4.d[0]
d[1] => dffpipe_qe9:dffpipe4.d[1]
d[2] => dffpipe_qe9:dffpipe4.d[2]
d[3] => dffpipe_qe9:dffpipe4.d[3]
d[4] => dffpipe_qe9:dffpipe4.d[4]
d[5] => dffpipe_qe9:dffpipe4.d[5]
d[6] => dffpipe_qe9:dffpipe4.d[6]
d[7] => dffpipe_qe9:dffpipe4.d[7]
d[8] => dffpipe_qe9:dffpipe4.d[8]
d[9] => dffpipe_qe9:dffpipe4.d[9]
d[10] => dffpipe_qe9:dffpipe4.d[10]
q[0] <= dffpipe_qe9:dffpipe4.q[0]
q[1] <= dffpipe_qe9:dffpipe4.q[1]
q[2] <= dffpipe_qe9:dffpipe4.q[2]
q[3] <= dffpipe_qe9:dffpipe4.q[3]
q[4] <= dffpipe_qe9:dffpipe4.q[4]
q[5] <= dffpipe_qe9:dffpipe4.q[5]
q[6] <= dffpipe_qe9:dffpipe4.q[6]
q[7] <= dffpipe_qe9:dffpipe4.q[7]
q[8] <= dffpipe_qe9:dffpipe4.q[8]
q[9] <= dffpipe_qe9:dffpipe4.q[9]
q[10] <= dffpipe_qe9:dffpipe4.q[10]


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst15|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe4
clock => dffe2a[10].CLK
clock => dffe2a[9].CLK
clock => dffe2a[8].CLK
clock => dffe2a[7].CLK
clock => dffe2a[6].CLK
clock => dffe2a[5].CLK
clock => dffe2a[4].CLK
clock => dffe2a[3].CLK
clock => dffe2a[2].CLK
clock => dffe2a[1].CLK
clock => dffe2a[0].CLK
clock => dffe3a[10].CLK
clock => dffe3a[9].CLK
clock => dffe3a[8].CLK
clock => dffe3a[7].CLK
clock => dffe3a[6].CLK
clock => dffe3a[5].CLK
clock => dffe3a[4].CLK
clock => dffe3a[3].CLK
clock => dffe3a[2].CLK
clock => dffe3a[1].CLK
clock => dffe3a[0].CLK
clrn => dffe2a[10].ACLR
clrn => dffe2a[9].ACLR
clrn => dffe2a[8].ACLR
clrn => dffe2a[7].ACLR
clrn => dffe2a[6].ACLR
clrn => dffe2a[5].ACLR
clrn => dffe2a[4].ACLR
clrn => dffe2a[3].ACLR
clrn => dffe2a[2].ACLR
clrn => dffe2a[1].ACLR
clrn => dffe2a[0].ACLR
clrn => dffe3a[10].ACLR
clrn => dffe3a[9].ACLR
clrn => dffe3a[8].ACLR
clrn => dffe3a[7].ACLR
clrn => dffe3a[6].ACLR
clrn => dffe3a[5].ACLR
clrn => dffe3a[4].ACLR
clrn => dffe3a[3].ACLR
clrn => dffe3a[2].ACLR
clrn => dffe3a[1].ACLR
clrn => dffe3a[0].ACLR
d[0] => dffe2a[0].IN0
d[1] => dffe2a[1].IN0
d[2] => dffe2a[2].IN0
d[3] => dffe2a[3].IN0
d[4] => dffe2a[4].IN0
d[5] => dffe2a[5].IN0
d[6] => dffe2a[6].IN0
d[7] => dffe2a[7].IN0
d[8] => dffe2a[8].IN0
d[9] => dffe2a[9].IN0
d[10] => dffe2a[10].IN0
q[0] <= dffe3a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe3a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe3a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe3a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe3a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe3a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe3a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe3a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe3a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe3a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe3a[10].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst15|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|cmpr_636:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst15|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|cmpr_636:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst15|shift18_par18:inst
Y[0] <= 38.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 31.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= 32.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= 33.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= 34.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= 35.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= 36.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= 37.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= 39.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= 40.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= 41.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= 42.DB_MAX_OUTPUT_PORT_TYPE
reset2 => 38.ACLR
reset2 => 24.ACLR
reset2 => 25.ACLR
reset2 => 27.ACLR
reset2 => 28.ACLR
reset2 => 29.ACLR
reset2 => 30.ACLR
reset2 => 32.ACLR
reset2 => 33.ACLR
reset2 => 34.ACLR
reset2 => 35.ACLR
reset2 => 36.ACLR
reset2 => 37.ACLR
reset2 => 39.ACLR
reset2 => 40.ACLR
reset2 => 41.ACLR
reset2 => 42.ACLR
reset2 => 31.ACLR
WR_RD => 38.CLK
WR_RD => 24.CLK
WR_RD => 25.CLK
WR_RD => 27.CLK
WR_RD => 28.CLK
WR_RD => 29.CLK
WR_RD => 30.CLK
WR_RD => 32.CLK
WR_RD => 33.CLK
WR_RD => 34.CLK
WR_RD => 35.CLK
WR_RD => 36.CLK
WR_RD => 37.CLK
WR_RD => 39.CLK
WR_RD => 40.CLK
WR_RD => 41.CLK
WR_RD => 42.CLK
WR_RD => 31.CLK
reset1 => 26.ACLR
reset1 => 7.ACLR
reset1 => 8.ACLR
reset1 => 9.ACLR
reset1 => 10.ACLR
reset1 => 11.ACLR
reset1 => 12.ACLR
reset1 => 14.ACLR
reset1 => 13.ACLR
reset1 => 15.ACLR
reset1 => 16.ACLR
reset1 => 17.ACLR
reset1 => 18.ACLR
reset1 => 19.ACLR
reset1 => 20.ACLR
reset1 => 21.ACLR
reset1 => 22.ACLR
reset1 => 23.ACLR
OUT18 => 26.CLK
OUT18 => 7.CLK
OUT18 => 8.CLK
OUT18 => 9.CLK
OUT18 => 10.CLK
OUT18 => 11.CLK
OUT18 => 12.CLK
OUT18 => 14.CLK
OUT18 => 13.CLK
OUT18 => 15.CLK
OUT18 => 16.CLK
OUT18 => 17.CLK
OUT18 => 18.CLK
OUT18 => 19.CLK
OUT18 => 20.CLK
OUT18 => 21.CLK
OUT18 => 22.CLK
OUT18 => 23.CLK
shiftin => 26.DATAIN


|program_CU_2018|blok_DATA_CDI_9des:inst10|oune1f:inst65
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst16
Y[0] <= buf18_29nov:inst26.Y[0]
Y[1] <= buf18_29nov:inst26.Y[1]
Y[2] <= buf18_29nov:inst26.Y[2]
Y[3] <= buf18_29nov:inst26.Y[3]
Y[4] <= buf18_29nov:inst26.Y[4]
Y[5] <= buf18_29nov:inst26.Y[5]
Y[6] <= buf18_29nov:inst26.Y[6]
Y[7] <= buf18_29nov:inst26.Y[7]
Y[8] <= buf18_29nov:inst26.Y[8]
Y[9] <= buf18_29nov:inst26.Y[9]
Y[10] <= buf18_29nov:inst26.Y[10]
Y[11] <= buf18_29nov:inst26.Y[11]
Y[12] <= buf18_29nov:inst26.Y[12]
Y[13] <= buf18_29nov:inst26.Y[13]
Y[14] <= buf18_29nov:inst26.Y[14]
Y[15] <= buf18_29nov:inst26.Y[15]
Y[16] <= buf18_29nov:inst26.Y[16]
Y[17] <= buf18_29nov:inst26.Y[17]
RD1 => buf18_29nov:inst26.GN
RD1 => my_fifo18:inst3.rdreq
WR1 => my_fifo18:inst3.wrreq
WRCLK => my_fifo18:inst3.wrclk
RDCLK => my_fifo18:inst3.rdclk
sbros => my_fifo18:inst3.aclr
DATA_TEST => shift18_par18:inst.shiftin
RESET1 => shift18_par18:inst.reset1
OUT18 => shift18_par18:inst.OUT18
RESETA => shift18_par18:inst.reset2
WR_RD => shift18_par18:inst.WR_RD
80meg => ~NO_FANOUT~
sinhro => ~NO_FANOUT~


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst16|buf18_29nov:inst26
Y[0] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= 32.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= 31.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= 33.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= 34.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= 35.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= 36.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= 37.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 28.DATAIN
A[1] => 19.DATAIN
A[2] => 21.DATAIN
A[3] => 20.DATAIN
A[4] => 22.DATAIN
A[5] => 23.DATAIN
A[6] => 24.DATAIN
A[7] => 25.DATAIN
A[8] => 26.DATAIN
A[9] => 30.DATAIN
A[10] => 32.DATAIN
A[11] => 31.DATAIN
A[12] => 33.DATAIN
A[13] => 34.DATAIN
A[14] => 35.DATAIN
A[15] => 36.DATAIN
A[16] => 29.DATAIN
A[17] => 37.DATAIN
GN => 28.OE
GN => 19.OE
GN => 21.OE
GN => 20.OE
GN => 22.OE
GN => 23.OE
GN => 24.OE
GN => 25.OE
GN => 26.OE
GN => 30.OE
GN => 32.OE
GN => 31.OE
GN => 33.OE
GN => 34.OE
GN => 35.OE
GN => 36.OE
GN => 29.OE
GN => 37.OE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst16|my_fifo18:inst3
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
data[16] => dcfifo:dcfifo_component.data[16]
data[17] => dcfifo:dcfifo_component.data[17]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
q[9] <= dcfifo:dcfifo_component.q[9]
q[10] <= dcfifo:dcfifo_component.q[10]
q[11] <= dcfifo:dcfifo_component.q[11]
q[12] <= dcfifo:dcfifo_component.q[12]
q[13] <= dcfifo:dcfifo_component.q[13]
q[14] <= dcfifo:dcfifo_component.q[14]
q[15] <= dcfifo:dcfifo_component.q[15]
q[16] <= dcfifo:dcfifo_component.q[16]
q[17] <= dcfifo:dcfifo_component.q[17]


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst16|my_fifo18:inst3|dcfifo:dcfifo_component
data[0] => dcfifo_hrr1:auto_generated.data[0]
data[1] => dcfifo_hrr1:auto_generated.data[1]
data[2] => dcfifo_hrr1:auto_generated.data[2]
data[3] => dcfifo_hrr1:auto_generated.data[3]
data[4] => dcfifo_hrr1:auto_generated.data[4]
data[5] => dcfifo_hrr1:auto_generated.data[5]
data[6] => dcfifo_hrr1:auto_generated.data[6]
data[7] => dcfifo_hrr1:auto_generated.data[7]
data[8] => dcfifo_hrr1:auto_generated.data[8]
data[9] => dcfifo_hrr1:auto_generated.data[9]
data[10] => dcfifo_hrr1:auto_generated.data[10]
data[11] => dcfifo_hrr1:auto_generated.data[11]
data[12] => dcfifo_hrr1:auto_generated.data[12]
data[13] => dcfifo_hrr1:auto_generated.data[13]
data[14] => dcfifo_hrr1:auto_generated.data[14]
data[15] => dcfifo_hrr1:auto_generated.data[15]
data[16] => dcfifo_hrr1:auto_generated.data[16]
data[17] => dcfifo_hrr1:auto_generated.data[17]
q[0] <= dcfifo_hrr1:auto_generated.q[0]
q[1] <= dcfifo_hrr1:auto_generated.q[1]
q[2] <= dcfifo_hrr1:auto_generated.q[2]
q[3] <= dcfifo_hrr1:auto_generated.q[3]
q[4] <= dcfifo_hrr1:auto_generated.q[4]
q[5] <= dcfifo_hrr1:auto_generated.q[5]
q[6] <= dcfifo_hrr1:auto_generated.q[6]
q[7] <= dcfifo_hrr1:auto_generated.q[7]
q[8] <= dcfifo_hrr1:auto_generated.q[8]
q[9] <= dcfifo_hrr1:auto_generated.q[9]
q[10] <= dcfifo_hrr1:auto_generated.q[10]
q[11] <= dcfifo_hrr1:auto_generated.q[11]
q[12] <= dcfifo_hrr1:auto_generated.q[12]
q[13] <= dcfifo_hrr1:auto_generated.q[13]
q[14] <= dcfifo_hrr1:auto_generated.q[14]
q[15] <= dcfifo_hrr1:auto_generated.q[15]
q[16] <= dcfifo_hrr1:auto_generated.q[16]
q[17] <= dcfifo_hrr1:auto_generated.q[17]
rdclk => dcfifo_hrr1:auto_generated.rdclk
rdreq => dcfifo_hrr1:auto_generated.rdreq
wrclk => dcfifo_hrr1:auto_generated.wrclk
wrreq => dcfifo_hrr1:auto_generated.wrreq
aclr => dcfifo_hrr1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst16|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated
aclr => a_graycounter_ggc:wrptr_g1p.aclr
aclr => a_graycounter_fgc:wrptr_gp.aclr
aclr => altsyncram_saa1:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdptr_g[10].IN0
aclr => rs_dgwp_reg[10].IN0
aclr => ws_dgrp_reg[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_saa1:fifo_ram.data_a[0]
data[1] => altsyncram_saa1:fifo_ram.data_a[1]
data[2] => altsyncram_saa1:fifo_ram.data_a[2]
data[3] => altsyncram_saa1:fifo_ram.data_a[3]
data[4] => altsyncram_saa1:fifo_ram.data_a[4]
data[5] => altsyncram_saa1:fifo_ram.data_a[5]
data[6] => altsyncram_saa1:fifo_ram.data_a[6]
data[7] => altsyncram_saa1:fifo_ram.data_a[7]
data[8] => altsyncram_saa1:fifo_ram.data_a[8]
data[9] => altsyncram_saa1:fifo_ram.data_a[9]
data[10] => altsyncram_saa1:fifo_ram.data_a[10]
data[11] => altsyncram_saa1:fifo_ram.data_a[11]
data[12] => altsyncram_saa1:fifo_ram.data_a[12]
data[13] => altsyncram_saa1:fifo_ram.data_a[13]
data[14] => altsyncram_saa1:fifo_ram.data_a[14]
data[15] => altsyncram_saa1:fifo_ram.data_a[15]
data[16] => altsyncram_saa1:fifo_ram.data_a[16]
data[17] => altsyncram_saa1:fifo_ram.data_a[17]
q[0] <= altsyncram_saa1:fifo_ram.q_b[0]
q[1] <= altsyncram_saa1:fifo_ram.q_b[1]
q[2] <= altsyncram_saa1:fifo_ram.q_b[2]
q[3] <= altsyncram_saa1:fifo_ram.q_b[3]
q[4] <= altsyncram_saa1:fifo_ram.q_b[4]
q[5] <= altsyncram_saa1:fifo_ram.q_b[5]
q[6] <= altsyncram_saa1:fifo_ram.q_b[6]
q[7] <= altsyncram_saa1:fifo_ram.q_b[7]
q[8] <= altsyncram_saa1:fifo_ram.q_b[8]
q[9] <= altsyncram_saa1:fifo_ram.q_b[9]
q[10] <= altsyncram_saa1:fifo_ram.q_b[10]
q[11] <= altsyncram_saa1:fifo_ram.q_b[11]
q[12] <= altsyncram_saa1:fifo_ram.q_b[12]
q[13] <= altsyncram_saa1:fifo_ram.q_b[13]
q[14] <= altsyncram_saa1:fifo_ram.q_b[14]
q[15] <= altsyncram_saa1:fifo_ram.q_b[15]
q[16] <= altsyncram_saa1:fifo_ram.q_b[16]
q[17] <= altsyncram_saa1:fifo_ram.q_b[17]
rdclk => a_graycounter_p96:rdptr_g1p.clock
rdclk => altsyncram_saa1:fifo_ram.clock1
rdclk => _.IN0
rdclk => alt_synch_pipe_sdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdreq => altsyncram_saa1:fifo_ram.clocken1
rdreq => rdcnt_addr_ena.IN0
rdreq => rdptr_g[10].ENA
rdreq => rdptr_g[9].ENA
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_ggc:wrptr_g1p.clock
wrclk => a_graycounter_fgc:wrptr_gp.clock
wrclk => altsyncram_saa1:fifo_ram.clock0
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => a_graycounter_ggc:wrptr_g1p.cnt_en
wrreq => a_graycounter_fgc:wrptr_gp.cnt_en
wrreq => altsyncram_saa1:fifo_ram.wren_a


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst16|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|a_graycounter_p96:rdptr_g1p
aclr => counter3a[10].IN0
aclr => counter3a[9].IN0
aclr => counter3a[8].IN0
aclr => counter3a[7].IN0
aclr => counter3a[6].IN0
aclr => counter3a[5].IN0
aclr => counter3a[4].IN0
aclr => counter3a[3].IN0
aclr => counter3a[2].IN0
aclr => counter3a[1].IN0
aclr => counter3a[0].IN0
aclr => parity1.IN0
aclr => sub_parity2a1.IN0
aclr => sub_parity2a0.IN0
clock => counter3a[10].CLK
clock => counter3a[9].CLK
clock => counter3a[8].CLK
clock => counter3a[7].CLK
clock => counter3a[6].CLK
clock => counter3a[5].CLK
clock => counter3a[4].CLK
clock => counter3a[3].CLK
clock => counter3a[2].CLK
clock => counter3a[1].CLK
clock => counter3a[0].CLK
clock => parity1.CLK
clock => sub_parity2a0.CLK
clock => sub_parity2a1.CLK
clock => sub_parity2a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter3a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter3a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter3a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter3a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter3a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter3a[10].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst16|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|a_graycounter_ggc:wrptr_g1p
aclr => counter4a1.IN0
aclr => counter4a0.IN0
aclr => parity5.IN0
aclr => sub_parity6a[2].IN0
aclr => sub_parity6a[1].IN0
aclr => sub_parity6a[0].IN0
clock => counter4a0.CLK
clock => counter4a1.CLK
clock => counter4a2.CLK
clock => counter4a3.CLK
clock => counter4a4.CLK
clock => counter4a5.CLK
clock => counter4a6.CLK
clock => counter4a7.CLK
clock => counter4a8.CLK
clock => counter4a9.CLK
clock => counter4a10.CLK
clock => parity5.CLK
clock => sub_parity6a[2].CLK
clock => sub_parity6a[1].CLK
clock => sub_parity6a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter4a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter4a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter4a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter4a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter4a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter4a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter4a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter4a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter4a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter4a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter4a10.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst16|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|a_graycounter_fgc:wrptr_gp
aclr => counter9a[10].IN0
aclr => counter9a[9].IN0
aclr => counter9a[8].IN0
aclr => counter9a[7].IN0
aclr => counter9a[6].IN0
aclr => counter9a[5].IN0
aclr => counter9a[4].IN0
aclr => counter9a[3].IN0
aclr => counter9a[2].IN0
aclr => counter9a[1].IN0
aclr => counter9a[0].IN0
aclr => parity7.IN0
aclr => sub_parity8a1.IN0
aclr => sub_parity8a0.IN0
clock => counter9a[10].CLK
clock => counter9a[9].CLK
clock => counter9a[8].CLK
clock => counter9a[7].CLK
clock => counter9a[6].CLK
clock => counter9a[5].CLK
clock => counter9a[4].CLK
clock => counter9a[3].CLK
clock => counter9a[2].CLK
clock => counter9a[1].CLK
clock => counter9a[0].CLK
clock => parity7.CLK
clock => sub_parity8a0.CLK
clock => sub_parity8a1.CLK
clock => sub_parity8a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter9a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter9a[10].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst16|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram
aclr1 => altsyncram_8hi1:altsyncram10.aclr1
address_a[0] => altsyncram_8hi1:altsyncram10.address_b[0]
address_a[1] => altsyncram_8hi1:altsyncram10.address_b[1]
address_a[2] => altsyncram_8hi1:altsyncram10.address_b[2]
address_a[3] => altsyncram_8hi1:altsyncram10.address_b[3]
address_a[4] => altsyncram_8hi1:altsyncram10.address_b[4]
address_a[5] => altsyncram_8hi1:altsyncram10.address_b[5]
address_a[6] => altsyncram_8hi1:altsyncram10.address_b[6]
address_a[7] => altsyncram_8hi1:altsyncram10.address_b[7]
address_a[8] => altsyncram_8hi1:altsyncram10.address_b[8]
address_a[9] => altsyncram_8hi1:altsyncram10.address_b[9]
address_b[0] => altsyncram_8hi1:altsyncram10.address_a[0]
address_b[1] => altsyncram_8hi1:altsyncram10.address_a[1]
address_b[2] => altsyncram_8hi1:altsyncram10.address_a[2]
address_b[3] => altsyncram_8hi1:altsyncram10.address_a[3]
address_b[4] => altsyncram_8hi1:altsyncram10.address_a[4]
address_b[5] => altsyncram_8hi1:altsyncram10.address_a[5]
address_b[6] => altsyncram_8hi1:altsyncram10.address_a[6]
address_b[7] => altsyncram_8hi1:altsyncram10.address_a[7]
address_b[8] => altsyncram_8hi1:altsyncram10.address_a[8]
address_b[9] => altsyncram_8hi1:altsyncram10.address_a[9]
addressstall_b => altsyncram_8hi1:altsyncram10.addressstall_a
clock0 => altsyncram_8hi1:altsyncram10.clock1
clock1 => altsyncram_8hi1:altsyncram10.clock0
clocken1 => altsyncram_8hi1:altsyncram10.clocken0
data_a[0] => altsyncram_8hi1:altsyncram10.data_b[0]
data_a[1] => altsyncram_8hi1:altsyncram10.data_b[1]
data_a[2] => altsyncram_8hi1:altsyncram10.data_b[2]
data_a[3] => altsyncram_8hi1:altsyncram10.data_b[3]
data_a[4] => altsyncram_8hi1:altsyncram10.data_b[4]
data_a[5] => altsyncram_8hi1:altsyncram10.data_b[5]
data_a[6] => altsyncram_8hi1:altsyncram10.data_b[6]
data_a[7] => altsyncram_8hi1:altsyncram10.data_b[7]
data_a[8] => altsyncram_8hi1:altsyncram10.data_b[8]
data_a[9] => altsyncram_8hi1:altsyncram10.data_b[9]
data_a[10] => altsyncram_8hi1:altsyncram10.data_b[10]
data_a[11] => altsyncram_8hi1:altsyncram10.data_b[11]
data_a[12] => altsyncram_8hi1:altsyncram10.data_b[12]
data_a[13] => altsyncram_8hi1:altsyncram10.data_b[13]
data_a[14] => altsyncram_8hi1:altsyncram10.data_b[14]
data_a[15] => altsyncram_8hi1:altsyncram10.data_b[15]
data_a[16] => altsyncram_8hi1:altsyncram10.data_b[16]
data_a[17] => altsyncram_8hi1:altsyncram10.data_b[17]
q_b[0] <= altsyncram_8hi1:altsyncram10.q_a[0]
q_b[1] <= altsyncram_8hi1:altsyncram10.q_a[1]
q_b[2] <= altsyncram_8hi1:altsyncram10.q_a[2]
q_b[3] <= altsyncram_8hi1:altsyncram10.q_a[3]
q_b[4] <= altsyncram_8hi1:altsyncram10.q_a[4]
q_b[5] <= altsyncram_8hi1:altsyncram10.q_a[5]
q_b[6] <= altsyncram_8hi1:altsyncram10.q_a[6]
q_b[7] <= altsyncram_8hi1:altsyncram10.q_a[7]
q_b[8] <= altsyncram_8hi1:altsyncram10.q_a[8]
q_b[9] <= altsyncram_8hi1:altsyncram10.q_a[9]
q_b[10] <= altsyncram_8hi1:altsyncram10.q_a[10]
q_b[11] <= altsyncram_8hi1:altsyncram10.q_a[11]
q_b[12] <= altsyncram_8hi1:altsyncram10.q_a[12]
q_b[13] <= altsyncram_8hi1:altsyncram10.q_a[13]
q_b[14] <= altsyncram_8hi1:altsyncram10.q_a[14]
q_b[15] <= altsyncram_8hi1:altsyncram10.q_a[15]
q_b[16] <= altsyncram_8hi1:altsyncram10.q_a[16]
q_b[17] <= altsyncram_8hi1:altsyncram10.q_a[17]
wren_a => altsyncram_8hi1:altsyncram10.clocken1
wren_a => altsyncram_8hi1:altsyncram10.wren_b


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst16|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram|altsyncram_8hi1:altsyncram10
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
aclr1 => ram_block11a32.CLR1
aclr1 => ram_block11a33.CLR1
aclr1 => ram_block11a34.CLR1
aclr1 => ram_block11a35.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[0] => ram_block11a32.PORTAADDR
address_a[0] => ram_block11a33.PORTAADDR
address_a[0] => ram_block11a34.PORTAADDR
address_a[0] => ram_block11a35.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[1] => ram_block11a32.PORTAADDR1
address_a[1] => ram_block11a33.PORTAADDR1
address_a[1] => ram_block11a34.PORTAADDR1
address_a[1] => ram_block11a35.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[2] => ram_block11a32.PORTAADDR2
address_a[2] => ram_block11a33.PORTAADDR2
address_a[2] => ram_block11a34.PORTAADDR2
address_a[2] => ram_block11a35.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[3] => ram_block11a32.PORTAADDR3
address_a[3] => ram_block11a33.PORTAADDR3
address_a[3] => ram_block11a34.PORTAADDR3
address_a[3] => ram_block11a35.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[4] => ram_block11a32.PORTAADDR4
address_a[4] => ram_block11a33.PORTAADDR4
address_a[4] => ram_block11a34.PORTAADDR4
address_a[4] => ram_block11a35.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[5] => ram_block11a32.PORTAADDR5
address_a[5] => ram_block11a33.PORTAADDR5
address_a[5] => ram_block11a34.PORTAADDR5
address_a[5] => ram_block11a35.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[6] => ram_block11a32.PORTAADDR6
address_a[6] => ram_block11a33.PORTAADDR6
address_a[6] => ram_block11a34.PORTAADDR6
address_a[6] => ram_block11a35.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[7] => ram_block11a25.PORTAADDR7
address_a[7] => ram_block11a26.PORTAADDR7
address_a[7] => ram_block11a27.PORTAADDR7
address_a[7] => ram_block11a28.PORTAADDR7
address_a[7] => ram_block11a29.PORTAADDR7
address_a[7] => ram_block11a30.PORTAADDR7
address_a[7] => ram_block11a31.PORTAADDR7
address_a[7] => ram_block11a32.PORTAADDR7
address_a[7] => ram_block11a33.PORTAADDR7
address_a[7] => ram_block11a34.PORTAADDR7
address_a[7] => ram_block11a35.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[8] => ram_block11a16.PORTAADDR8
address_a[8] => ram_block11a17.PORTAADDR8
address_a[8] => ram_block11a18.PORTAADDR8
address_a[8] => ram_block11a19.PORTAADDR8
address_a[8] => ram_block11a20.PORTAADDR8
address_a[8] => ram_block11a21.PORTAADDR8
address_a[8] => ram_block11a22.PORTAADDR8
address_a[8] => ram_block11a23.PORTAADDR8
address_a[8] => ram_block11a24.PORTAADDR8
address_a[8] => ram_block11a25.PORTAADDR8
address_a[8] => ram_block11a26.PORTAADDR8
address_a[8] => ram_block11a27.PORTAADDR8
address_a[8] => ram_block11a28.PORTAADDR8
address_a[8] => ram_block11a29.PORTAADDR8
address_a[8] => ram_block11a30.PORTAADDR8
address_a[8] => ram_block11a31.PORTAADDR8
address_a[8] => ram_block11a32.PORTAADDR8
address_a[8] => ram_block11a33.PORTAADDR8
address_a[8] => ram_block11a34.PORTAADDR8
address_a[8] => ram_block11a35.PORTAADDR8
address_a[9] => _.IN0
address_a[9] => addrstall_reg_a[0].DATAIN
address_a[9] => _.IN0
address_a[9] => addr_store_a[0].DATAIN
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[0] => ram_block11a32.PORTBADDR
address_b[0] => ram_block11a33.PORTBADDR
address_b[0] => ram_block11a34.PORTBADDR
address_b[0] => ram_block11a35.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[1] => ram_block11a32.PORTBADDR1
address_b[1] => ram_block11a33.PORTBADDR1
address_b[1] => ram_block11a34.PORTBADDR1
address_b[1] => ram_block11a35.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[2] => ram_block11a32.PORTBADDR2
address_b[2] => ram_block11a33.PORTBADDR2
address_b[2] => ram_block11a34.PORTBADDR2
address_b[2] => ram_block11a35.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[3] => ram_block11a32.PORTBADDR3
address_b[3] => ram_block11a33.PORTBADDR3
address_b[3] => ram_block11a34.PORTBADDR3
address_b[3] => ram_block11a35.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[4] => ram_block11a32.PORTBADDR4
address_b[4] => ram_block11a33.PORTBADDR4
address_b[4] => ram_block11a34.PORTBADDR4
address_b[4] => ram_block11a35.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[5] => ram_block11a32.PORTBADDR5
address_b[5] => ram_block11a33.PORTBADDR5
address_b[5] => ram_block11a34.PORTBADDR5
address_b[5] => ram_block11a35.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[6] => ram_block11a32.PORTBADDR6
address_b[6] => ram_block11a33.PORTBADDR6
address_b[6] => ram_block11a34.PORTBADDR6
address_b[6] => ram_block11a35.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[7] => ram_block11a25.PORTBADDR7
address_b[7] => ram_block11a26.PORTBADDR7
address_b[7] => ram_block11a27.PORTBADDR7
address_b[7] => ram_block11a28.PORTBADDR7
address_b[7] => ram_block11a29.PORTBADDR7
address_b[7] => ram_block11a30.PORTBADDR7
address_b[7] => ram_block11a31.PORTBADDR7
address_b[7] => ram_block11a32.PORTBADDR7
address_b[7] => ram_block11a33.PORTBADDR7
address_b[7] => ram_block11a34.PORTBADDR7
address_b[7] => ram_block11a35.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[8] => ram_block11a16.PORTBADDR8
address_b[8] => ram_block11a17.PORTBADDR8
address_b[8] => ram_block11a18.PORTBADDR8
address_b[8] => ram_block11a19.PORTBADDR8
address_b[8] => ram_block11a20.PORTBADDR8
address_b[8] => ram_block11a21.PORTBADDR8
address_b[8] => ram_block11a22.PORTBADDR8
address_b[8] => ram_block11a23.PORTBADDR8
address_b[8] => ram_block11a24.PORTBADDR8
address_b[8] => ram_block11a25.PORTBADDR8
address_b[8] => ram_block11a26.PORTBADDR8
address_b[8] => ram_block11a27.PORTBADDR8
address_b[8] => ram_block11a28.PORTBADDR8
address_b[8] => ram_block11a29.PORTBADDR8
address_b[8] => ram_block11a30.PORTBADDR8
address_b[8] => ram_block11a31.PORTBADDR8
address_b[8] => ram_block11a32.PORTBADDR8
address_b[8] => ram_block11a33.PORTBADDR8
address_b[8] => ram_block11a34.PORTBADDR8
address_b[8] => ram_block11a35.PORTBADDR8
address_b[9] => address_reg_b[0].DATAIN
address_b[9] => decode_o37:decode13.data[0]
address_b[9] => decode_o37:decode_b.data[0]
addressstall_a => addr_store_a[0].IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => addrstall_reg_a[0].IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => ram_block11a0.PORTAADDRSTALL
addressstall_a => ram_block11a1.PORTAADDRSTALL
addressstall_a => ram_block11a2.PORTAADDRSTALL
addressstall_a => ram_block11a3.PORTAADDRSTALL
addressstall_a => ram_block11a4.PORTAADDRSTALL
addressstall_a => ram_block11a5.PORTAADDRSTALL
addressstall_a => ram_block11a6.PORTAADDRSTALL
addressstall_a => ram_block11a7.PORTAADDRSTALL
addressstall_a => ram_block11a8.PORTAADDRSTALL
addressstall_a => ram_block11a9.PORTAADDRSTALL
addressstall_a => ram_block11a10.PORTAADDRSTALL
addressstall_a => ram_block11a11.PORTAADDRSTALL
addressstall_a => ram_block11a12.PORTAADDRSTALL
addressstall_a => ram_block11a13.PORTAADDRSTALL
addressstall_a => ram_block11a14.PORTAADDRSTALL
addressstall_a => ram_block11a15.PORTAADDRSTALL
addressstall_a => ram_block11a16.PORTAADDRSTALL
addressstall_a => ram_block11a17.PORTAADDRSTALL
addressstall_a => ram_block11a18.PORTAADDRSTALL
addressstall_a => ram_block11a19.PORTAADDRSTALL
addressstall_a => ram_block11a20.PORTAADDRSTALL
addressstall_a => ram_block11a21.PORTAADDRSTALL
addressstall_a => ram_block11a22.PORTAADDRSTALL
addressstall_a => ram_block11a23.PORTAADDRSTALL
addressstall_a => ram_block11a24.PORTAADDRSTALL
addressstall_a => ram_block11a25.PORTAADDRSTALL
addressstall_a => ram_block11a26.PORTAADDRSTALL
addressstall_a => ram_block11a27.PORTAADDRSTALL
addressstall_a => ram_block11a28.PORTAADDRSTALL
addressstall_a => ram_block11a29.PORTAADDRSTALL
addressstall_a => ram_block11a30.PORTAADDRSTALL
addressstall_a => ram_block11a31.PORTAADDRSTALL
addressstall_a => ram_block11a32.PORTAADDRSTALL
addressstall_a => ram_block11a33.PORTAADDRSTALL
addressstall_a => ram_block11a34.PORTAADDRSTALL
addressstall_a => ram_block11a35.PORTAADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock0 => ram_block11a32.CLK0
clock0 => ram_block11a33.CLK0
clock0 => ram_block11a34.CLK0
clock0 => ram_block11a35.CLK0
clock0 => addr_store_a[0].CLK
clock0 => address_reg_a[0].CLK
clock0 => addrstall_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clock1 => ram_block11a32.CLK1
clock1 => ram_block11a33.CLK1
clock1 => ram_block11a34.CLK1
clock1 => ram_block11a35.CLK1
clock1 => address_reg_b[0].CLK
clocken0 => ram_block11a0.ENA0
clocken0 => ram_block11a1.ENA0
clocken0 => ram_block11a2.ENA0
clocken0 => ram_block11a3.ENA0
clocken0 => ram_block11a4.ENA0
clocken0 => ram_block11a5.ENA0
clocken0 => ram_block11a6.ENA0
clocken0 => ram_block11a7.ENA0
clocken0 => ram_block11a8.ENA0
clocken0 => ram_block11a9.ENA0
clocken0 => ram_block11a10.ENA0
clocken0 => ram_block11a11.ENA0
clocken0 => ram_block11a12.ENA0
clocken0 => ram_block11a13.ENA0
clocken0 => ram_block11a14.ENA0
clocken0 => ram_block11a15.ENA0
clocken0 => ram_block11a16.ENA0
clocken0 => ram_block11a17.ENA0
clocken0 => ram_block11a18.ENA0
clocken0 => ram_block11a19.ENA0
clocken0 => ram_block11a20.ENA0
clocken0 => ram_block11a21.ENA0
clocken0 => ram_block11a22.ENA0
clocken0 => ram_block11a23.ENA0
clocken0 => ram_block11a24.ENA0
clocken0 => ram_block11a25.ENA0
clocken0 => ram_block11a26.ENA0
clocken0 => ram_block11a27.ENA0
clocken0 => ram_block11a28.ENA0
clocken0 => ram_block11a29.ENA0
clocken0 => ram_block11a30.ENA0
clocken0 => ram_block11a31.ENA0
clocken0 => ram_block11a32.ENA0
clocken0 => ram_block11a33.ENA0
clocken0 => ram_block11a34.ENA0
clocken0 => ram_block11a35.ENA0
clocken0 => out_address_reg_a[0].ENA
clocken1 => decode_o37:decode_b.enable
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block11a0.PORTADATAIN
data_a[0] => ram_block11a18.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[1] => ram_block11a19.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[2] => ram_block11a20.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[3] => ram_block11a21.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[4] => ram_block11a22.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[5] => ram_block11a23.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[6] => ram_block11a24.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[7] => ram_block11a25.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[8] => ram_block11a26.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[9] => ram_block11a27.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[10] => ram_block11a28.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[11] => ram_block11a29.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[12] => ram_block11a30.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[13] => ram_block11a31.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[14] => ram_block11a32.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[15] => ram_block11a33.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[16] => ram_block11a34.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[17] => ram_block11a35.PORTADATAIN
data_b[0] => ram_block11a0.PORTBDATAIN
data_b[0] => ram_block11a18.PORTBDATAIN
data_b[1] => ram_block11a1.PORTBDATAIN
data_b[1] => ram_block11a19.PORTBDATAIN
data_b[2] => ram_block11a2.PORTBDATAIN
data_b[2] => ram_block11a20.PORTBDATAIN
data_b[3] => ram_block11a3.PORTBDATAIN
data_b[3] => ram_block11a21.PORTBDATAIN
data_b[4] => ram_block11a4.PORTBDATAIN
data_b[4] => ram_block11a22.PORTBDATAIN
data_b[5] => ram_block11a5.PORTBDATAIN
data_b[5] => ram_block11a23.PORTBDATAIN
data_b[6] => ram_block11a6.PORTBDATAIN
data_b[6] => ram_block11a24.PORTBDATAIN
data_b[7] => ram_block11a7.PORTBDATAIN
data_b[7] => ram_block11a25.PORTBDATAIN
data_b[8] => ram_block11a8.PORTBDATAIN
data_b[8] => ram_block11a26.PORTBDATAIN
data_b[9] => ram_block11a9.PORTBDATAIN
data_b[9] => ram_block11a27.PORTBDATAIN
data_b[10] => ram_block11a10.PORTBDATAIN
data_b[10] => ram_block11a28.PORTBDATAIN
data_b[11] => ram_block11a11.PORTBDATAIN
data_b[11] => ram_block11a29.PORTBDATAIN
data_b[12] => ram_block11a12.PORTBDATAIN
data_b[12] => ram_block11a30.PORTBDATAIN
data_b[13] => ram_block11a13.PORTBDATAIN
data_b[13] => ram_block11a31.PORTBDATAIN
data_b[14] => ram_block11a14.PORTBDATAIN
data_b[14] => ram_block11a32.PORTBDATAIN
data_b[15] => ram_block11a15.PORTBDATAIN
data_b[15] => ram_block11a33.PORTBDATAIN
data_b[16] => ram_block11a16.PORTBDATAIN
data_b[16] => ram_block11a34.PORTBDATAIN
data_b[17] => ram_block11a17.PORTBDATAIN
data_b[17] => ram_block11a35.PORTBDATAIN
q_a[0] <= mux_pv7:mux14.result[0]
q_a[1] <= mux_pv7:mux14.result[1]
q_a[2] <= mux_pv7:mux14.result[2]
q_a[3] <= mux_pv7:mux14.result[3]
q_a[4] <= mux_pv7:mux14.result[4]
q_a[5] <= mux_pv7:mux14.result[5]
q_a[6] <= mux_pv7:mux14.result[6]
q_a[7] <= mux_pv7:mux14.result[7]
q_a[8] <= mux_pv7:mux14.result[8]
q_a[9] <= mux_pv7:mux14.result[9]
q_a[10] <= mux_pv7:mux14.result[10]
q_a[11] <= mux_pv7:mux14.result[11]
q_a[12] <= mux_pv7:mux14.result[12]
q_a[13] <= mux_pv7:mux14.result[13]
q_a[14] <= mux_pv7:mux14.result[14]
q_a[15] <= mux_pv7:mux14.result[15]
q_a[16] <= mux_pv7:mux14.result[16]
q_a[17] <= mux_pv7:mux14.result[17]
q_b[0] <= mux_pv7:mux15.result[0]
q_b[1] <= mux_pv7:mux15.result[1]
q_b[2] <= mux_pv7:mux15.result[2]
q_b[3] <= mux_pv7:mux15.result[3]
q_b[4] <= mux_pv7:mux15.result[4]
q_b[5] <= mux_pv7:mux15.result[5]
q_b[6] <= mux_pv7:mux15.result[6]
q_b[7] <= mux_pv7:mux15.result[7]
q_b[8] <= mux_pv7:mux15.result[8]
q_b[9] <= mux_pv7:mux15.result[9]
q_b[10] <= mux_pv7:mux15.result[10]
q_b[11] <= mux_pv7:mux15.result[11]
q_b[12] <= mux_pv7:mux15.result[12]
q_b[13] <= mux_pv7:mux15.result[13]
q_b[14] <= mux_pv7:mux15.result[14]
q_b[15] <= mux_pv7:mux15.result[15]
q_b[16] <= mux_pv7:mux15.result[16]
q_b[17] <= mux_pv7:mux15.result[17]
wren_a => decode_o37:decode12.enable
wren_b => decode_o37:decode13.enable


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst16|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram|altsyncram_8hi1:altsyncram10|decode_o37:decode12
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst16|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram|altsyncram_8hi1:altsyncram10|decode_o37:decode13
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst16|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram|altsyncram_8hi1:altsyncram10|decode_o37:decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst16|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram|altsyncram_8hi1:altsyncram10|mux_pv7:mux14
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[0].IN1
data[19] => result_node[1].IN1
data[20] => result_node[2].IN1
data[21] => result_node[3].IN1
data[22] => result_node[4].IN1
data[23] => result_node[5].IN1
data[24] => result_node[6].IN1
data[25] => result_node[7].IN1
data[26] => result_node[8].IN1
data[27] => result_node[9].IN1
data[28] => result_node[10].IN1
data[29] => result_node[11].IN1
data[30] => result_node[12].IN1
data[31] => result_node[13].IN1
data[32] => result_node[14].IN1
data[33] => result_node[15].IN1
data[34] => result_node[16].IN1
data[35] => result_node[17].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst16|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram|altsyncram_8hi1:altsyncram10|mux_pv7:mux15
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[0].IN1
data[19] => result_node[1].IN1
data[20] => result_node[2].IN1
data[21] => result_node[3].IN1
data[22] => result_node[4].IN1
data[23] => result_node[5].IN1
data[24] => result_node[6].IN1
data[25] => result_node[7].IN1
data[26] => result_node[8].IN1
data[27] => result_node[9].IN1
data[28] => result_node[10].IN1
data[29] => result_node[11].IN1
data[30] => result_node[12].IN1
data[31] => result_node[13].IN1
data[32] => result_node[14].IN1
data[33] => result_node[15].IN1
data[34] => result_node[16].IN1
data[35] => result_node[17].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst16|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst16|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|alt_synch_pipe_sdb:rs_dgwp
clock => dffpipe_qe9:dffpipe1.clock
clrn => dffpipe_qe9:dffpipe1.clrn
d[0] => dffpipe_qe9:dffpipe1.d[0]
d[1] => dffpipe_qe9:dffpipe1.d[1]
d[2] => dffpipe_qe9:dffpipe1.d[2]
d[3] => dffpipe_qe9:dffpipe1.d[3]
d[4] => dffpipe_qe9:dffpipe1.d[4]
d[5] => dffpipe_qe9:dffpipe1.d[5]
d[6] => dffpipe_qe9:dffpipe1.d[6]
d[7] => dffpipe_qe9:dffpipe1.d[7]
d[8] => dffpipe_qe9:dffpipe1.d[8]
d[9] => dffpipe_qe9:dffpipe1.d[9]
d[10] => dffpipe_qe9:dffpipe1.d[10]
q[0] <= dffpipe_qe9:dffpipe1.q[0]
q[1] <= dffpipe_qe9:dffpipe1.q[1]
q[2] <= dffpipe_qe9:dffpipe1.q[2]
q[3] <= dffpipe_qe9:dffpipe1.q[3]
q[4] <= dffpipe_qe9:dffpipe1.q[4]
q[5] <= dffpipe_qe9:dffpipe1.q[5]
q[6] <= dffpipe_qe9:dffpipe1.q[6]
q[7] <= dffpipe_qe9:dffpipe1.q[7]
q[8] <= dffpipe_qe9:dffpipe1.q[8]
q[9] <= dffpipe_qe9:dffpipe1.q[9]
q[10] <= dffpipe_qe9:dffpipe1.q[10]


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst16|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe1
clock => dffe2a[10].CLK
clock => dffe2a[9].CLK
clock => dffe2a[8].CLK
clock => dffe2a[7].CLK
clock => dffe2a[6].CLK
clock => dffe2a[5].CLK
clock => dffe2a[4].CLK
clock => dffe2a[3].CLK
clock => dffe2a[2].CLK
clock => dffe2a[1].CLK
clock => dffe2a[0].CLK
clock => dffe3a[10].CLK
clock => dffe3a[9].CLK
clock => dffe3a[8].CLK
clock => dffe3a[7].CLK
clock => dffe3a[6].CLK
clock => dffe3a[5].CLK
clock => dffe3a[4].CLK
clock => dffe3a[3].CLK
clock => dffe3a[2].CLK
clock => dffe3a[1].CLK
clock => dffe3a[0].CLK
clrn => dffe2a[10].ACLR
clrn => dffe2a[9].ACLR
clrn => dffe2a[8].ACLR
clrn => dffe2a[7].ACLR
clrn => dffe2a[6].ACLR
clrn => dffe2a[5].ACLR
clrn => dffe2a[4].ACLR
clrn => dffe2a[3].ACLR
clrn => dffe2a[2].ACLR
clrn => dffe2a[1].ACLR
clrn => dffe2a[0].ACLR
clrn => dffe3a[10].ACLR
clrn => dffe3a[9].ACLR
clrn => dffe3a[8].ACLR
clrn => dffe3a[7].ACLR
clrn => dffe3a[6].ACLR
clrn => dffe3a[5].ACLR
clrn => dffe3a[4].ACLR
clrn => dffe3a[3].ACLR
clrn => dffe3a[2].ACLR
clrn => dffe3a[1].ACLR
clrn => dffe3a[0].ACLR
d[0] => dffe2a[0].IN0
d[1] => dffe2a[1].IN0
d[2] => dffe2a[2].IN0
d[3] => dffe2a[3].IN0
d[4] => dffe2a[4].IN0
d[5] => dffe2a[5].IN0
d[6] => dffe2a[6].IN0
d[7] => dffe2a[7].IN0
d[8] => dffe2a[8].IN0
d[9] => dffe2a[9].IN0
d[10] => dffe2a[10].IN0
q[0] <= dffe3a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe3a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe3a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe3a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe3a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe3a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe3a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe3a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe3a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe3a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe3a[10].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst16|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_qe9:dffpipe4.clock
clrn => dffpipe_qe9:dffpipe4.clrn
d[0] => dffpipe_qe9:dffpipe4.d[0]
d[1] => dffpipe_qe9:dffpipe4.d[1]
d[2] => dffpipe_qe9:dffpipe4.d[2]
d[3] => dffpipe_qe9:dffpipe4.d[3]
d[4] => dffpipe_qe9:dffpipe4.d[4]
d[5] => dffpipe_qe9:dffpipe4.d[5]
d[6] => dffpipe_qe9:dffpipe4.d[6]
d[7] => dffpipe_qe9:dffpipe4.d[7]
d[8] => dffpipe_qe9:dffpipe4.d[8]
d[9] => dffpipe_qe9:dffpipe4.d[9]
d[10] => dffpipe_qe9:dffpipe4.d[10]
q[0] <= dffpipe_qe9:dffpipe4.q[0]
q[1] <= dffpipe_qe9:dffpipe4.q[1]
q[2] <= dffpipe_qe9:dffpipe4.q[2]
q[3] <= dffpipe_qe9:dffpipe4.q[3]
q[4] <= dffpipe_qe9:dffpipe4.q[4]
q[5] <= dffpipe_qe9:dffpipe4.q[5]
q[6] <= dffpipe_qe9:dffpipe4.q[6]
q[7] <= dffpipe_qe9:dffpipe4.q[7]
q[8] <= dffpipe_qe9:dffpipe4.q[8]
q[9] <= dffpipe_qe9:dffpipe4.q[9]
q[10] <= dffpipe_qe9:dffpipe4.q[10]


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst16|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe4
clock => dffe2a[10].CLK
clock => dffe2a[9].CLK
clock => dffe2a[8].CLK
clock => dffe2a[7].CLK
clock => dffe2a[6].CLK
clock => dffe2a[5].CLK
clock => dffe2a[4].CLK
clock => dffe2a[3].CLK
clock => dffe2a[2].CLK
clock => dffe2a[1].CLK
clock => dffe2a[0].CLK
clock => dffe3a[10].CLK
clock => dffe3a[9].CLK
clock => dffe3a[8].CLK
clock => dffe3a[7].CLK
clock => dffe3a[6].CLK
clock => dffe3a[5].CLK
clock => dffe3a[4].CLK
clock => dffe3a[3].CLK
clock => dffe3a[2].CLK
clock => dffe3a[1].CLK
clock => dffe3a[0].CLK
clrn => dffe2a[10].ACLR
clrn => dffe2a[9].ACLR
clrn => dffe2a[8].ACLR
clrn => dffe2a[7].ACLR
clrn => dffe2a[6].ACLR
clrn => dffe2a[5].ACLR
clrn => dffe2a[4].ACLR
clrn => dffe2a[3].ACLR
clrn => dffe2a[2].ACLR
clrn => dffe2a[1].ACLR
clrn => dffe2a[0].ACLR
clrn => dffe3a[10].ACLR
clrn => dffe3a[9].ACLR
clrn => dffe3a[8].ACLR
clrn => dffe3a[7].ACLR
clrn => dffe3a[6].ACLR
clrn => dffe3a[5].ACLR
clrn => dffe3a[4].ACLR
clrn => dffe3a[3].ACLR
clrn => dffe3a[2].ACLR
clrn => dffe3a[1].ACLR
clrn => dffe3a[0].ACLR
d[0] => dffe2a[0].IN0
d[1] => dffe2a[1].IN0
d[2] => dffe2a[2].IN0
d[3] => dffe2a[3].IN0
d[4] => dffe2a[4].IN0
d[5] => dffe2a[5].IN0
d[6] => dffe2a[6].IN0
d[7] => dffe2a[7].IN0
d[8] => dffe2a[8].IN0
d[9] => dffe2a[9].IN0
d[10] => dffe2a[10].IN0
q[0] <= dffe3a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe3a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe3a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe3a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe3a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe3a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe3a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe3a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe3a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe3a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe3a[10].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst16|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|cmpr_636:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst16|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|cmpr_636:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst16|shift18_par18:inst
Y[0] <= 38.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 31.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= 32.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= 33.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= 34.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= 35.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= 36.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= 37.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= 39.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= 40.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= 41.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= 42.DB_MAX_OUTPUT_PORT_TYPE
reset2 => 38.ACLR
reset2 => 24.ACLR
reset2 => 25.ACLR
reset2 => 27.ACLR
reset2 => 28.ACLR
reset2 => 29.ACLR
reset2 => 30.ACLR
reset2 => 32.ACLR
reset2 => 33.ACLR
reset2 => 34.ACLR
reset2 => 35.ACLR
reset2 => 36.ACLR
reset2 => 37.ACLR
reset2 => 39.ACLR
reset2 => 40.ACLR
reset2 => 41.ACLR
reset2 => 42.ACLR
reset2 => 31.ACLR
WR_RD => 38.CLK
WR_RD => 24.CLK
WR_RD => 25.CLK
WR_RD => 27.CLK
WR_RD => 28.CLK
WR_RD => 29.CLK
WR_RD => 30.CLK
WR_RD => 32.CLK
WR_RD => 33.CLK
WR_RD => 34.CLK
WR_RD => 35.CLK
WR_RD => 36.CLK
WR_RD => 37.CLK
WR_RD => 39.CLK
WR_RD => 40.CLK
WR_RD => 41.CLK
WR_RD => 42.CLK
WR_RD => 31.CLK
reset1 => 26.ACLR
reset1 => 7.ACLR
reset1 => 8.ACLR
reset1 => 9.ACLR
reset1 => 10.ACLR
reset1 => 11.ACLR
reset1 => 12.ACLR
reset1 => 14.ACLR
reset1 => 13.ACLR
reset1 => 15.ACLR
reset1 => 16.ACLR
reset1 => 17.ACLR
reset1 => 18.ACLR
reset1 => 19.ACLR
reset1 => 20.ACLR
reset1 => 21.ACLR
reset1 => 22.ACLR
reset1 => 23.ACLR
OUT18 => 26.CLK
OUT18 => 7.CLK
OUT18 => 8.CLK
OUT18 => 9.CLK
OUT18 => 10.CLK
OUT18 => 11.CLK
OUT18 => 12.CLK
OUT18 => 14.CLK
OUT18 => 13.CLK
OUT18 => 15.CLK
OUT18 => 16.CLK
OUT18 => 17.CLK
OUT18 => 18.CLK
OUT18 => 19.CLK
OUT18 => 20.CLK
OUT18 => 21.CLK
OUT18 => 22.CLK
OUT18 => 23.CLK
shiftin => 26.DATAIN


|program_CU_2018|blok_DATA_CDI_9des:inst10|oune1f:inst68
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|oune1f:inst69
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst30
Y[0] <= buf18_29nov:inst26.Y[0]
Y[1] <= buf18_29nov:inst26.Y[1]
Y[2] <= buf18_29nov:inst26.Y[2]
Y[3] <= buf18_29nov:inst26.Y[3]
Y[4] <= buf18_29nov:inst26.Y[4]
Y[5] <= buf18_29nov:inst26.Y[5]
Y[6] <= buf18_29nov:inst26.Y[6]
Y[7] <= buf18_29nov:inst26.Y[7]
Y[8] <= buf18_29nov:inst26.Y[8]
Y[9] <= buf18_29nov:inst26.Y[9]
Y[10] <= buf18_29nov:inst26.Y[10]
Y[11] <= buf18_29nov:inst26.Y[11]
Y[12] <= buf18_29nov:inst26.Y[12]
Y[13] <= buf18_29nov:inst26.Y[13]
Y[14] <= buf18_29nov:inst26.Y[14]
Y[15] <= buf18_29nov:inst26.Y[15]
Y[16] <= buf18_29nov:inst26.Y[16]
Y[17] <= buf18_29nov:inst26.Y[17]
RD1 => buf18_29nov:inst26.GN
RD1 => my_fifo18:inst3.rdreq
WR1 => my_fifo18:inst3.wrreq
WRCLK => my_fifo18:inst3.wrclk
RDCLK => my_fifo18:inst3.rdclk
sbros => my_fifo18:inst3.aclr
DATA_TEST => shift18_par18:inst.shiftin
RESET1 => shift18_par18:inst.reset1
OUT18 => shift18_par18:inst.OUT18
RESETA => shift18_par18:inst.reset2
WR_RD => shift18_par18:inst.WR_RD
80meg => ~NO_FANOUT~
sinhro => ~NO_FANOUT~


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst30|buf18_29nov:inst26
Y[0] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= 32.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= 31.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= 33.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= 34.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= 35.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= 36.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= 37.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 28.DATAIN
A[1] => 19.DATAIN
A[2] => 21.DATAIN
A[3] => 20.DATAIN
A[4] => 22.DATAIN
A[5] => 23.DATAIN
A[6] => 24.DATAIN
A[7] => 25.DATAIN
A[8] => 26.DATAIN
A[9] => 30.DATAIN
A[10] => 32.DATAIN
A[11] => 31.DATAIN
A[12] => 33.DATAIN
A[13] => 34.DATAIN
A[14] => 35.DATAIN
A[15] => 36.DATAIN
A[16] => 29.DATAIN
A[17] => 37.DATAIN
GN => 28.OE
GN => 19.OE
GN => 21.OE
GN => 20.OE
GN => 22.OE
GN => 23.OE
GN => 24.OE
GN => 25.OE
GN => 26.OE
GN => 30.OE
GN => 32.OE
GN => 31.OE
GN => 33.OE
GN => 34.OE
GN => 35.OE
GN => 36.OE
GN => 29.OE
GN => 37.OE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst30|my_fifo18:inst3
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
data[16] => dcfifo:dcfifo_component.data[16]
data[17] => dcfifo:dcfifo_component.data[17]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
q[9] <= dcfifo:dcfifo_component.q[9]
q[10] <= dcfifo:dcfifo_component.q[10]
q[11] <= dcfifo:dcfifo_component.q[11]
q[12] <= dcfifo:dcfifo_component.q[12]
q[13] <= dcfifo:dcfifo_component.q[13]
q[14] <= dcfifo:dcfifo_component.q[14]
q[15] <= dcfifo:dcfifo_component.q[15]
q[16] <= dcfifo:dcfifo_component.q[16]
q[17] <= dcfifo:dcfifo_component.q[17]


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst30|my_fifo18:inst3|dcfifo:dcfifo_component
data[0] => dcfifo_hrr1:auto_generated.data[0]
data[1] => dcfifo_hrr1:auto_generated.data[1]
data[2] => dcfifo_hrr1:auto_generated.data[2]
data[3] => dcfifo_hrr1:auto_generated.data[3]
data[4] => dcfifo_hrr1:auto_generated.data[4]
data[5] => dcfifo_hrr1:auto_generated.data[5]
data[6] => dcfifo_hrr1:auto_generated.data[6]
data[7] => dcfifo_hrr1:auto_generated.data[7]
data[8] => dcfifo_hrr1:auto_generated.data[8]
data[9] => dcfifo_hrr1:auto_generated.data[9]
data[10] => dcfifo_hrr1:auto_generated.data[10]
data[11] => dcfifo_hrr1:auto_generated.data[11]
data[12] => dcfifo_hrr1:auto_generated.data[12]
data[13] => dcfifo_hrr1:auto_generated.data[13]
data[14] => dcfifo_hrr1:auto_generated.data[14]
data[15] => dcfifo_hrr1:auto_generated.data[15]
data[16] => dcfifo_hrr1:auto_generated.data[16]
data[17] => dcfifo_hrr1:auto_generated.data[17]
q[0] <= dcfifo_hrr1:auto_generated.q[0]
q[1] <= dcfifo_hrr1:auto_generated.q[1]
q[2] <= dcfifo_hrr1:auto_generated.q[2]
q[3] <= dcfifo_hrr1:auto_generated.q[3]
q[4] <= dcfifo_hrr1:auto_generated.q[4]
q[5] <= dcfifo_hrr1:auto_generated.q[5]
q[6] <= dcfifo_hrr1:auto_generated.q[6]
q[7] <= dcfifo_hrr1:auto_generated.q[7]
q[8] <= dcfifo_hrr1:auto_generated.q[8]
q[9] <= dcfifo_hrr1:auto_generated.q[9]
q[10] <= dcfifo_hrr1:auto_generated.q[10]
q[11] <= dcfifo_hrr1:auto_generated.q[11]
q[12] <= dcfifo_hrr1:auto_generated.q[12]
q[13] <= dcfifo_hrr1:auto_generated.q[13]
q[14] <= dcfifo_hrr1:auto_generated.q[14]
q[15] <= dcfifo_hrr1:auto_generated.q[15]
q[16] <= dcfifo_hrr1:auto_generated.q[16]
q[17] <= dcfifo_hrr1:auto_generated.q[17]
rdclk => dcfifo_hrr1:auto_generated.rdclk
rdreq => dcfifo_hrr1:auto_generated.rdreq
wrclk => dcfifo_hrr1:auto_generated.wrclk
wrreq => dcfifo_hrr1:auto_generated.wrreq
aclr => dcfifo_hrr1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst30|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated
aclr => a_graycounter_ggc:wrptr_g1p.aclr
aclr => a_graycounter_fgc:wrptr_gp.aclr
aclr => altsyncram_saa1:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdptr_g[10].IN0
aclr => rs_dgwp_reg[10].IN0
aclr => ws_dgrp_reg[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_saa1:fifo_ram.data_a[0]
data[1] => altsyncram_saa1:fifo_ram.data_a[1]
data[2] => altsyncram_saa1:fifo_ram.data_a[2]
data[3] => altsyncram_saa1:fifo_ram.data_a[3]
data[4] => altsyncram_saa1:fifo_ram.data_a[4]
data[5] => altsyncram_saa1:fifo_ram.data_a[5]
data[6] => altsyncram_saa1:fifo_ram.data_a[6]
data[7] => altsyncram_saa1:fifo_ram.data_a[7]
data[8] => altsyncram_saa1:fifo_ram.data_a[8]
data[9] => altsyncram_saa1:fifo_ram.data_a[9]
data[10] => altsyncram_saa1:fifo_ram.data_a[10]
data[11] => altsyncram_saa1:fifo_ram.data_a[11]
data[12] => altsyncram_saa1:fifo_ram.data_a[12]
data[13] => altsyncram_saa1:fifo_ram.data_a[13]
data[14] => altsyncram_saa1:fifo_ram.data_a[14]
data[15] => altsyncram_saa1:fifo_ram.data_a[15]
data[16] => altsyncram_saa1:fifo_ram.data_a[16]
data[17] => altsyncram_saa1:fifo_ram.data_a[17]
q[0] <= altsyncram_saa1:fifo_ram.q_b[0]
q[1] <= altsyncram_saa1:fifo_ram.q_b[1]
q[2] <= altsyncram_saa1:fifo_ram.q_b[2]
q[3] <= altsyncram_saa1:fifo_ram.q_b[3]
q[4] <= altsyncram_saa1:fifo_ram.q_b[4]
q[5] <= altsyncram_saa1:fifo_ram.q_b[5]
q[6] <= altsyncram_saa1:fifo_ram.q_b[6]
q[7] <= altsyncram_saa1:fifo_ram.q_b[7]
q[8] <= altsyncram_saa1:fifo_ram.q_b[8]
q[9] <= altsyncram_saa1:fifo_ram.q_b[9]
q[10] <= altsyncram_saa1:fifo_ram.q_b[10]
q[11] <= altsyncram_saa1:fifo_ram.q_b[11]
q[12] <= altsyncram_saa1:fifo_ram.q_b[12]
q[13] <= altsyncram_saa1:fifo_ram.q_b[13]
q[14] <= altsyncram_saa1:fifo_ram.q_b[14]
q[15] <= altsyncram_saa1:fifo_ram.q_b[15]
q[16] <= altsyncram_saa1:fifo_ram.q_b[16]
q[17] <= altsyncram_saa1:fifo_ram.q_b[17]
rdclk => a_graycounter_p96:rdptr_g1p.clock
rdclk => altsyncram_saa1:fifo_ram.clock1
rdclk => _.IN0
rdclk => alt_synch_pipe_sdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdreq => altsyncram_saa1:fifo_ram.clocken1
rdreq => rdcnt_addr_ena.IN0
rdreq => rdptr_g[10].ENA
rdreq => rdptr_g[9].ENA
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_ggc:wrptr_g1p.clock
wrclk => a_graycounter_fgc:wrptr_gp.clock
wrclk => altsyncram_saa1:fifo_ram.clock0
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => a_graycounter_ggc:wrptr_g1p.cnt_en
wrreq => a_graycounter_fgc:wrptr_gp.cnt_en
wrreq => altsyncram_saa1:fifo_ram.wren_a


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst30|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|a_graycounter_p96:rdptr_g1p
aclr => counter3a[10].IN0
aclr => counter3a[9].IN0
aclr => counter3a[8].IN0
aclr => counter3a[7].IN0
aclr => counter3a[6].IN0
aclr => counter3a[5].IN0
aclr => counter3a[4].IN0
aclr => counter3a[3].IN0
aclr => counter3a[2].IN0
aclr => counter3a[1].IN0
aclr => counter3a[0].IN0
aclr => parity1.IN0
aclr => sub_parity2a1.IN0
aclr => sub_parity2a0.IN0
clock => counter3a[10].CLK
clock => counter3a[9].CLK
clock => counter3a[8].CLK
clock => counter3a[7].CLK
clock => counter3a[6].CLK
clock => counter3a[5].CLK
clock => counter3a[4].CLK
clock => counter3a[3].CLK
clock => counter3a[2].CLK
clock => counter3a[1].CLK
clock => counter3a[0].CLK
clock => parity1.CLK
clock => sub_parity2a0.CLK
clock => sub_parity2a1.CLK
clock => sub_parity2a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter3a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter3a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter3a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter3a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter3a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter3a[10].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst30|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|a_graycounter_ggc:wrptr_g1p
aclr => counter4a1.IN0
aclr => counter4a0.IN0
aclr => parity5.IN0
aclr => sub_parity6a[2].IN0
aclr => sub_parity6a[1].IN0
aclr => sub_parity6a[0].IN0
clock => counter4a0.CLK
clock => counter4a1.CLK
clock => counter4a2.CLK
clock => counter4a3.CLK
clock => counter4a4.CLK
clock => counter4a5.CLK
clock => counter4a6.CLK
clock => counter4a7.CLK
clock => counter4a8.CLK
clock => counter4a9.CLK
clock => counter4a10.CLK
clock => parity5.CLK
clock => sub_parity6a[2].CLK
clock => sub_parity6a[1].CLK
clock => sub_parity6a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter4a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter4a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter4a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter4a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter4a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter4a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter4a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter4a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter4a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter4a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter4a10.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst30|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|a_graycounter_fgc:wrptr_gp
aclr => counter9a[10].IN0
aclr => counter9a[9].IN0
aclr => counter9a[8].IN0
aclr => counter9a[7].IN0
aclr => counter9a[6].IN0
aclr => counter9a[5].IN0
aclr => counter9a[4].IN0
aclr => counter9a[3].IN0
aclr => counter9a[2].IN0
aclr => counter9a[1].IN0
aclr => counter9a[0].IN0
aclr => parity7.IN0
aclr => sub_parity8a1.IN0
aclr => sub_parity8a0.IN0
clock => counter9a[10].CLK
clock => counter9a[9].CLK
clock => counter9a[8].CLK
clock => counter9a[7].CLK
clock => counter9a[6].CLK
clock => counter9a[5].CLK
clock => counter9a[4].CLK
clock => counter9a[3].CLK
clock => counter9a[2].CLK
clock => counter9a[1].CLK
clock => counter9a[0].CLK
clock => parity7.CLK
clock => sub_parity8a0.CLK
clock => sub_parity8a1.CLK
clock => sub_parity8a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter9a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter9a[10].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst30|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram
aclr1 => altsyncram_8hi1:altsyncram10.aclr1
address_a[0] => altsyncram_8hi1:altsyncram10.address_b[0]
address_a[1] => altsyncram_8hi1:altsyncram10.address_b[1]
address_a[2] => altsyncram_8hi1:altsyncram10.address_b[2]
address_a[3] => altsyncram_8hi1:altsyncram10.address_b[3]
address_a[4] => altsyncram_8hi1:altsyncram10.address_b[4]
address_a[5] => altsyncram_8hi1:altsyncram10.address_b[5]
address_a[6] => altsyncram_8hi1:altsyncram10.address_b[6]
address_a[7] => altsyncram_8hi1:altsyncram10.address_b[7]
address_a[8] => altsyncram_8hi1:altsyncram10.address_b[8]
address_a[9] => altsyncram_8hi1:altsyncram10.address_b[9]
address_b[0] => altsyncram_8hi1:altsyncram10.address_a[0]
address_b[1] => altsyncram_8hi1:altsyncram10.address_a[1]
address_b[2] => altsyncram_8hi1:altsyncram10.address_a[2]
address_b[3] => altsyncram_8hi1:altsyncram10.address_a[3]
address_b[4] => altsyncram_8hi1:altsyncram10.address_a[4]
address_b[5] => altsyncram_8hi1:altsyncram10.address_a[5]
address_b[6] => altsyncram_8hi1:altsyncram10.address_a[6]
address_b[7] => altsyncram_8hi1:altsyncram10.address_a[7]
address_b[8] => altsyncram_8hi1:altsyncram10.address_a[8]
address_b[9] => altsyncram_8hi1:altsyncram10.address_a[9]
addressstall_b => altsyncram_8hi1:altsyncram10.addressstall_a
clock0 => altsyncram_8hi1:altsyncram10.clock1
clock1 => altsyncram_8hi1:altsyncram10.clock0
clocken1 => altsyncram_8hi1:altsyncram10.clocken0
data_a[0] => altsyncram_8hi1:altsyncram10.data_b[0]
data_a[1] => altsyncram_8hi1:altsyncram10.data_b[1]
data_a[2] => altsyncram_8hi1:altsyncram10.data_b[2]
data_a[3] => altsyncram_8hi1:altsyncram10.data_b[3]
data_a[4] => altsyncram_8hi1:altsyncram10.data_b[4]
data_a[5] => altsyncram_8hi1:altsyncram10.data_b[5]
data_a[6] => altsyncram_8hi1:altsyncram10.data_b[6]
data_a[7] => altsyncram_8hi1:altsyncram10.data_b[7]
data_a[8] => altsyncram_8hi1:altsyncram10.data_b[8]
data_a[9] => altsyncram_8hi1:altsyncram10.data_b[9]
data_a[10] => altsyncram_8hi1:altsyncram10.data_b[10]
data_a[11] => altsyncram_8hi1:altsyncram10.data_b[11]
data_a[12] => altsyncram_8hi1:altsyncram10.data_b[12]
data_a[13] => altsyncram_8hi1:altsyncram10.data_b[13]
data_a[14] => altsyncram_8hi1:altsyncram10.data_b[14]
data_a[15] => altsyncram_8hi1:altsyncram10.data_b[15]
data_a[16] => altsyncram_8hi1:altsyncram10.data_b[16]
data_a[17] => altsyncram_8hi1:altsyncram10.data_b[17]
q_b[0] <= altsyncram_8hi1:altsyncram10.q_a[0]
q_b[1] <= altsyncram_8hi1:altsyncram10.q_a[1]
q_b[2] <= altsyncram_8hi1:altsyncram10.q_a[2]
q_b[3] <= altsyncram_8hi1:altsyncram10.q_a[3]
q_b[4] <= altsyncram_8hi1:altsyncram10.q_a[4]
q_b[5] <= altsyncram_8hi1:altsyncram10.q_a[5]
q_b[6] <= altsyncram_8hi1:altsyncram10.q_a[6]
q_b[7] <= altsyncram_8hi1:altsyncram10.q_a[7]
q_b[8] <= altsyncram_8hi1:altsyncram10.q_a[8]
q_b[9] <= altsyncram_8hi1:altsyncram10.q_a[9]
q_b[10] <= altsyncram_8hi1:altsyncram10.q_a[10]
q_b[11] <= altsyncram_8hi1:altsyncram10.q_a[11]
q_b[12] <= altsyncram_8hi1:altsyncram10.q_a[12]
q_b[13] <= altsyncram_8hi1:altsyncram10.q_a[13]
q_b[14] <= altsyncram_8hi1:altsyncram10.q_a[14]
q_b[15] <= altsyncram_8hi1:altsyncram10.q_a[15]
q_b[16] <= altsyncram_8hi1:altsyncram10.q_a[16]
q_b[17] <= altsyncram_8hi1:altsyncram10.q_a[17]
wren_a => altsyncram_8hi1:altsyncram10.clocken1
wren_a => altsyncram_8hi1:altsyncram10.wren_b


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst30|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram|altsyncram_8hi1:altsyncram10
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
aclr1 => ram_block11a32.CLR1
aclr1 => ram_block11a33.CLR1
aclr1 => ram_block11a34.CLR1
aclr1 => ram_block11a35.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[0] => ram_block11a32.PORTAADDR
address_a[0] => ram_block11a33.PORTAADDR
address_a[0] => ram_block11a34.PORTAADDR
address_a[0] => ram_block11a35.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[1] => ram_block11a32.PORTAADDR1
address_a[1] => ram_block11a33.PORTAADDR1
address_a[1] => ram_block11a34.PORTAADDR1
address_a[1] => ram_block11a35.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[2] => ram_block11a32.PORTAADDR2
address_a[2] => ram_block11a33.PORTAADDR2
address_a[2] => ram_block11a34.PORTAADDR2
address_a[2] => ram_block11a35.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[3] => ram_block11a32.PORTAADDR3
address_a[3] => ram_block11a33.PORTAADDR3
address_a[3] => ram_block11a34.PORTAADDR3
address_a[3] => ram_block11a35.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[4] => ram_block11a32.PORTAADDR4
address_a[4] => ram_block11a33.PORTAADDR4
address_a[4] => ram_block11a34.PORTAADDR4
address_a[4] => ram_block11a35.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[5] => ram_block11a32.PORTAADDR5
address_a[5] => ram_block11a33.PORTAADDR5
address_a[5] => ram_block11a34.PORTAADDR5
address_a[5] => ram_block11a35.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[6] => ram_block11a32.PORTAADDR6
address_a[6] => ram_block11a33.PORTAADDR6
address_a[6] => ram_block11a34.PORTAADDR6
address_a[6] => ram_block11a35.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[7] => ram_block11a25.PORTAADDR7
address_a[7] => ram_block11a26.PORTAADDR7
address_a[7] => ram_block11a27.PORTAADDR7
address_a[7] => ram_block11a28.PORTAADDR7
address_a[7] => ram_block11a29.PORTAADDR7
address_a[7] => ram_block11a30.PORTAADDR7
address_a[7] => ram_block11a31.PORTAADDR7
address_a[7] => ram_block11a32.PORTAADDR7
address_a[7] => ram_block11a33.PORTAADDR7
address_a[7] => ram_block11a34.PORTAADDR7
address_a[7] => ram_block11a35.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[8] => ram_block11a16.PORTAADDR8
address_a[8] => ram_block11a17.PORTAADDR8
address_a[8] => ram_block11a18.PORTAADDR8
address_a[8] => ram_block11a19.PORTAADDR8
address_a[8] => ram_block11a20.PORTAADDR8
address_a[8] => ram_block11a21.PORTAADDR8
address_a[8] => ram_block11a22.PORTAADDR8
address_a[8] => ram_block11a23.PORTAADDR8
address_a[8] => ram_block11a24.PORTAADDR8
address_a[8] => ram_block11a25.PORTAADDR8
address_a[8] => ram_block11a26.PORTAADDR8
address_a[8] => ram_block11a27.PORTAADDR8
address_a[8] => ram_block11a28.PORTAADDR8
address_a[8] => ram_block11a29.PORTAADDR8
address_a[8] => ram_block11a30.PORTAADDR8
address_a[8] => ram_block11a31.PORTAADDR8
address_a[8] => ram_block11a32.PORTAADDR8
address_a[8] => ram_block11a33.PORTAADDR8
address_a[8] => ram_block11a34.PORTAADDR8
address_a[8] => ram_block11a35.PORTAADDR8
address_a[9] => _.IN0
address_a[9] => addrstall_reg_a[0].DATAIN
address_a[9] => _.IN0
address_a[9] => addr_store_a[0].DATAIN
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[0] => ram_block11a32.PORTBADDR
address_b[0] => ram_block11a33.PORTBADDR
address_b[0] => ram_block11a34.PORTBADDR
address_b[0] => ram_block11a35.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[1] => ram_block11a32.PORTBADDR1
address_b[1] => ram_block11a33.PORTBADDR1
address_b[1] => ram_block11a34.PORTBADDR1
address_b[1] => ram_block11a35.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[2] => ram_block11a32.PORTBADDR2
address_b[2] => ram_block11a33.PORTBADDR2
address_b[2] => ram_block11a34.PORTBADDR2
address_b[2] => ram_block11a35.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[3] => ram_block11a32.PORTBADDR3
address_b[3] => ram_block11a33.PORTBADDR3
address_b[3] => ram_block11a34.PORTBADDR3
address_b[3] => ram_block11a35.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[4] => ram_block11a32.PORTBADDR4
address_b[4] => ram_block11a33.PORTBADDR4
address_b[4] => ram_block11a34.PORTBADDR4
address_b[4] => ram_block11a35.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[5] => ram_block11a32.PORTBADDR5
address_b[5] => ram_block11a33.PORTBADDR5
address_b[5] => ram_block11a34.PORTBADDR5
address_b[5] => ram_block11a35.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[6] => ram_block11a32.PORTBADDR6
address_b[6] => ram_block11a33.PORTBADDR6
address_b[6] => ram_block11a34.PORTBADDR6
address_b[6] => ram_block11a35.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[7] => ram_block11a25.PORTBADDR7
address_b[7] => ram_block11a26.PORTBADDR7
address_b[7] => ram_block11a27.PORTBADDR7
address_b[7] => ram_block11a28.PORTBADDR7
address_b[7] => ram_block11a29.PORTBADDR7
address_b[7] => ram_block11a30.PORTBADDR7
address_b[7] => ram_block11a31.PORTBADDR7
address_b[7] => ram_block11a32.PORTBADDR7
address_b[7] => ram_block11a33.PORTBADDR7
address_b[7] => ram_block11a34.PORTBADDR7
address_b[7] => ram_block11a35.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[8] => ram_block11a16.PORTBADDR8
address_b[8] => ram_block11a17.PORTBADDR8
address_b[8] => ram_block11a18.PORTBADDR8
address_b[8] => ram_block11a19.PORTBADDR8
address_b[8] => ram_block11a20.PORTBADDR8
address_b[8] => ram_block11a21.PORTBADDR8
address_b[8] => ram_block11a22.PORTBADDR8
address_b[8] => ram_block11a23.PORTBADDR8
address_b[8] => ram_block11a24.PORTBADDR8
address_b[8] => ram_block11a25.PORTBADDR8
address_b[8] => ram_block11a26.PORTBADDR8
address_b[8] => ram_block11a27.PORTBADDR8
address_b[8] => ram_block11a28.PORTBADDR8
address_b[8] => ram_block11a29.PORTBADDR8
address_b[8] => ram_block11a30.PORTBADDR8
address_b[8] => ram_block11a31.PORTBADDR8
address_b[8] => ram_block11a32.PORTBADDR8
address_b[8] => ram_block11a33.PORTBADDR8
address_b[8] => ram_block11a34.PORTBADDR8
address_b[8] => ram_block11a35.PORTBADDR8
address_b[9] => address_reg_b[0].DATAIN
address_b[9] => decode_o37:decode13.data[0]
address_b[9] => decode_o37:decode_b.data[0]
addressstall_a => addr_store_a[0].IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => addrstall_reg_a[0].IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => ram_block11a0.PORTAADDRSTALL
addressstall_a => ram_block11a1.PORTAADDRSTALL
addressstall_a => ram_block11a2.PORTAADDRSTALL
addressstall_a => ram_block11a3.PORTAADDRSTALL
addressstall_a => ram_block11a4.PORTAADDRSTALL
addressstall_a => ram_block11a5.PORTAADDRSTALL
addressstall_a => ram_block11a6.PORTAADDRSTALL
addressstall_a => ram_block11a7.PORTAADDRSTALL
addressstall_a => ram_block11a8.PORTAADDRSTALL
addressstall_a => ram_block11a9.PORTAADDRSTALL
addressstall_a => ram_block11a10.PORTAADDRSTALL
addressstall_a => ram_block11a11.PORTAADDRSTALL
addressstall_a => ram_block11a12.PORTAADDRSTALL
addressstall_a => ram_block11a13.PORTAADDRSTALL
addressstall_a => ram_block11a14.PORTAADDRSTALL
addressstall_a => ram_block11a15.PORTAADDRSTALL
addressstall_a => ram_block11a16.PORTAADDRSTALL
addressstall_a => ram_block11a17.PORTAADDRSTALL
addressstall_a => ram_block11a18.PORTAADDRSTALL
addressstall_a => ram_block11a19.PORTAADDRSTALL
addressstall_a => ram_block11a20.PORTAADDRSTALL
addressstall_a => ram_block11a21.PORTAADDRSTALL
addressstall_a => ram_block11a22.PORTAADDRSTALL
addressstall_a => ram_block11a23.PORTAADDRSTALL
addressstall_a => ram_block11a24.PORTAADDRSTALL
addressstall_a => ram_block11a25.PORTAADDRSTALL
addressstall_a => ram_block11a26.PORTAADDRSTALL
addressstall_a => ram_block11a27.PORTAADDRSTALL
addressstall_a => ram_block11a28.PORTAADDRSTALL
addressstall_a => ram_block11a29.PORTAADDRSTALL
addressstall_a => ram_block11a30.PORTAADDRSTALL
addressstall_a => ram_block11a31.PORTAADDRSTALL
addressstall_a => ram_block11a32.PORTAADDRSTALL
addressstall_a => ram_block11a33.PORTAADDRSTALL
addressstall_a => ram_block11a34.PORTAADDRSTALL
addressstall_a => ram_block11a35.PORTAADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock0 => ram_block11a32.CLK0
clock0 => ram_block11a33.CLK0
clock0 => ram_block11a34.CLK0
clock0 => ram_block11a35.CLK0
clock0 => addr_store_a[0].CLK
clock0 => address_reg_a[0].CLK
clock0 => addrstall_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clock1 => ram_block11a32.CLK1
clock1 => ram_block11a33.CLK1
clock1 => ram_block11a34.CLK1
clock1 => ram_block11a35.CLK1
clock1 => address_reg_b[0].CLK
clocken0 => ram_block11a0.ENA0
clocken0 => ram_block11a1.ENA0
clocken0 => ram_block11a2.ENA0
clocken0 => ram_block11a3.ENA0
clocken0 => ram_block11a4.ENA0
clocken0 => ram_block11a5.ENA0
clocken0 => ram_block11a6.ENA0
clocken0 => ram_block11a7.ENA0
clocken0 => ram_block11a8.ENA0
clocken0 => ram_block11a9.ENA0
clocken0 => ram_block11a10.ENA0
clocken0 => ram_block11a11.ENA0
clocken0 => ram_block11a12.ENA0
clocken0 => ram_block11a13.ENA0
clocken0 => ram_block11a14.ENA0
clocken0 => ram_block11a15.ENA0
clocken0 => ram_block11a16.ENA0
clocken0 => ram_block11a17.ENA0
clocken0 => ram_block11a18.ENA0
clocken0 => ram_block11a19.ENA0
clocken0 => ram_block11a20.ENA0
clocken0 => ram_block11a21.ENA0
clocken0 => ram_block11a22.ENA0
clocken0 => ram_block11a23.ENA0
clocken0 => ram_block11a24.ENA0
clocken0 => ram_block11a25.ENA0
clocken0 => ram_block11a26.ENA0
clocken0 => ram_block11a27.ENA0
clocken0 => ram_block11a28.ENA0
clocken0 => ram_block11a29.ENA0
clocken0 => ram_block11a30.ENA0
clocken0 => ram_block11a31.ENA0
clocken0 => ram_block11a32.ENA0
clocken0 => ram_block11a33.ENA0
clocken0 => ram_block11a34.ENA0
clocken0 => ram_block11a35.ENA0
clocken0 => out_address_reg_a[0].ENA
clocken1 => decode_o37:decode_b.enable
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block11a0.PORTADATAIN
data_a[0] => ram_block11a18.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[1] => ram_block11a19.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[2] => ram_block11a20.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[3] => ram_block11a21.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[4] => ram_block11a22.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[5] => ram_block11a23.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[6] => ram_block11a24.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[7] => ram_block11a25.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[8] => ram_block11a26.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[9] => ram_block11a27.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[10] => ram_block11a28.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[11] => ram_block11a29.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[12] => ram_block11a30.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[13] => ram_block11a31.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[14] => ram_block11a32.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[15] => ram_block11a33.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[16] => ram_block11a34.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[17] => ram_block11a35.PORTADATAIN
data_b[0] => ram_block11a0.PORTBDATAIN
data_b[0] => ram_block11a18.PORTBDATAIN
data_b[1] => ram_block11a1.PORTBDATAIN
data_b[1] => ram_block11a19.PORTBDATAIN
data_b[2] => ram_block11a2.PORTBDATAIN
data_b[2] => ram_block11a20.PORTBDATAIN
data_b[3] => ram_block11a3.PORTBDATAIN
data_b[3] => ram_block11a21.PORTBDATAIN
data_b[4] => ram_block11a4.PORTBDATAIN
data_b[4] => ram_block11a22.PORTBDATAIN
data_b[5] => ram_block11a5.PORTBDATAIN
data_b[5] => ram_block11a23.PORTBDATAIN
data_b[6] => ram_block11a6.PORTBDATAIN
data_b[6] => ram_block11a24.PORTBDATAIN
data_b[7] => ram_block11a7.PORTBDATAIN
data_b[7] => ram_block11a25.PORTBDATAIN
data_b[8] => ram_block11a8.PORTBDATAIN
data_b[8] => ram_block11a26.PORTBDATAIN
data_b[9] => ram_block11a9.PORTBDATAIN
data_b[9] => ram_block11a27.PORTBDATAIN
data_b[10] => ram_block11a10.PORTBDATAIN
data_b[10] => ram_block11a28.PORTBDATAIN
data_b[11] => ram_block11a11.PORTBDATAIN
data_b[11] => ram_block11a29.PORTBDATAIN
data_b[12] => ram_block11a12.PORTBDATAIN
data_b[12] => ram_block11a30.PORTBDATAIN
data_b[13] => ram_block11a13.PORTBDATAIN
data_b[13] => ram_block11a31.PORTBDATAIN
data_b[14] => ram_block11a14.PORTBDATAIN
data_b[14] => ram_block11a32.PORTBDATAIN
data_b[15] => ram_block11a15.PORTBDATAIN
data_b[15] => ram_block11a33.PORTBDATAIN
data_b[16] => ram_block11a16.PORTBDATAIN
data_b[16] => ram_block11a34.PORTBDATAIN
data_b[17] => ram_block11a17.PORTBDATAIN
data_b[17] => ram_block11a35.PORTBDATAIN
q_a[0] <= mux_pv7:mux14.result[0]
q_a[1] <= mux_pv7:mux14.result[1]
q_a[2] <= mux_pv7:mux14.result[2]
q_a[3] <= mux_pv7:mux14.result[3]
q_a[4] <= mux_pv7:mux14.result[4]
q_a[5] <= mux_pv7:mux14.result[5]
q_a[6] <= mux_pv7:mux14.result[6]
q_a[7] <= mux_pv7:mux14.result[7]
q_a[8] <= mux_pv7:mux14.result[8]
q_a[9] <= mux_pv7:mux14.result[9]
q_a[10] <= mux_pv7:mux14.result[10]
q_a[11] <= mux_pv7:mux14.result[11]
q_a[12] <= mux_pv7:mux14.result[12]
q_a[13] <= mux_pv7:mux14.result[13]
q_a[14] <= mux_pv7:mux14.result[14]
q_a[15] <= mux_pv7:mux14.result[15]
q_a[16] <= mux_pv7:mux14.result[16]
q_a[17] <= mux_pv7:mux14.result[17]
q_b[0] <= mux_pv7:mux15.result[0]
q_b[1] <= mux_pv7:mux15.result[1]
q_b[2] <= mux_pv7:mux15.result[2]
q_b[3] <= mux_pv7:mux15.result[3]
q_b[4] <= mux_pv7:mux15.result[4]
q_b[5] <= mux_pv7:mux15.result[5]
q_b[6] <= mux_pv7:mux15.result[6]
q_b[7] <= mux_pv7:mux15.result[7]
q_b[8] <= mux_pv7:mux15.result[8]
q_b[9] <= mux_pv7:mux15.result[9]
q_b[10] <= mux_pv7:mux15.result[10]
q_b[11] <= mux_pv7:mux15.result[11]
q_b[12] <= mux_pv7:mux15.result[12]
q_b[13] <= mux_pv7:mux15.result[13]
q_b[14] <= mux_pv7:mux15.result[14]
q_b[15] <= mux_pv7:mux15.result[15]
q_b[16] <= mux_pv7:mux15.result[16]
q_b[17] <= mux_pv7:mux15.result[17]
wren_a => decode_o37:decode12.enable
wren_b => decode_o37:decode13.enable


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst30|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram|altsyncram_8hi1:altsyncram10|decode_o37:decode12
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst30|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram|altsyncram_8hi1:altsyncram10|decode_o37:decode13
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst30|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram|altsyncram_8hi1:altsyncram10|decode_o37:decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst30|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram|altsyncram_8hi1:altsyncram10|mux_pv7:mux14
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[0].IN1
data[19] => result_node[1].IN1
data[20] => result_node[2].IN1
data[21] => result_node[3].IN1
data[22] => result_node[4].IN1
data[23] => result_node[5].IN1
data[24] => result_node[6].IN1
data[25] => result_node[7].IN1
data[26] => result_node[8].IN1
data[27] => result_node[9].IN1
data[28] => result_node[10].IN1
data[29] => result_node[11].IN1
data[30] => result_node[12].IN1
data[31] => result_node[13].IN1
data[32] => result_node[14].IN1
data[33] => result_node[15].IN1
data[34] => result_node[16].IN1
data[35] => result_node[17].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst30|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram|altsyncram_8hi1:altsyncram10|mux_pv7:mux15
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[0].IN1
data[19] => result_node[1].IN1
data[20] => result_node[2].IN1
data[21] => result_node[3].IN1
data[22] => result_node[4].IN1
data[23] => result_node[5].IN1
data[24] => result_node[6].IN1
data[25] => result_node[7].IN1
data[26] => result_node[8].IN1
data[27] => result_node[9].IN1
data[28] => result_node[10].IN1
data[29] => result_node[11].IN1
data[30] => result_node[12].IN1
data[31] => result_node[13].IN1
data[32] => result_node[14].IN1
data[33] => result_node[15].IN1
data[34] => result_node[16].IN1
data[35] => result_node[17].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst30|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst30|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|alt_synch_pipe_sdb:rs_dgwp
clock => dffpipe_qe9:dffpipe1.clock
clrn => dffpipe_qe9:dffpipe1.clrn
d[0] => dffpipe_qe9:dffpipe1.d[0]
d[1] => dffpipe_qe9:dffpipe1.d[1]
d[2] => dffpipe_qe9:dffpipe1.d[2]
d[3] => dffpipe_qe9:dffpipe1.d[3]
d[4] => dffpipe_qe9:dffpipe1.d[4]
d[5] => dffpipe_qe9:dffpipe1.d[5]
d[6] => dffpipe_qe9:dffpipe1.d[6]
d[7] => dffpipe_qe9:dffpipe1.d[7]
d[8] => dffpipe_qe9:dffpipe1.d[8]
d[9] => dffpipe_qe9:dffpipe1.d[9]
d[10] => dffpipe_qe9:dffpipe1.d[10]
q[0] <= dffpipe_qe9:dffpipe1.q[0]
q[1] <= dffpipe_qe9:dffpipe1.q[1]
q[2] <= dffpipe_qe9:dffpipe1.q[2]
q[3] <= dffpipe_qe9:dffpipe1.q[3]
q[4] <= dffpipe_qe9:dffpipe1.q[4]
q[5] <= dffpipe_qe9:dffpipe1.q[5]
q[6] <= dffpipe_qe9:dffpipe1.q[6]
q[7] <= dffpipe_qe9:dffpipe1.q[7]
q[8] <= dffpipe_qe9:dffpipe1.q[8]
q[9] <= dffpipe_qe9:dffpipe1.q[9]
q[10] <= dffpipe_qe9:dffpipe1.q[10]


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst30|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe1
clock => dffe2a[10].CLK
clock => dffe2a[9].CLK
clock => dffe2a[8].CLK
clock => dffe2a[7].CLK
clock => dffe2a[6].CLK
clock => dffe2a[5].CLK
clock => dffe2a[4].CLK
clock => dffe2a[3].CLK
clock => dffe2a[2].CLK
clock => dffe2a[1].CLK
clock => dffe2a[0].CLK
clock => dffe3a[10].CLK
clock => dffe3a[9].CLK
clock => dffe3a[8].CLK
clock => dffe3a[7].CLK
clock => dffe3a[6].CLK
clock => dffe3a[5].CLK
clock => dffe3a[4].CLK
clock => dffe3a[3].CLK
clock => dffe3a[2].CLK
clock => dffe3a[1].CLK
clock => dffe3a[0].CLK
clrn => dffe2a[10].ACLR
clrn => dffe2a[9].ACLR
clrn => dffe2a[8].ACLR
clrn => dffe2a[7].ACLR
clrn => dffe2a[6].ACLR
clrn => dffe2a[5].ACLR
clrn => dffe2a[4].ACLR
clrn => dffe2a[3].ACLR
clrn => dffe2a[2].ACLR
clrn => dffe2a[1].ACLR
clrn => dffe2a[0].ACLR
clrn => dffe3a[10].ACLR
clrn => dffe3a[9].ACLR
clrn => dffe3a[8].ACLR
clrn => dffe3a[7].ACLR
clrn => dffe3a[6].ACLR
clrn => dffe3a[5].ACLR
clrn => dffe3a[4].ACLR
clrn => dffe3a[3].ACLR
clrn => dffe3a[2].ACLR
clrn => dffe3a[1].ACLR
clrn => dffe3a[0].ACLR
d[0] => dffe2a[0].IN0
d[1] => dffe2a[1].IN0
d[2] => dffe2a[2].IN0
d[3] => dffe2a[3].IN0
d[4] => dffe2a[4].IN0
d[5] => dffe2a[5].IN0
d[6] => dffe2a[6].IN0
d[7] => dffe2a[7].IN0
d[8] => dffe2a[8].IN0
d[9] => dffe2a[9].IN0
d[10] => dffe2a[10].IN0
q[0] <= dffe3a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe3a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe3a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe3a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe3a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe3a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe3a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe3a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe3a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe3a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe3a[10].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst30|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_qe9:dffpipe4.clock
clrn => dffpipe_qe9:dffpipe4.clrn
d[0] => dffpipe_qe9:dffpipe4.d[0]
d[1] => dffpipe_qe9:dffpipe4.d[1]
d[2] => dffpipe_qe9:dffpipe4.d[2]
d[3] => dffpipe_qe9:dffpipe4.d[3]
d[4] => dffpipe_qe9:dffpipe4.d[4]
d[5] => dffpipe_qe9:dffpipe4.d[5]
d[6] => dffpipe_qe9:dffpipe4.d[6]
d[7] => dffpipe_qe9:dffpipe4.d[7]
d[8] => dffpipe_qe9:dffpipe4.d[8]
d[9] => dffpipe_qe9:dffpipe4.d[9]
d[10] => dffpipe_qe9:dffpipe4.d[10]
q[0] <= dffpipe_qe9:dffpipe4.q[0]
q[1] <= dffpipe_qe9:dffpipe4.q[1]
q[2] <= dffpipe_qe9:dffpipe4.q[2]
q[3] <= dffpipe_qe9:dffpipe4.q[3]
q[4] <= dffpipe_qe9:dffpipe4.q[4]
q[5] <= dffpipe_qe9:dffpipe4.q[5]
q[6] <= dffpipe_qe9:dffpipe4.q[6]
q[7] <= dffpipe_qe9:dffpipe4.q[7]
q[8] <= dffpipe_qe9:dffpipe4.q[8]
q[9] <= dffpipe_qe9:dffpipe4.q[9]
q[10] <= dffpipe_qe9:dffpipe4.q[10]


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst30|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe4
clock => dffe2a[10].CLK
clock => dffe2a[9].CLK
clock => dffe2a[8].CLK
clock => dffe2a[7].CLK
clock => dffe2a[6].CLK
clock => dffe2a[5].CLK
clock => dffe2a[4].CLK
clock => dffe2a[3].CLK
clock => dffe2a[2].CLK
clock => dffe2a[1].CLK
clock => dffe2a[0].CLK
clock => dffe3a[10].CLK
clock => dffe3a[9].CLK
clock => dffe3a[8].CLK
clock => dffe3a[7].CLK
clock => dffe3a[6].CLK
clock => dffe3a[5].CLK
clock => dffe3a[4].CLK
clock => dffe3a[3].CLK
clock => dffe3a[2].CLK
clock => dffe3a[1].CLK
clock => dffe3a[0].CLK
clrn => dffe2a[10].ACLR
clrn => dffe2a[9].ACLR
clrn => dffe2a[8].ACLR
clrn => dffe2a[7].ACLR
clrn => dffe2a[6].ACLR
clrn => dffe2a[5].ACLR
clrn => dffe2a[4].ACLR
clrn => dffe2a[3].ACLR
clrn => dffe2a[2].ACLR
clrn => dffe2a[1].ACLR
clrn => dffe2a[0].ACLR
clrn => dffe3a[10].ACLR
clrn => dffe3a[9].ACLR
clrn => dffe3a[8].ACLR
clrn => dffe3a[7].ACLR
clrn => dffe3a[6].ACLR
clrn => dffe3a[5].ACLR
clrn => dffe3a[4].ACLR
clrn => dffe3a[3].ACLR
clrn => dffe3a[2].ACLR
clrn => dffe3a[1].ACLR
clrn => dffe3a[0].ACLR
d[0] => dffe2a[0].IN0
d[1] => dffe2a[1].IN0
d[2] => dffe2a[2].IN0
d[3] => dffe2a[3].IN0
d[4] => dffe2a[4].IN0
d[5] => dffe2a[5].IN0
d[6] => dffe2a[6].IN0
d[7] => dffe2a[7].IN0
d[8] => dffe2a[8].IN0
d[9] => dffe2a[9].IN0
d[10] => dffe2a[10].IN0
q[0] <= dffe3a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe3a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe3a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe3a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe3a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe3a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe3a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe3a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe3a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe3a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe3a[10].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst30|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|cmpr_636:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst30|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|cmpr_636:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst30|shift18_par18:inst
Y[0] <= 38.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 31.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= 32.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= 33.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= 34.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= 35.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= 36.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= 37.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= 39.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= 40.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= 41.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= 42.DB_MAX_OUTPUT_PORT_TYPE
reset2 => 38.ACLR
reset2 => 24.ACLR
reset2 => 25.ACLR
reset2 => 27.ACLR
reset2 => 28.ACLR
reset2 => 29.ACLR
reset2 => 30.ACLR
reset2 => 32.ACLR
reset2 => 33.ACLR
reset2 => 34.ACLR
reset2 => 35.ACLR
reset2 => 36.ACLR
reset2 => 37.ACLR
reset2 => 39.ACLR
reset2 => 40.ACLR
reset2 => 41.ACLR
reset2 => 42.ACLR
reset2 => 31.ACLR
WR_RD => 38.CLK
WR_RD => 24.CLK
WR_RD => 25.CLK
WR_RD => 27.CLK
WR_RD => 28.CLK
WR_RD => 29.CLK
WR_RD => 30.CLK
WR_RD => 32.CLK
WR_RD => 33.CLK
WR_RD => 34.CLK
WR_RD => 35.CLK
WR_RD => 36.CLK
WR_RD => 37.CLK
WR_RD => 39.CLK
WR_RD => 40.CLK
WR_RD => 41.CLK
WR_RD => 42.CLK
WR_RD => 31.CLK
reset1 => 26.ACLR
reset1 => 7.ACLR
reset1 => 8.ACLR
reset1 => 9.ACLR
reset1 => 10.ACLR
reset1 => 11.ACLR
reset1 => 12.ACLR
reset1 => 14.ACLR
reset1 => 13.ACLR
reset1 => 15.ACLR
reset1 => 16.ACLR
reset1 => 17.ACLR
reset1 => 18.ACLR
reset1 => 19.ACLR
reset1 => 20.ACLR
reset1 => 21.ACLR
reset1 => 22.ACLR
reset1 => 23.ACLR
OUT18 => 26.CLK
OUT18 => 7.CLK
OUT18 => 8.CLK
OUT18 => 9.CLK
OUT18 => 10.CLK
OUT18 => 11.CLK
OUT18 => 12.CLK
OUT18 => 14.CLK
OUT18 => 13.CLK
OUT18 => 15.CLK
OUT18 => 16.CLK
OUT18 => 17.CLK
OUT18 => 18.CLK
OUT18 => 19.CLK
OUT18 => 20.CLK
OUT18 => 21.CLK
OUT18 => 22.CLK
OUT18 => 23.CLK
shiftin => 26.DATAIN


|program_CU_2018|blok_DATA_CDI_9des:inst10|oune1f:inst73
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|oune1f:inst72
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst17
Y[0] <= buf18_29nov:inst26.Y[0]
Y[1] <= buf18_29nov:inst26.Y[1]
Y[2] <= buf18_29nov:inst26.Y[2]
Y[3] <= buf18_29nov:inst26.Y[3]
Y[4] <= buf18_29nov:inst26.Y[4]
Y[5] <= buf18_29nov:inst26.Y[5]
Y[6] <= buf18_29nov:inst26.Y[6]
Y[7] <= buf18_29nov:inst26.Y[7]
Y[8] <= buf18_29nov:inst26.Y[8]
Y[9] <= buf18_29nov:inst26.Y[9]
Y[10] <= buf18_29nov:inst26.Y[10]
Y[11] <= buf18_29nov:inst26.Y[11]
Y[12] <= buf18_29nov:inst26.Y[12]
Y[13] <= buf18_29nov:inst26.Y[13]
Y[14] <= buf18_29nov:inst26.Y[14]
Y[15] <= buf18_29nov:inst26.Y[15]
Y[16] <= buf18_29nov:inst26.Y[16]
Y[17] <= buf18_29nov:inst26.Y[17]
RD1 => buf18_29nov:inst26.GN
RD1 => my_fifo18:inst3.rdreq
WR1 => my_fifo18:inst3.wrreq
WRCLK => my_fifo18:inst3.wrclk
RDCLK => my_fifo18:inst3.rdclk
sbros => my_fifo18:inst3.aclr
DATA_TEST => shift18_par18:inst.shiftin
RESET1 => shift18_par18:inst.reset1
OUT18 => shift18_par18:inst.OUT18
RESETA => shift18_par18:inst.reset2
WR_RD => shift18_par18:inst.WR_RD
80meg => ~NO_FANOUT~
sinhro => ~NO_FANOUT~


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst17|buf18_29nov:inst26
Y[0] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 22.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 23.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= 26.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= 32.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= 31.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= 33.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= 34.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= 35.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= 36.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= 37.DB_MAX_OUTPUT_PORT_TYPE
A[0] => 28.DATAIN
A[1] => 19.DATAIN
A[2] => 21.DATAIN
A[3] => 20.DATAIN
A[4] => 22.DATAIN
A[5] => 23.DATAIN
A[6] => 24.DATAIN
A[7] => 25.DATAIN
A[8] => 26.DATAIN
A[9] => 30.DATAIN
A[10] => 32.DATAIN
A[11] => 31.DATAIN
A[12] => 33.DATAIN
A[13] => 34.DATAIN
A[14] => 35.DATAIN
A[15] => 36.DATAIN
A[16] => 29.DATAIN
A[17] => 37.DATAIN
GN => 28.OE
GN => 19.OE
GN => 21.OE
GN => 20.OE
GN => 22.OE
GN => 23.OE
GN => 24.OE
GN => 25.OE
GN => 26.OE
GN => 30.OE
GN => 32.OE
GN => 31.OE
GN => 33.OE
GN => 34.OE
GN => 35.OE
GN => 36.OE
GN => 29.OE
GN => 37.OE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst17|my_fifo18:inst3
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
data[16] => dcfifo:dcfifo_component.data[16]
data[17] => dcfifo:dcfifo_component.data[17]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
q[9] <= dcfifo:dcfifo_component.q[9]
q[10] <= dcfifo:dcfifo_component.q[10]
q[11] <= dcfifo:dcfifo_component.q[11]
q[12] <= dcfifo:dcfifo_component.q[12]
q[13] <= dcfifo:dcfifo_component.q[13]
q[14] <= dcfifo:dcfifo_component.q[14]
q[15] <= dcfifo:dcfifo_component.q[15]
q[16] <= dcfifo:dcfifo_component.q[16]
q[17] <= dcfifo:dcfifo_component.q[17]


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst17|my_fifo18:inst3|dcfifo:dcfifo_component
data[0] => dcfifo_hrr1:auto_generated.data[0]
data[1] => dcfifo_hrr1:auto_generated.data[1]
data[2] => dcfifo_hrr1:auto_generated.data[2]
data[3] => dcfifo_hrr1:auto_generated.data[3]
data[4] => dcfifo_hrr1:auto_generated.data[4]
data[5] => dcfifo_hrr1:auto_generated.data[5]
data[6] => dcfifo_hrr1:auto_generated.data[6]
data[7] => dcfifo_hrr1:auto_generated.data[7]
data[8] => dcfifo_hrr1:auto_generated.data[8]
data[9] => dcfifo_hrr1:auto_generated.data[9]
data[10] => dcfifo_hrr1:auto_generated.data[10]
data[11] => dcfifo_hrr1:auto_generated.data[11]
data[12] => dcfifo_hrr1:auto_generated.data[12]
data[13] => dcfifo_hrr1:auto_generated.data[13]
data[14] => dcfifo_hrr1:auto_generated.data[14]
data[15] => dcfifo_hrr1:auto_generated.data[15]
data[16] => dcfifo_hrr1:auto_generated.data[16]
data[17] => dcfifo_hrr1:auto_generated.data[17]
q[0] <= dcfifo_hrr1:auto_generated.q[0]
q[1] <= dcfifo_hrr1:auto_generated.q[1]
q[2] <= dcfifo_hrr1:auto_generated.q[2]
q[3] <= dcfifo_hrr1:auto_generated.q[3]
q[4] <= dcfifo_hrr1:auto_generated.q[4]
q[5] <= dcfifo_hrr1:auto_generated.q[5]
q[6] <= dcfifo_hrr1:auto_generated.q[6]
q[7] <= dcfifo_hrr1:auto_generated.q[7]
q[8] <= dcfifo_hrr1:auto_generated.q[8]
q[9] <= dcfifo_hrr1:auto_generated.q[9]
q[10] <= dcfifo_hrr1:auto_generated.q[10]
q[11] <= dcfifo_hrr1:auto_generated.q[11]
q[12] <= dcfifo_hrr1:auto_generated.q[12]
q[13] <= dcfifo_hrr1:auto_generated.q[13]
q[14] <= dcfifo_hrr1:auto_generated.q[14]
q[15] <= dcfifo_hrr1:auto_generated.q[15]
q[16] <= dcfifo_hrr1:auto_generated.q[16]
q[17] <= dcfifo_hrr1:auto_generated.q[17]
rdclk => dcfifo_hrr1:auto_generated.rdclk
rdreq => dcfifo_hrr1:auto_generated.rdreq
wrclk => dcfifo_hrr1:auto_generated.wrclk
wrreq => dcfifo_hrr1:auto_generated.wrreq
aclr => dcfifo_hrr1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst17|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated
aclr => a_graycounter_ggc:wrptr_g1p.aclr
aclr => a_graycounter_fgc:wrptr_gp.aclr
aclr => altsyncram_saa1:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdptr_g[10].IN0
aclr => rs_dgwp_reg[10].IN0
aclr => ws_dgrp_reg[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_saa1:fifo_ram.data_a[0]
data[1] => altsyncram_saa1:fifo_ram.data_a[1]
data[2] => altsyncram_saa1:fifo_ram.data_a[2]
data[3] => altsyncram_saa1:fifo_ram.data_a[3]
data[4] => altsyncram_saa1:fifo_ram.data_a[4]
data[5] => altsyncram_saa1:fifo_ram.data_a[5]
data[6] => altsyncram_saa1:fifo_ram.data_a[6]
data[7] => altsyncram_saa1:fifo_ram.data_a[7]
data[8] => altsyncram_saa1:fifo_ram.data_a[8]
data[9] => altsyncram_saa1:fifo_ram.data_a[9]
data[10] => altsyncram_saa1:fifo_ram.data_a[10]
data[11] => altsyncram_saa1:fifo_ram.data_a[11]
data[12] => altsyncram_saa1:fifo_ram.data_a[12]
data[13] => altsyncram_saa1:fifo_ram.data_a[13]
data[14] => altsyncram_saa1:fifo_ram.data_a[14]
data[15] => altsyncram_saa1:fifo_ram.data_a[15]
data[16] => altsyncram_saa1:fifo_ram.data_a[16]
data[17] => altsyncram_saa1:fifo_ram.data_a[17]
q[0] <= altsyncram_saa1:fifo_ram.q_b[0]
q[1] <= altsyncram_saa1:fifo_ram.q_b[1]
q[2] <= altsyncram_saa1:fifo_ram.q_b[2]
q[3] <= altsyncram_saa1:fifo_ram.q_b[3]
q[4] <= altsyncram_saa1:fifo_ram.q_b[4]
q[5] <= altsyncram_saa1:fifo_ram.q_b[5]
q[6] <= altsyncram_saa1:fifo_ram.q_b[6]
q[7] <= altsyncram_saa1:fifo_ram.q_b[7]
q[8] <= altsyncram_saa1:fifo_ram.q_b[8]
q[9] <= altsyncram_saa1:fifo_ram.q_b[9]
q[10] <= altsyncram_saa1:fifo_ram.q_b[10]
q[11] <= altsyncram_saa1:fifo_ram.q_b[11]
q[12] <= altsyncram_saa1:fifo_ram.q_b[12]
q[13] <= altsyncram_saa1:fifo_ram.q_b[13]
q[14] <= altsyncram_saa1:fifo_ram.q_b[14]
q[15] <= altsyncram_saa1:fifo_ram.q_b[15]
q[16] <= altsyncram_saa1:fifo_ram.q_b[16]
q[17] <= altsyncram_saa1:fifo_ram.q_b[17]
rdclk => a_graycounter_p96:rdptr_g1p.clock
rdclk => altsyncram_saa1:fifo_ram.clock1
rdclk => _.IN0
rdclk => alt_synch_pipe_sdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdreq => altsyncram_saa1:fifo_ram.clocken1
rdreq => rdcnt_addr_ena.IN0
rdreq => rdptr_g[10].ENA
rdreq => rdptr_g[9].ENA
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_ggc:wrptr_g1p.clock
wrclk => a_graycounter_fgc:wrptr_gp.clock
wrclk => altsyncram_saa1:fifo_ram.clock0
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => a_graycounter_ggc:wrptr_g1p.cnt_en
wrreq => a_graycounter_fgc:wrptr_gp.cnt_en
wrreq => altsyncram_saa1:fifo_ram.wren_a


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst17|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|a_graycounter_p96:rdptr_g1p
aclr => counter3a[10].IN0
aclr => counter3a[9].IN0
aclr => counter3a[8].IN0
aclr => counter3a[7].IN0
aclr => counter3a[6].IN0
aclr => counter3a[5].IN0
aclr => counter3a[4].IN0
aclr => counter3a[3].IN0
aclr => counter3a[2].IN0
aclr => counter3a[1].IN0
aclr => counter3a[0].IN0
aclr => parity1.IN0
aclr => sub_parity2a1.IN0
aclr => sub_parity2a0.IN0
clock => counter3a[10].CLK
clock => counter3a[9].CLK
clock => counter3a[8].CLK
clock => counter3a[7].CLK
clock => counter3a[6].CLK
clock => counter3a[5].CLK
clock => counter3a[4].CLK
clock => counter3a[3].CLK
clock => counter3a[2].CLK
clock => counter3a[1].CLK
clock => counter3a[0].CLK
clock => parity1.CLK
clock => sub_parity2a0.CLK
clock => sub_parity2a1.CLK
clock => sub_parity2a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter3a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter3a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter3a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter3a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter3a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter3a[10].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst17|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|a_graycounter_ggc:wrptr_g1p
aclr => counter4a1.IN0
aclr => counter4a0.IN0
aclr => parity5.IN0
aclr => sub_parity6a[2].IN0
aclr => sub_parity6a[1].IN0
aclr => sub_parity6a[0].IN0
clock => counter4a0.CLK
clock => counter4a1.CLK
clock => counter4a2.CLK
clock => counter4a3.CLK
clock => counter4a4.CLK
clock => counter4a5.CLK
clock => counter4a6.CLK
clock => counter4a7.CLK
clock => counter4a8.CLK
clock => counter4a9.CLK
clock => counter4a10.CLK
clock => parity5.CLK
clock => sub_parity6a[2].CLK
clock => sub_parity6a[1].CLK
clock => sub_parity6a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter4a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter4a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter4a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter4a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter4a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter4a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter4a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter4a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter4a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter4a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter4a10.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst17|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|a_graycounter_fgc:wrptr_gp
aclr => counter9a[10].IN0
aclr => counter9a[9].IN0
aclr => counter9a[8].IN0
aclr => counter9a[7].IN0
aclr => counter9a[6].IN0
aclr => counter9a[5].IN0
aclr => counter9a[4].IN0
aclr => counter9a[3].IN0
aclr => counter9a[2].IN0
aclr => counter9a[1].IN0
aclr => counter9a[0].IN0
aclr => parity7.IN0
aclr => sub_parity8a1.IN0
aclr => sub_parity8a0.IN0
clock => counter9a[10].CLK
clock => counter9a[9].CLK
clock => counter9a[8].CLK
clock => counter9a[7].CLK
clock => counter9a[6].CLK
clock => counter9a[5].CLK
clock => counter9a[4].CLK
clock => counter9a[3].CLK
clock => counter9a[2].CLK
clock => counter9a[1].CLK
clock => counter9a[0].CLK
clock => parity7.CLK
clock => sub_parity8a0.CLK
clock => sub_parity8a1.CLK
clock => sub_parity8a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter9a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter9a[10].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst17|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram
aclr1 => altsyncram_8hi1:altsyncram10.aclr1
address_a[0] => altsyncram_8hi1:altsyncram10.address_b[0]
address_a[1] => altsyncram_8hi1:altsyncram10.address_b[1]
address_a[2] => altsyncram_8hi1:altsyncram10.address_b[2]
address_a[3] => altsyncram_8hi1:altsyncram10.address_b[3]
address_a[4] => altsyncram_8hi1:altsyncram10.address_b[4]
address_a[5] => altsyncram_8hi1:altsyncram10.address_b[5]
address_a[6] => altsyncram_8hi1:altsyncram10.address_b[6]
address_a[7] => altsyncram_8hi1:altsyncram10.address_b[7]
address_a[8] => altsyncram_8hi1:altsyncram10.address_b[8]
address_a[9] => altsyncram_8hi1:altsyncram10.address_b[9]
address_b[0] => altsyncram_8hi1:altsyncram10.address_a[0]
address_b[1] => altsyncram_8hi1:altsyncram10.address_a[1]
address_b[2] => altsyncram_8hi1:altsyncram10.address_a[2]
address_b[3] => altsyncram_8hi1:altsyncram10.address_a[3]
address_b[4] => altsyncram_8hi1:altsyncram10.address_a[4]
address_b[5] => altsyncram_8hi1:altsyncram10.address_a[5]
address_b[6] => altsyncram_8hi1:altsyncram10.address_a[6]
address_b[7] => altsyncram_8hi1:altsyncram10.address_a[7]
address_b[8] => altsyncram_8hi1:altsyncram10.address_a[8]
address_b[9] => altsyncram_8hi1:altsyncram10.address_a[9]
addressstall_b => altsyncram_8hi1:altsyncram10.addressstall_a
clock0 => altsyncram_8hi1:altsyncram10.clock1
clock1 => altsyncram_8hi1:altsyncram10.clock0
clocken1 => altsyncram_8hi1:altsyncram10.clocken0
data_a[0] => altsyncram_8hi1:altsyncram10.data_b[0]
data_a[1] => altsyncram_8hi1:altsyncram10.data_b[1]
data_a[2] => altsyncram_8hi1:altsyncram10.data_b[2]
data_a[3] => altsyncram_8hi1:altsyncram10.data_b[3]
data_a[4] => altsyncram_8hi1:altsyncram10.data_b[4]
data_a[5] => altsyncram_8hi1:altsyncram10.data_b[5]
data_a[6] => altsyncram_8hi1:altsyncram10.data_b[6]
data_a[7] => altsyncram_8hi1:altsyncram10.data_b[7]
data_a[8] => altsyncram_8hi1:altsyncram10.data_b[8]
data_a[9] => altsyncram_8hi1:altsyncram10.data_b[9]
data_a[10] => altsyncram_8hi1:altsyncram10.data_b[10]
data_a[11] => altsyncram_8hi1:altsyncram10.data_b[11]
data_a[12] => altsyncram_8hi1:altsyncram10.data_b[12]
data_a[13] => altsyncram_8hi1:altsyncram10.data_b[13]
data_a[14] => altsyncram_8hi1:altsyncram10.data_b[14]
data_a[15] => altsyncram_8hi1:altsyncram10.data_b[15]
data_a[16] => altsyncram_8hi1:altsyncram10.data_b[16]
data_a[17] => altsyncram_8hi1:altsyncram10.data_b[17]
q_b[0] <= altsyncram_8hi1:altsyncram10.q_a[0]
q_b[1] <= altsyncram_8hi1:altsyncram10.q_a[1]
q_b[2] <= altsyncram_8hi1:altsyncram10.q_a[2]
q_b[3] <= altsyncram_8hi1:altsyncram10.q_a[3]
q_b[4] <= altsyncram_8hi1:altsyncram10.q_a[4]
q_b[5] <= altsyncram_8hi1:altsyncram10.q_a[5]
q_b[6] <= altsyncram_8hi1:altsyncram10.q_a[6]
q_b[7] <= altsyncram_8hi1:altsyncram10.q_a[7]
q_b[8] <= altsyncram_8hi1:altsyncram10.q_a[8]
q_b[9] <= altsyncram_8hi1:altsyncram10.q_a[9]
q_b[10] <= altsyncram_8hi1:altsyncram10.q_a[10]
q_b[11] <= altsyncram_8hi1:altsyncram10.q_a[11]
q_b[12] <= altsyncram_8hi1:altsyncram10.q_a[12]
q_b[13] <= altsyncram_8hi1:altsyncram10.q_a[13]
q_b[14] <= altsyncram_8hi1:altsyncram10.q_a[14]
q_b[15] <= altsyncram_8hi1:altsyncram10.q_a[15]
q_b[16] <= altsyncram_8hi1:altsyncram10.q_a[16]
q_b[17] <= altsyncram_8hi1:altsyncram10.q_a[17]
wren_a => altsyncram_8hi1:altsyncram10.clocken1
wren_a => altsyncram_8hi1:altsyncram10.wren_b


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst17|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram|altsyncram_8hi1:altsyncram10
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
aclr1 => ram_block11a32.CLR1
aclr1 => ram_block11a33.CLR1
aclr1 => ram_block11a34.CLR1
aclr1 => ram_block11a35.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[0] => ram_block11a32.PORTAADDR
address_a[0] => ram_block11a33.PORTAADDR
address_a[0] => ram_block11a34.PORTAADDR
address_a[0] => ram_block11a35.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[1] => ram_block11a32.PORTAADDR1
address_a[1] => ram_block11a33.PORTAADDR1
address_a[1] => ram_block11a34.PORTAADDR1
address_a[1] => ram_block11a35.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[2] => ram_block11a32.PORTAADDR2
address_a[2] => ram_block11a33.PORTAADDR2
address_a[2] => ram_block11a34.PORTAADDR2
address_a[2] => ram_block11a35.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[3] => ram_block11a32.PORTAADDR3
address_a[3] => ram_block11a33.PORTAADDR3
address_a[3] => ram_block11a34.PORTAADDR3
address_a[3] => ram_block11a35.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[4] => ram_block11a32.PORTAADDR4
address_a[4] => ram_block11a33.PORTAADDR4
address_a[4] => ram_block11a34.PORTAADDR4
address_a[4] => ram_block11a35.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[5] => ram_block11a32.PORTAADDR5
address_a[5] => ram_block11a33.PORTAADDR5
address_a[5] => ram_block11a34.PORTAADDR5
address_a[5] => ram_block11a35.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[6] => ram_block11a32.PORTAADDR6
address_a[6] => ram_block11a33.PORTAADDR6
address_a[6] => ram_block11a34.PORTAADDR6
address_a[6] => ram_block11a35.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[7] => ram_block11a25.PORTAADDR7
address_a[7] => ram_block11a26.PORTAADDR7
address_a[7] => ram_block11a27.PORTAADDR7
address_a[7] => ram_block11a28.PORTAADDR7
address_a[7] => ram_block11a29.PORTAADDR7
address_a[7] => ram_block11a30.PORTAADDR7
address_a[7] => ram_block11a31.PORTAADDR7
address_a[7] => ram_block11a32.PORTAADDR7
address_a[7] => ram_block11a33.PORTAADDR7
address_a[7] => ram_block11a34.PORTAADDR7
address_a[7] => ram_block11a35.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[8] => ram_block11a16.PORTAADDR8
address_a[8] => ram_block11a17.PORTAADDR8
address_a[8] => ram_block11a18.PORTAADDR8
address_a[8] => ram_block11a19.PORTAADDR8
address_a[8] => ram_block11a20.PORTAADDR8
address_a[8] => ram_block11a21.PORTAADDR8
address_a[8] => ram_block11a22.PORTAADDR8
address_a[8] => ram_block11a23.PORTAADDR8
address_a[8] => ram_block11a24.PORTAADDR8
address_a[8] => ram_block11a25.PORTAADDR8
address_a[8] => ram_block11a26.PORTAADDR8
address_a[8] => ram_block11a27.PORTAADDR8
address_a[8] => ram_block11a28.PORTAADDR8
address_a[8] => ram_block11a29.PORTAADDR8
address_a[8] => ram_block11a30.PORTAADDR8
address_a[8] => ram_block11a31.PORTAADDR8
address_a[8] => ram_block11a32.PORTAADDR8
address_a[8] => ram_block11a33.PORTAADDR8
address_a[8] => ram_block11a34.PORTAADDR8
address_a[8] => ram_block11a35.PORTAADDR8
address_a[9] => _.IN0
address_a[9] => addrstall_reg_a[0].DATAIN
address_a[9] => _.IN0
address_a[9] => addr_store_a[0].DATAIN
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[0] => ram_block11a32.PORTBADDR
address_b[0] => ram_block11a33.PORTBADDR
address_b[0] => ram_block11a34.PORTBADDR
address_b[0] => ram_block11a35.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[1] => ram_block11a32.PORTBADDR1
address_b[1] => ram_block11a33.PORTBADDR1
address_b[1] => ram_block11a34.PORTBADDR1
address_b[1] => ram_block11a35.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[2] => ram_block11a32.PORTBADDR2
address_b[2] => ram_block11a33.PORTBADDR2
address_b[2] => ram_block11a34.PORTBADDR2
address_b[2] => ram_block11a35.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[3] => ram_block11a32.PORTBADDR3
address_b[3] => ram_block11a33.PORTBADDR3
address_b[3] => ram_block11a34.PORTBADDR3
address_b[3] => ram_block11a35.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[4] => ram_block11a32.PORTBADDR4
address_b[4] => ram_block11a33.PORTBADDR4
address_b[4] => ram_block11a34.PORTBADDR4
address_b[4] => ram_block11a35.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[5] => ram_block11a32.PORTBADDR5
address_b[5] => ram_block11a33.PORTBADDR5
address_b[5] => ram_block11a34.PORTBADDR5
address_b[5] => ram_block11a35.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[6] => ram_block11a32.PORTBADDR6
address_b[6] => ram_block11a33.PORTBADDR6
address_b[6] => ram_block11a34.PORTBADDR6
address_b[6] => ram_block11a35.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[7] => ram_block11a25.PORTBADDR7
address_b[7] => ram_block11a26.PORTBADDR7
address_b[7] => ram_block11a27.PORTBADDR7
address_b[7] => ram_block11a28.PORTBADDR7
address_b[7] => ram_block11a29.PORTBADDR7
address_b[7] => ram_block11a30.PORTBADDR7
address_b[7] => ram_block11a31.PORTBADDR7
address_b[7] => ram_block11a32.PORTBADDR7
address_b[7] => ram_block11a33.PORTBADDR7
address_b[7] => ram_block11a34.PORTBADDR7
address_b[7] => ram_block11a35.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[8] => ram_block11a16.PORTBADDR8
address_b[8] => ram_block11a17.PORTBADDR8
address_b[8] => ram_block11a18.PORTBADDR8
address_b[8] => ram_block11a19.PORTBADDR8
address_b[8] => ram_block11a20.PORTBADDR8
address_b[8] => ram_block11a21.PORTBADDR8
address_b[8] => ram_block11a22.PORTBADDR8
address_b[8] => ram_block11a23.PORTBADDR8
address_b[8] => ram_block11a24.PORTBADDR8
address_b[8] => ram_block11a25.PORTBADDR8
address_b[8] => ram_block11a26.PORTBADDR8
address_b[8] => ram_block11a27.PORTBADDR8
address_b[8] => ram_block11a28.PORTBADDR8
address_b[8] => ram_block11a29.PORTBADDR8
address_b[8] => ram_block11a30.PORTBADDR8
address_b[8] => ram_block11a31.PORTBADDR8
address_b[8] => ram_block11a32.PORTBADDR8
address_b[8] => ram_block11a33.PORTBADDR8
address_b[8] => ram_block11a34.PORTBADDR8
address_b[8] => ram_block11a35.PORTBADDR8
address_b[9] => address_reg_b[0].DATAIN
address_b[9] => decode_o37:decode13.data[0]
address_b[9] => decode_o37:decode_b.data[0]
addressstall_a => addr_store_a[0].IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => addrstall_reg_a[0].IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => ram_block11a0.PORTAADDRSTALL
addressstall_a => ram_block11a1.PORTAADDRSTALL
addressstall_a => ram_block11a2.PORTAADDRSTALL
addressstall_a => ram_block11a3.PORTAADDRSTALL
addressstall_a => ram_block11a4.PORTAADDRSTALL
addressstall_a => ram_block11a5.PORTAADDRSTALL
addressstall_a => ram_block11a6.PORTAADDRSTALL
addressstall_a => ram_block11a7.PORTAADDRSTALL
addressstall_a => ram_block11a8.PORTAADDRSTALL
addressstall_a => ram_block11a9.PORTAADDRSTALL
addressstall_a => ram_block11a10.PORTAADDRSTALL
addressstall_a => ram_block11a11.PORTAADDRSTALL
addressstall_a => ram_block11a12.PORTAADDRSTALL
addressstall_a => ram_block11a13.PORTAADDRSTALL
addressstall_a => ram_block11a14.PORTAADDRSTALL
addressstall_a => ram_block11a15.PORTAADDRSTALL
addressstall_a => ram_block11a16.PORTAADDRSTALL
addressstall_a => ram_block11a17.PORTAADDRSTALL
addressstall_a => ram_block11a18.PORTAADDRSTALL
addressstall_a => ram_block11a19.PORTAADDRSTALL
addressstall_a => ram_block11a20.PORTAADDRSTALL
addressstall_a => ram_block11a21.PORTAADDRSTALL
addressstall_a => ram_block11a22.PORTAADDRSTALL
addressstall_a => ram_block11a23.PORTAADDRSTALL
addressstall_a => ram_block11a24.PORTAADDRSTALL
addressstall_a => ram_block11a25.PORTAADDRSTALL
addressstall_a => ram_block11a26.PORTAADDRSTALL
addressstall_a => ram_block11a27.PORTAADDRSTALL
addressstall_a => ram_block11a28.PORTAADDRSTALL
addressstall_a => ram_block11a29.PORTAADDRSTALL
addressstall_a => ram_block11a30.PORTAADDRSTALL
addressstall_a => ram_block11a31.PORTAADDRSTALL
addressstall_a => ram_block11a32.PORTAADDRSTALL
addressstall_a => ram_block11a33.PORTAADDRSTALL
addressstall_a => ram_block11a34.PORTAADDRSTALL
addressstall_a => ram_block11a35.PORTAADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock0 => ram_block11a32.CLK0
clock0 => ram_block11a33.CLK0
clock0 => ram_block11a34.CLK0
clock0 => ram_block11a35.CLK0
clock0 => addr_store_a[0].CLK
clock0 => address_reg_a[0].CLK
clock0 => addrstall_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clock1 => ram_block11a32.CLK1
clock1 => ram_block11a33.CLK1
clock1 => ram_block11a34.CLK1
clock1 => ram_block11a35.CLK1
clock1 => address_reg_b[0].CLK
clocken0 => ram_block11a0.ENA0
clocken0 => ram_block11a1.ENA0
clocken0 => ram_block11a2.ENA0
clocken0 => ram_block11a3.ENA0
clocken0 => ram_block11a4.ENA0
clocken0 => ram_block11a5.ENA0
clocken0 => ram_block11a6.ENA0
clocken0 => ram_block11a7.ENA0
clocken0 => ram_block11a8.ENA0
clocken0 => ram_block11a9.ENA0
clocken0 => ram_block11a10.ENA0
clocken0 => ram_block11a11.ENA0
clocken0 => ram_block11a12.ENA0
clocken0 => ram_block11a13.ENA0
clocken0 => ram_block11a14.ENA0
clocken0 => ram_block11a15.ENA0
clocken0 => ram_block11a16.ENA0
clocken0 => ram_block11a17.ENA0
clocken0 => ram_block11a18.ENA0
clocken0 => ram_block11a19.ENA0
clocken0 => ram_block11a20.ENA0
clocken0 => ram_block11a21.ENA0
clocken0 => ram_block11a22.ENA0
clocken0 => ram_block11a23.ENA0
clocken0 => ram_block11a24.ENA0
clocken0 => ram_block11a25.ENA0
clocken0 => ram_block11a26.ENA0
clocken0 => ram_block11a27.ENA0
clocken0 => ram_block11a28.ENA0
clocken0 => ram_block11a29.ENA0
clocken0 => ram_block11a30.ENA0
clocken0 => ram_block11a31.ENA0
clocken0 => ram_block11a32.ENA0
clocken0 => ram_block11a33.ENA0
clocken0 => ram_block11a34.ENA0
clocken0 => ram_block11a35.ENA0
clocken0 => out_address_reg_a[0].ENA
clocken1 => decode_o37:decode_b.enable
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block11a0.PORTADATAIN
data_a[0] => ram_block11a18.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[1] => ram_block11a19.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[2] => ram_block11a20.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[3] => ram_block11a21.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[4] => ram_block11a22.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[5] => ram_block11a23.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[6] => ram_block11a24.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[7] => ram_block11a25.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[8] => ram_block11a26.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[9] => ram_block11a27.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[10] => ram_block11a28.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[11] => ram_block11a29.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[12] => ram_block11a30.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[13] => ram_block11a31.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[14] => ram_block11a32.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[15] => ram_block11a33.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[16] => ram_block11a34.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[17] => ram_block11a35.PORTADATAIN
data_b[0] => ram_block11a0.PORTBDATAIN
data_b[0] => ram_block11a18.PORTBDATAIN
data_b[1] => ram_block11a1.PORTBDATAIN
data_b[1] => ram_block11a19.PORTBDATAIN
data_b[2] => ram_block11a2.PORTBDATAIN
data_b[2] => ram_block11a20.PORTBDATAIN
data_b[3] => ram_block11a3.PORTBDATAIN
data_b[3] => ram_block11a21.PORTBDATAIN
data_b[4] => ram_block11a4.PORTBDATAIN
data_b[4] => ram_block11a22.PORTBDATAIN
data_b[5] => ram_block11a5.PORTBDATAIN
data_b[5] => ram_block11a23.PORTBDATAIN
data_b[6] => ram_block11a6.PORTBDATAIN
data_b[6] => ram_block11a24.PORTBDATAIN
data_b[7] => ram_block11a7.PORTBDATAIN
data_b[7] => ram_block11a25.PORTBDATAIN
data_b[8] => ram_block11a8.PORTBDATAIN
data_b[8] => ram_block11a26.PORTBDATAIN
data_b[9] => ram_block11a9.PORTBDATAIN
data_b[9] => ram_block11a27.PORTBDATAIN
data_b[10] => ram_block11a10.PORTBDATAIN
data_b[10] => ram_block11a28.PORTBDATAIN
data_b[11] => ram_block11a11.PORTBDATAIN
data_b[11] => ram_block11a29.PORTBDATAIN
data_b[12] => ram_block11a12.PORTBDATAIN
data_b[12] => ram_block11a30.PORTBDATAIN
data_b[13] => ram_block11a13.PORTBDATAIN
data_b[13] => ram_block11a31.PORTBDATAIN
data_b[14] => ram_block11a14.PORTBDATAIN
data_b[14] => ram_block11a32.PORTBDATAIN
data_b[15] => ram_block11a15.PORTBDATAIN
data_b[15] => ram_block11a33.PORTBDATAIN
data_b[16] => ram_block11a16.PORTBDATAIN
data_b[16] => ram_block11a34.PORTBDATAIN
data_b[17] => ram_block11a17.PORTBDATAIN
data_b[17] => ram_block11a35.PORTBDATAIN
q_a[0] <= mux_pv7:mux14.result[0]
q_a[1] <= mux_pv7:mux14.result[1]
q_a[2] <= mux_pv7:mux14.result[2]
q_a[3] <= mux_pv7:mux14.result[3]
q_a[4] <= mux_pv7:mux14.result[4]
q_a[5] <= mux_pv7:mux14.result[5]
q_a[6] <= mux_pv7:mux14.result[6]
q_a[7] <= mux_pv7:mux14.result[7]
q_a[8] <= mux_pv7:mux14.result[8]
q_a[9] <= mux_pv7:mux14.result[9]
q_a[10] <= mux_pv7:mux14.result[10]
q_a[11] <= mux_pv7:mux14.result[11]
q_a[12] <= mux_pv7:mux14.result[12]
q_a[13] <= mux_pv7:mux14.result[13]
q_a[14] <= mux_pv7:mux14.result[14]
q_a[15] <= mux_pv7:mux14.result[15]
q_a[16] <= mux_pv7:mux14.result[16]
q_a[17] <= mux_pv7:mux14.result[17]
q_b[0] <= mux_pv7:mux15.result[0]
q_b[1] <= mux_pv7:mux15.result[1]
q_b[2] <= mux_pv7:mux15.result[2]
q_b[3] <= mux_pv7:mux15.result[3]
q_b[4] <= mux_pv7:mux15.result[4]
q_b[5] <= mux_pv7:mux15.result[5]
q_b[6] <= mux_pv7:mux15.result[6]
q_b[7] <= mux_pv7:mux15.result[7]
q_b[8] <= mux_pv7:mux15.result[8]
q_b[9] <= mux_pv7:mux15.result[9]
q_b[10] <= mux_pv7:mux15.result[10]
q_b[11] <= mux_pv7:mux15.result[11]
q_b[12] <= mux_pv7:mux15.result[12]
q_b[13] <= mux_pv7:mux15.result[13]
q_b[14] <= mux_pv7:mux15.result[14]
q_b[15] <= mux_pv7:mux15.result[15]
q_b[16] <= mux_pv7:mux15.result[16]
q_b[17] <= mux_pv7:mux15.result[17]
wren_a => decode_o37:decode12.enable
wren_b => decode_o37:decode13.enable


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst17|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram|altsyncram_8hi1:altsyncram10|decode_o37:decode12
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst17|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram|altsyncram_8hi1:altsyncram10|decode_o37:decode13
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst17|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram|altsyncram_8hi1:altsyncram10|decode_o37:decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst17|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram|altsyncram_8hi1:altsyncram10|mux_pv7:mux14
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[0].IN1
data[19] => result_node[1].IN1
data[20] => result_node[2].IN1
data[21] => result_node[3].IN1
data[22] => result_node[4].IN1
data[23] => result_node[5].IN1
data[24] => result_node[6].IN1
data[25] => result_node[7].IN1
data[26] => result_node[8].IN1
data[27] => result_node[9].IN1
data[28] => result_node[10].IN1
data[29] => result_node[11].IN1
data[30] => result_node[12].IN1
data[31] => result_node[13].IN1
data[32] => result_node[14].IN1
data[33] => result_node[15].IN1
data[34] => result_node[16].IN1
data[35] => result_node[17].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst17|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|altsyncram_saa1:fifo_ram|altsyncram_8hi1:altsyncram10|mux_pv7:mux15
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[0].IN1
data[19] => result_node[1].IN1
data[20] => result_node[2].IN1
data[21] => result_node[3].IN1
data[22] => result_node[4].IN1
data[23] => result_node[5].IN1
data[24] => result_node[6].IN1
data[25] => result_node[7].IN1
data[26] => result_node[8].IN1
data[27] => result_node[9].IN1
data[28] => result_node[10].IN1
data[29] => result_node[11].IN1
data[30] => result_node[12].IN1
data[31] => result_node[13].IN1
data[32] => result_node[14].IN1
data[33] => result_node[15].IN1
data[34] => result_node[16].IN1
data[35] => result_node[17].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst17|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst17|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|alt_synch_pipe_sdb:rs_dgwp
clock => dffpipe_qe9:dffpipe1.clock
clrn => dffpipe_qe9:dffpipe1.clrn
d[0] => dffpipe_qe9:dffpipe1.d[0]
d[1] => dffpipe_qe9:dffpipe1.d[1]
d[2] => dffpipe_qe9:dffpipe1.d[2]
d[3] => dffpipe_qe9:dffpipe1.d[3]
d[4] => dffpipe_qe9:dffpipe1.d[4]
d[5] => dffpipe_qe9:dffpipe1.d[5]
d[6] => dffpipe_qe9:dffpipe1.d[6]
d[7] => dffpipe_qe9:dffpipe1.d[7]
d[8] => dffpipe_qe9:dffpipe1.d[8]
d[9] => dffpipe_qe9:dffpipe1.d[9]
d[10] => dffpipe_qe9:dffpipe1.d[10]
q[0] <= dffpipe_qe9:dffpipe1.q[0]
q[1] <= dffpipe_qe9:dffpipe1.q[1]
q[2] <= dffpipe_qe9:dffpipe1.q[2]
q[3] <= dffpipe_qe9:dffpipe1.q[3]
q[4] <= dffpipe_qe9:dffpipe1.q[4]
q[5] <= dffpipe_qe9:dffpipe1.q[5]
q[6] <= dffpipe_qe9:dffpipe1.q[6]
q[7] <= dffpipe_qe9:dffpipe1.q[7]
q[8] <= dffpipe_qe9:dffpipe1.q[8]
q[9] <= dffpipe_qe9:dffpipe1.q[9]
q[10] <= dffpipe_qe9:dffpipe1.q[10]


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst17|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe1
clock => dffe2a[10].CLK
clock => dffe2a[9].CLK
clock => dffe2a[8].CLK
clock => dffe2a[7].CLK
clock => dffe2a[6].CLK
clock => dffe2a[5].CLK
clock => dffe2a[4].CLK
clock => dffe2a[3].CLK
clock => dffe2a[2].CLK
clock => dffe2a[1].CLK
clock => dffe2a[0].CLK
clock => dffe3a[10].CLK
clock => dffe3a[9].CLK
clock => dffe3a[8].CLK
clock => dffe3a[7].CLK
clock => dffe3a[6].CLK
clock => dffe3a[5].CLK
clock => dffe3a[4].CLK
clock => dffe3a[3].CLK
clock => dffe3a[2].CLK
clock => dffe3a[1].CLK
clock => dffe3a[0].CLK
clrn => dffe2a[10].ACLR
clrn => dffe2a[9].ACLR
clrn => dffe2a[8].ACLR
clrn => dffe2a[7].ACLR
clrn => dffe2a[6].ACLR
clrn => dffe2a[5].ACLR
clrn => dffe2a[4].ACLR
clrn => dffe2a[3].ACLR
clrn => dffe2a[2].ACLR
clrn => dffe2a[1].ACLR
clrn => dffe2a[0].ACLR
clrn => dffe3a[10].ACLR
clrn => dffe3a[9].ACLR
clrn => dffe3a[8].ACLR
clrn => dffe3a[7].ACLR
clrn => dffe3a[6].ACLR
clrn => dffe3a[5].ACLR
clrn => dffe3a[4].ACLR
clrn => dffe3a[3].ACLR
clrn => dffe3a[2].ACLR
clrn => dffe3a[1].ACLR
clrn => dffe3a[0].ACLR
d[0] => dffe2a[0].IN0
d[1] => dffe2a[1].IN0
d[2] => dffe2a[2].IN0
d[3] => dffe2a[3].IN0
d[4] => dffe2a[4].IN0
d[5] => dffe2a[5].IN0
d[6] => dffe2a[6].IN0
d[7] => dffe2a[7].IN0
d[8] => dffe2a[8].IN0
d[9] => dffe2a[9].IN0
d[10] => dffe2a[10].IN0
q[0] <= dffe3a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe3a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe3a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe3a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe3a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe3a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe3a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe3a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe3a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe3a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe3a[10].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst17|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_qe9:dffpipe4.clock
clrn => dffpipe_qe9:dffpipe4.clrn
d[0] => dffpipe_qe9:dffpipe4.d[0]
d[1] => dffpipe_qe9:dffpipe4.d[1]
d[2] => dffpipe_qe9:dffpipe4.d[2]
d[3] => dffpipe_qe9:dffpipe4.d[3]
d[4] => dffpipe_qe9:dffpipe4.d[4]
d[5] => dffpipe_qe9:dffpipe4.d[5]
d[6] => dffpipe_qe9:dffpipe4.d[6]
d[7] => dffpipe_qe9:dffpipe4.d[7]
d[8] => dffpipe_qe9:dffpipe4.d[8]
d[9] => dffpipe_qe9:dffpipe4.d[9]
d[10] => dffpipe_qe9:dffpipe4.d[10]
q[0] <= dffpipe_qe9:dffpipe4.q[0]
q[1] <= dffpipe_qe9:dffpipe4.q[1]
q[2] <= dffpipe_qe9:dffpipe4.q[2]
q[3] <= dffpipe_qe9:dffpipe4.q[3]
q[4] <= dffpipe_qe9:dffpipe4.q[4]
q[5] <= dffpipe_qe9:dffpipe4.q[5]
q[6] <= dffpipe_qe9:dffpipe4.q[6]
q[7] <= dffpipe_qe9:dffpipe4.q[7]
q[8] <= dffpipe_qe9:dffpipe4.q[8]
q[9] <= dffpipe_qe9:dffpipe4.q[9]
q[10] <= dffpipe_qe9:dffpipe4.q[10]


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst17|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe4
clock => dffe2a[10].CLK
clock => dffe2a[9].CLK
clock => dffe2a[8].CLK
clock => dffe2a[7].CLK
clock => dffe2a[6].CLK
clock => dffe2a[5].CLK
clock => dffe2a[4].CLK
clock => dffe2a[3].CLK
clock => dffe2a[2].CLK
clock => dffe2a[1].CLK
clock => dffe2a[0].CLK
clock => dffe3a[10].CLK
clock => dffe3a[9].CLK
clock => dffe3a[8].CLK
clock => dffe3a[7].CLK
clock => dffe3a[6].CLK
clock => dffe3a[5].CLK
clock => dffe3a[4].CLK
clock => dffe3a[3].CLK
clock => dffe3a[2].CLK
clock => dffe3a[1].CLK
clock => dffe3a[0].CLK
clrn => dffe2a[10].ACLR
clrn => dffe2a[9].ACLR
clrn => dffe2a[8].ACLR
clrn => dffe2a[7].ACLR
clrn => dffe2a[6].ACLR
clrn => dffe2a[5].ACLR
clrn => dffe2a[4].ACLR
clrn => dffe2a[3].ACLR
clrn => dffe2a[2].ACLR
clrn => dffe2a[1].ACLR
clrn => dffe2a[0].ACLR
clrn => dffe3a[10].ACLR
clrn => dffe3a[9].ACLR
clrn => dffe3a[8].ACLR
clrn => dffe3a[7].ACLR
clrn => dffe3a[6].ACLR
clrn => dffe3a[5].ACLR
clrn => dffe3a[4].ACLR
clrn => dffe3a[3].ACLR
clrn => dffe3a[2].ACLR
clrn => dffe3a[1].ACLR
clrn => dffe3a[0].ACLR
d[0] => dffe2a[0].IN0
d[1] => dffe2a[1].IN0
d[2] => dffe2a[2].IN0
d[3] => dffe2a[3].IN0
d[4] => dffe2a[4].IN0
d[5] => dffe2a[5].IN0
d[6] => dffe2a[6].IN0
d[7] => dffe2a[7].IN0
d[8] => dffe2a[8].IN0
d[9] => dffe2a[9].IN0
d[10] => dffe2a[10].IN0
q[0] <= dffe3a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe3a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe3a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe3a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe3a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe3a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe3a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe3a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe3a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe3a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe3a[10].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst17|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|cmpr_636:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst17|my_fifo18:inst3|dcfifo:dcfifo_component|dcfifo_hrr1:auto_generated|cmpr_636:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|program_CU_2018|blok_DATA_CDI_9des:inst10|BlockData_1Des:inst17|shift18_par18:inst
Y[0] <= 38.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= 24.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= 25.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= 27.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= 28.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= 29.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= 30.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= 31.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= 32.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= 33.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= 34.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= 35.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= 36.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= 37.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= 39.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= 40.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= 41.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= 42.DB_MAX_OUTPUT_PORT_TYPE
reset2 => 38.ACLR
reset2 => 24.ACLR
reset2 => 25.ACLR
reset2 => 27.ACLR
reset2 => 28.ACLR
reset2 => 29.ACLR
reset2 => 30.ACLR
reset2 => 32.ACLR
reset2 => 33.ACLR
reset2 => 34.ACLR
reset2 => 35.ACLR
reset2 => 36.ACLR
reset2 => 37.ACLR
reset2 => 39.ACLR
reset2 => 40.ACLR
reset2 => 41.ACLR
reset2 => 42.ACLR
reset2 => 31.ACLR
WR_RD => 38.CLK
WR_RD => 24.CLK
WR_RD => 25.CLK
WR_RD => 27.CLK
WR_RD => 28.CLK
WR_RD => 29.CLK
WR_RD => 30.CLK
WR_RD => 32.CLK
WR_RD => 33.CLK
WR_RD => 34.CLK
WR_RD => 35.CLK
WR_RD => 36.CLK
WR_RD => 37.CLK
WR_RD => 39.CLK
WR_RD => 40.CLK
WR_RD => 41.CLK
WR_RD => 42.CLK
WR_RD => 31.CLK
reset1 => 26.ACLR
reset1 => 7.ACLR
reset1 => 8.ACLR
reset1 => 9.ACLR
reset1 => 10.ACLR
reset1 => 11.ACLR
reset1 => 12.ACLR
reset1 => 14.ACLR
reset1 => 13.ACLR
reset1 => 15.ACLR
reset1 => 16.ACLR
reset1 => 17.ACLR
reset1 => 18.ACLR
reset1 => 19.ACLR
reset1 => 20.ACLR
reset1 => 21.ACLR
reset1 => 22.ACLR
reset1 => 23.ACLR
OUT18 => 26.CLK
OUT18 => 7.CLK
OUT18 => 8.CLK
OUT18 => 9.CLK
OUT18 => 10.CLK
OUT18 => 11.CLK
OUT18 => 12.CLK
OUT18 => 14.CLK
OUT18 => 13.CLK
OUT18 => 15.CLK
OUT18 => 16.CLK
OUT18 => 17.CLK
OUT18 => 18.CLK
OUT18 => 19.CLK
OUT18 => 20.CLK
OUT18 => 21.CLK
OUT18 => 22.CLK
OUT18 => 23.CLK
shiftin => 26.DATAIN


|program_CU_2018|blok_DATA_CDI_9des:inst10|oune1f:inst71
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|blok_DATA_CDI_9des:inst10|oune1f:inst70
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|Block_Synchro_Data:inst96
OUT18 <= lpm_shiftreg3:inst89.shiftout
LD => lpm_shiftreg3:inst89.load
LD => oune1f:inst93.in1
LD => lpm_shiftreg4:inst95.load
SINHRO => inst94.IN0
SINHRO => inst91.IN1
80MEG => inst77.IN0
80MEG => inst85.CLK
80MEG => inst80.IN0
80MEG => oune1f:inst93.clk1
RESETA => inst42.IN0
FINISH => inst42.IN1
DATA => inst71.ACLR
DATA => inst69.IN0
240MEG => lpm_counter9:inst65.clock
_SBROS => lpm_shiftreg3:inst89.aclr
_SBROS => lpm_shiftreg4:inst95.aclr
QQ[0] => lpm_shiftreg3:inst89.data[0]
QQ[1] => lpm_shiftreg3:inst89.data[1]
QQ[2] => lpm_shiftreg3:inst89.data[2]
QQ[3] => lpm_shiftreg3:inst89.data[3]
QQ[4] => lpm_shiftreg3:inst89.data[4]
QQ[5] => lpm_shiftreg3:inst89.data[5]
QQ[6] => lpm_shiftreg3:inst89.data[6]
QQ[7] => lpm_shiftreg3:inst89.data[7]
QQ[8] => lpm_shiftreg3:inst89.data[8]
QQ[9] => lpm_shiftreg3:inst89.data[9]
QQ[10] => lpm_shiftreg3:inst89.data[10]
QQ[11] => lpm_shiftreg3:inst89.data[11]
QQ[12] => lpm_shiftreg3:inst89.data[12]
QQ[13] => lpm_shiftreg3:inst89.data[13]
QQ[14] => lpm_shiftreg3:inst89.data[14]
QQ[15] => lpm_shiftreg3:inst89.data[15]
QQ[16] => lpm_shiftreg3:inst89.data[16]
QQ[17] => lpm_shiftreg3:inst89.data[17]
QQ[18] => lpm_shiftreg3:inst89.data[18]
QQ[19] => lpm_shiftreg3:inst89.data[19]
QQ[20] => lpm_shiftreg3:inst89.data[20]
QQ[21] => lpm_shiftreg3:inst89.data[21]
QQ[22] => lpm_shiftreg3:inst89.data[22]
QQ[23] => lpm_shiftreg3:inst89.data[23]
QQ[24] => lpm_shiftreg3:inst89.data[24]
QQ[25] => lpm_shiftreg3:inst89.data[25]
QQ[26] => lpm_shiftreg3:inst89.data[26]
QQ[27] => lpm_shiftreg3:inst89.data[27]
QQ[28] => lpm_shiftreg3:inst89.data[28]
QQ[29] => lpm_shiftreg3:inst89.data[29]
QQ[30] => lpm_shiftreg3:inst89.data[30]
QQ[31] => lpm_shiftreg3:inst89.data[31]
QQ[32] => lpm_shiftreg3:inst89.data[32]
QQ[33] => lpm_shiftreg3:inst89.data[33]
QQ[34] => lpm_shiftreg3:inst89.data[34]
QQ[35] => lpm_shiftreg3:inst89.data[35]
QQ[36] => lpm_shiftreg3:inst89.data[36]
QQ[37] => lpm_shiftreg3:inst89.data[37]
OUT19 <= lpm_shiftreg4:inst95.shiftout
ZSE[0] => lpm_shiftreg4:inst95.data[0]
ZSE[1] => lpm_shiftreg4:inst95.data[1]
ZSE[2] => lpm_shiftreg4:inst95.data[2]
ZSE[3] => lpm_shiftreg4:inst95.data[3]
ZSE[4] => lpm_shiftreg4:inst95.data[4]
ZSE[5] => lpm_shiftreg4:inst95.data[5]
ZSE[6] => lpm_shiftreg4:inst95.data[6]
ZSE[7] => lpm_shiftreg4:inst95.data[7]
ZSE[8] => lpm_shiftreg4:inst95.data[8]
ZSE[9] => lpm_shiftreg4:inst95.data[9]
ZSE[10] => lpm_shiftreg4:inst95.data[10]
ZSE[11] => lpm_shiftreg4:inst95.data[11]
ZSE[12] => lpm_shiftreg4:inst95.data[12]
ZSE[13] => lpm_shiftreg4:inst95.data[13]
ZSE[14] => lpm_shiftreg4:inst95.data[14]
ZSE[15] => lpm_shiftreg4:inst95.data[15]
ZSE[16] => lpm_shiftreg4:inst95.data[16]
ZSE[17] => lpm_shiftreg4:inst95.data[17]
ZSE[18] => lpm_shiftreg4:inst95.data[18]
ZSE[19] => lpm_shiftreg4:inst95.data[19]
ZSE[20] => lpm_shiftreg4:inst95.data[20]
ZSE[21] => lpm_shiftreg4:inst95.data[21]
ZSE[22] => lpm_shiftreg4:inst95.data[22]
ZSE[23] => lpm_shiftreg4:inst95.data[23]
ZSE[24] => lpm_shiftreg4:inst95.data[24]
ZSE[25] => lpm_shiftreg4:inst95.data[25]
ZSE[26] => lpm_shiftreg4:inst95.data[26]
ZSE[27] => lpm_shiftreg4:inst95.data[27]
ZSE[28] => lpm_shiftreg4:inst95.data[28]
ZSE[29] => lpm_shiftreg4:inst95.data[29]
ZSE[30] => lpm_shiftreg4:inst95.data[30]
ZSE[31] => lpm_shiftreg4:inst95.data[31]
ZSE[32] => lpm_shiftreg4:inst95.data[32]
ZSE[33] => lpm_shiftreg4:inst95.data[33]
ZSE[34] => lpm_shiftreg4:inst95.data[34]
ZSE[35] => lpm_shiftreg4:inst95.data[35]
ZSE[36] => lpm_shiftreg4:inst95.data[36]
ZSE[37] => lpm_shiftreg4:inst95.data[37]


|program_CU_2018|Block_Synchro_Data:inst96|lpm_shiftreg3:inst89
aclr => lpm_shiftreg:LPM_SHIFTREG_component.aclr
clock => lpm_shiftreg:LPM_SHIFTREG_component.clock
data[0] => lpm_shiftreg:LPM_SHIFTREG_component.data[0]
data[1] => lpm_shiftreg:LPM_SHIFTREG_component.data[1]
data[2] => lpm_shiftreg:LPM_SHIFTREG_component.data[2]
data[3] => lpm_shiftreg:LPM_SHIFTREG_component.data[3]
data[4] => lpm_shiftreg:LPM_SHIFTREG_component.data[4]
data[5] => lpm_shiftreg:LPM_SHIFTREG_component.data[5]
data[6] => lpm_shiftreg:LPM_SHIFTREG_component.data[6]
data[7] => lpm_shiftreg:LPM_SHIFTREG_component.data[7]
data[8] => lpm_shiftreg:LPM_SHIFTREG_component.data[8]
data[9] => lpm_shiftreg:LPM_SHIFTREG_component.data[9]
data[10] => lpm_shiftreg:LPM_SHIFTREG_component.data[10]
data[11] => lpm_shiftreg:LPM_SHIFTREG_component.data[11]
data[12] => lpm_shiftreg:LPM_SHIFTREG_component.data[12]
data[13] => lpm_shiftreg:LPM_SHIFTREG_component.data[13]
data[14] => lpm_shiftreg:LPM_SHIFTREG_component.data[14]
data[15] => lpm_shiftreg:LPM_SHIFTREG_component.data[15]
data[16] => lpm_shiftreg:LPM_SHIFTREG_component.data[16]
data[17] => lpm_shiftreg:LPM_SHIFTREG_component.data[17]
data[18] => lpm_shiftreg:LPM_SHIFTREG_component.data[18]
data[19] => lpm_shiftreg:LPM_SHIFTREG_component.data[19]
data[20] => lpm_shiftreg:LPM_SHIFTREG_component.data[20]
data[21] => lpm_shiftreg:LPM_SHIFTREG_component.data[21]
data[22] => lpm_shiftreg:LPM_SHIFTREG_component.data[22]
data[23] => lpm_shiftreg:LPM_SHIFTREG_component.data[23]
data[24] => lpm_shiftreg:LPM_SHIFTREG_component.data[24]
data[25] => lpm_shiftreg:LPM_SHIFTREG_component.data[25]
data[26] => lpm_shiftreg:LPM_SHIFTREG_component.data[26]
data[27] => lpm_shiftreg:LPM_SHIFTREG_component.data[27]
data[28] => lpm_shiftreg:LPM_SHIFTREG_component.data[28]
data[29] => lpm_shiftreg:LPM_SHIFTREG_component.data[29]
data[30] => lpm_shiftreg:LPM_SHIFTREG_component.data[30]
data[31] => lpm_shiftreg:LPM_SHIFTREG_component.data[31]
data[32] => lpm_shiftreg:LPM_SHIFTREG_component.data[32]
data[33] => lpm_shiftreg:LPM_SHIFTREG_component.data[33]
data[34] => lpm_shiftreg:LPM_SHIFTREG_component.data[34]
data[35] => lpm_shiftreg:LPM_SHIFTREG_component.data[35]
data[36] => lpm_shiftreg:LPM_SHIFTREG_component.data[36]
data[37] => lpm_shiftreg:LPM_SHIFTREG_component.data[37]
load => lpm_shiftreg:LPM_SHIFTREG_component.load
shiftin => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
shiftout <= lpm_shiftreg:LPM_SHIFTREG_component.shiftout


|program_CU_2018|Block_Synchro_Data:inst96|lpm_shiftreg3:inst89|LPM_SHIFTREG:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[37].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q[37].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|Block_Synchro_Data:inst96|lpm_compare29:inst75
clock => lpm_compare:LPM_COMPARE_component.clock
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
dataa[8] => lpm_compare:LPM_COMPARE_component.dataa[8]
dataa[9] => lpm_compare:LPM_COMPARE_component.dataa[9]
dataa[10] => lpm_compare:LPM_COMPARE_component.dataa[10]
dataa[11] => lpm_compare:LPM_COMPARE_component.dataa[11]
dataa[12] => lpm_compare:LPM_COMPARE_component.dataa[12]
dataa[13] => lpm_compare:LPM_COMPARE_component.dataa[13]
dataa[14] => lpm_compare:LPM_COMPARE_component.dataa[14]
dataa[15] => lpm_compare:LPM_COMPARE_component.dataa[15]
agb <= lpm_compare:LPM_COMPARE_component.agb


|program_CU_2018|Block_Synchro_Data:inst96|lpm_compare29:inst75|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_t6l:auto_generated.dataa[0]
dataa[1] => cmpr_t6l:auto_generated.dataa[1]
dataa[2] => cmpr_t6l:auto_generated.dataa[2]
dataa[3] => cmpr_t6l:auto_generated.dataa[3]
dataa[4] => cmpr_t6l:auto_generated.dataa[4]
dataa[5] => cmpr_t6l:auto_generated.dataa[5]
dataa[6] => cmpr_t6l:auto_generated.dataa[6]
dataa[7] => cmpr_t6l:auto_generated.dataa[7]
dataa[8] => cmpr_t6l:auto_generated.dataa[8]
dataa[9] => cmpr_t6l:auto_generated.dataa[9]
dataa[10] => cmpr_t6l:auto_generated.dataa[10]
dataa[11] => cmpr_t6l:auto_generated.dataa[11]
dataa[12] => cmpr_t6l:auto_generated.dataa[12]
dataa[13] => cmpr_t6l:auto_generated.dataa[13]
dataa[14] => cmpr_t6l:auto_generated.dataa[14]
dataa[15] => cmpr_t6l:auto_generated.dataa[15]
datab[0] => cmpr_t6l:auto_generated.datab[0]
datab[1] => cmpr_t6l:auto_generated.datab[1]
datab[2] => cmpr_t6l:auto_generated.datab[2]
datab[3] => cmpr_t6l:auto_generated.datab[3]
datab[4] => cmpr_t6l:auto_generated.datab[4]
datab[5] => cmpr_t6l:auto_generated.datab[5]
datab[6] => cmpr_t6l:auto_generated.datab[6]
datab[7] => cmpr_t6l:auto_generated.datab[7]
datab[8] => cmpr_t6l:auto_generated.datab[8]
datab[9] => cmpr_t6l:auto_generated.datab[9]
datab[10] => cmpr_t6l:auto_generated.datab[10]
datab[11] => cmpr_t6l:auto_generated.datab[11]
datab[12] => cmpr_t6l:auto_generated.datab[12]
datab[13] => cmpr_t6l:auto_generated.datab[13]
datab[14] => cmpr_t6l:auto_generated.datab[14]
datab[15] => cmpr_t6l:auto_generated.datab[15]
clock => cmpr_t6l:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_t6l:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|program_CU_2018|Block_Synchro_Data:inst96|lpm_compare29:inst75|lpm_compare:LPM_COMPARE_component|cmpr_t6l:auto_generated
agb <= agb_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
clock => agb_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1


|program_CU_2018|Block_Synchro_Data:inst96|lpm_counter10:inst74
aclr => lpm_counter:LPM_COUNTER_component.aclr
clock => lpm_counter:LPM_COUNTER_component.clock
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]
q[10] <= lpm_counter:LPM_COUNTER_component.q[10]
q[11] <= lpm_counter:LPM_COUNTER_component.q[11]
q[12] <= lpm_counter:LPM_COUNTER_component.q[12]
q[13] <= lpm_counter:LPM_COUNTER_component.q[13]
q[14] <= lpm_counter:LPM_COUNTER_component.q[14]
q[15] <= lpm_counter:LPM_COUNTER_component.q[15]


|program_CU_2018|Block_Synchro_Data:inst96|lpm_counter10:inst74|LPM_COUNTER:LPM_COUNTER_component
clock => cntr_d4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_d4i:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_d4i:auto_generated.q[0]
q[1] <= cntr_d4i:auto_generated.q[1]
q[2] <= cntr_d4i:auto_generated.q[2]
q[3] <= cntr_d4i:auto_generated.q[3]
q[4] <= cntr_d4i:auto_generated.q[4]
q[5] <= cntr_d4i:auto_generated.q[5]
q[6] <= cntr_d4i:auto_generated.q[6]
q[7] <= cntr_d4i:auto_generated.q[7]
q[8] <= cntr_d4i:auto_generated.q[8]
q[9] <= cntr_d4i:auto_generated.q[9]
q[10] <= cntr_d4i:auto_generated.q[10]
q[11] <= cntr_d4i:auto_generated.q[11]
q[12] <= cntr_d4i:auto_generated.q[12]
q[13] <= cntr_d4i:auto_generated.q[13]
q[14] <= cntr_d4i:auto_generated.q[14]
q[15] <= cntr_d4i:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|program_CU_2018|Block_Synchro_Data:inst96|lpm_counter10:inst74|LPM_COUNTER:LPM_COUNTER_component|cntr_d4i:auto_generated
aclr => counter_reg_bit1a[15].ACLR
aclr => counter_reg_bit1a[14].ACLR
aclr => counter_reg_bit1a[13].ACLR
aclr => counter_reg_bit1a[12].ACLR
aclr => counter_reg_bit1a[11].ACLR
aclr => counter_reg_bit1a[10].ACLR
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
q[14] <= counter_reg_bit1a[14].REGOUT
q[15] <= counter_reg_bit1a[15].REGOUT


|program_CU_2018|Block_Synchro_Data:inst96|lpm_compare28:inst70
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
aeb <= lpm_compare:LPM_COMPARE_component.aeb


|program_CU_2018|Block_Synchro_Data:inst96|lpm_compare28:inst70|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_k7j:auto_generated.dataa[0]
dataa[1] => cmpr_k7j:auto_generated.dataa[1]
dataa[2] => cmpr_k7j:auto_generated.dataa[2]
dataa[3] => cmpr_k7j:auto_generated.dataa[3]
dataa[4] => cmpr_k7j:auto_generated.dataa[4]
dataa[5] => cmpr_k7j:auto_generated.dataa[5]
dataa[6] => cmpr_k7j:auto_generated.dataa[6]
dataa[7] => cmpr_k7j:auto_generated.dataa[7]
datab[0] => cmpr_k7j:auto_generated.datab[0]
datab[1] => cmpr_k7j:auto_generated.datab[1]
datab[2] => cmpr_k7j:auto_generated.datab[2]
datab[3] => cmpr_k7j:auto_generated.datab[3]
datab[4] => cmpr_k7j:auto_generated.datab[4]
datab[5] => cmpr_k7j:auto_generated.datab[5]
datab[6] => cmpr_k7j:auto_generated.datab[6]
datab[7] => cmpr_k7j:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_k7j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|program_CU_2018|Block_Synchro_Data:inst96|lpm_compare28:inst70|lpm_compare:LPM_COMPARE_component|cmpr_k7j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|program_CU_2018|Block_Synchro_Data:inst96|lpm_counter9:inst65
aclr => lpm_counter:LPM_COUNTER_component.aclr
clock => lpm_counter:LPM_COUNTER_component.clock
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]


|program_CU_2018|Block_Synchro_Data:inst96|lpm_counter9:inst65|LPM_COUNTER:LPM_COUNTER_component
clock => cntr_u2i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_u2i:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_u2i:auto_generated.q[0]
q[1] <= cntr_u2i:auto_generated.q[1]
q[2] <= cntr_u2i:auto_generated.q[2]
q[3] <= cntr_u2i:auto_generated.q[3]
q[4] <= cntr_u2i:auto_generated.q[4]
q[5] <= cntr_u2i:auto_generated.q[5]
q[6] <= cntr_u2i:auto_generated.q[6]
q[7] <= cntr_u2i:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|program_CU_2018|Block_Synchro_Data:inst96|lpm_counter9:inst65|LPM_COUNTER:LPM_COUNTER_component|cntr_u2i:auto_generated
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT


|program_CU_2018|Block_Synchro_Data:inst96|oune1f:inst93
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|Block_Synchro_Data:inst96|lpm_shiftreg4:inst95
aclr => lpm_shiftreg:LPM_SHIFTREG_component.aclr
clock => lpm_shiftreg:LPM_SHIFTREG_component.clock
data[0] => lpm_shiftreg:LPM_SHIFTREG_component.data[0]
data[1] => lpm_shiftreg:LPM_SHIFTREG_component.data[1]
data[2] => lpm_shiftreg:LPM_SHIFTREG_component.data[2]
data[3] => lpm_shiftreg:LPM_SHIFTREG_component.data[3]
data[4] => lpm_shiftreg:LPM_SHIFTREG_component.data[4]
data[5] => lpm_shiftreg:LPM_SHIFTREG_component.data[5]
data[6] => lpm_shiftreg:LPM_SHIFTREG_component.data[6]
data[7] => lpm_shiftreg:LPM_SHIFTREG_component.data[7]
data[8] => lpm_shiftreg:LPM_SHIFTREG_component.data[8]
data[9] => lpm_shiftreg:LPM_SHIFTREG_component.data[9]
data[10] => lpm_shiftreg:LPM_SHIFTREG_component.data[10]
data[11] => lpm_shiftreg:LPM_SHIFTREG_component.data[11]
data[12] => lpm_shiftreg:LPM_SHIFTREG_component.data[12]
data[13] => lpm_shiftreg:LPM_SHIFTREG_component.data[13]
data[14] => lpm_shiftreg:LPM_SHIFTREG_component.data[14]
data[15] => lpm_shiftreg:LPM_SHIFTREG_component.data[15]
data[16] => lpm_shiftreg:LPM_SHIFTREG_component.data[16]
data[17] => lpm_shiftreg:LPM_SHIFTREG_component.data[17]
data[18] => lpm_shiftreg:LPM_SHIFTREG_component.data[18]
data[19] => lpm_shiftreg:LPM_SHIFTREG_component.data[19]
data[20] => lpm_shiftreg:LPM_SHIFTREG_component.data[20]
data[21] => lpm_shiftreg:LPM_SHIFTREG_component.data[21]
data[22] => lpm_shiftreg:LPM_SHIFTREG_component.data[22]
data[23] => lpm_shiftreg:LPM_SHIFTREG_component.data[23]
data[24] => lpm_shiftreg:LPM_SHIFTREG_component.data[24]
data[25] => lpm_shiftreg:LPM_SHIFTREG_component.data[25]
data[26] => lpm_shiftreg:LPM_SHIFTREG_component.data[26]
data[27] => lpm_shiftreg:LPM_SHIFTREG_component.data[27]
data[28] => lpm_shiftreg:LPM_SHIFTREG_component.data[28]
data[29] => lpm_shiftreg:LPM_SHIFTREG_component.data[29]
data[30] => lpm_shiftreg:LPM_SHIFTREG_component.data[30]
data[31] => lpm_shiftreg:LPM_SHIFTREG_component.data[31]
data[32] => lpm_shiftreg:LPM_SHIFTREG_component.data[32]
data[33] => lpm_shiftreg:LPM_SHIFTREG_component.data[33]
data[34] => lpm_shiftreg:LPM_SHIFTREG_component.data[34]
data[35] => lpm_shiftreg:LPM_SHIFTREG_component.data[35]
data[36] => lpm_shiftreg:LPM_SHIFTREG_component.data[36]
data[37] => lpm_shiftreg:LPM_SHIFTREG_component.data[37]
load => lpm_shiftreg:LPM_SHIFTREG_component.load
shiftin => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
shiftout <= lpm_shiftreg:LPM_SHIFTREG_component.shiftout


|program_CU_2018|Block_Synchro_Data:inst96|lpm_shiftreg4:inst95|LPM_SHIFTREG:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[37].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q[37].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|oune1f:inst48
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|oune1f:inst44
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|count64_2018:inst50
QA <= 30.DB_MAX_OUTPUT_PORT_TYPE
CLR => 30.ACLR
CLR => 65.ACLR
CLR => 31.ACLR
CLR => 32.ACLR
CLR => 59.ACLR
CLR => 66.ACLR
UP => 42.IN0
QE <= 65.DB_MAX_OUTPUT_PORT_TYPE
CON <= inst.DB_MAX_OUTPUT_PORT_TYPE
QD <= 59.DB_MAX_OUTPUT_PORT_TYPE
QC <= 32.DB_MAX_OUTPUT_PORT_TYPE
QB <= 31.DB_MAX_OUTPUT_PORT_TYPE
QF <= 66.DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|oune1f:inst47
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|lpm_constant2:inst58
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]


|program_CU_2018|lpm_constant2:inst58|LPM_CONSTANT:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>


|program_CU_2018|lpm_constant1:inst57
result[0] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[0]
result[1] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[1]
result[2] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[2]
result[3] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[3]
result[4] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[4]
result[5] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[5]
result[6] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[6]
result[7] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[7]
result[8] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[8]
result[9] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[9]
result[10] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[10]
result[11] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[11]
result[12] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[12]
result[13] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[13]
result[14] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[14]
result[15] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[15]
result[16] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[16]
result[17] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[17]
result[18] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[18]
result[19] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[19]
result[20] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[20]
result[21] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[21]
result[22] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[22]
result[23] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[23]
result[24] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[24]
result[25] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[25]
result[26] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[26]
result[27] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[27]
result[28] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[28]
result[29] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[29]
result[30] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[30]
result[31] <= lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component.result[31]


|program_CU_2018|lpm_constant1:inst57|lpm_constant1_lpm_constant_329:lpm_constant1_lpm_constant_329_component
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <VCC>
result[7] <= <GND>
result[8] <= <VCC>
result[9] <= <GND>
result[10] <= <VCC>
result[11] <= <GND>
result[12] <= <VCC>
result[13] <= <GND>
result[14] <= <VCC>
result[15] <= <GND>
result[16] <= <VCC>
result[17] <= <GND>
result[18] <= <VCC>
result[19] <= <GND>
result[20] <= <VCC>
result[21] <= <GND>
result[22] <= <VCC>
result[23] <= <GND>
result[24] <= <VCC>
result[25] <= <GND>
result[26] <= <VCC>
result[27] <= <GND>
result[28] <= <VCC>
result[29] <= <GND>
result[30] <= <VCC>
result[31] <= <GND>


|program_CU_2018|lpm_constant4:inst68
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]


|program_CU_2018|lpm_constant4:inst68|LPM_CONSTANT:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>


|program_CU_2018|lpm_constant3:inst66
result[0] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[0]
result[1] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[1]
result[2] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[2]
result[3] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[3]
result[4] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[4]
result[5] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[5]
result[6] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[6]
result[7] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[7]
result[8] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[8]
result[9] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[9]
result[10] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[10]
result[11] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[11]
result[12] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[12]
result[13] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[13]
result[14] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[14]
result[15] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[15]
result[16] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[16]
result[17] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[17]
result[18] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[18]
result[19] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[19]
result[20] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[20]
result[21] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[21]
result[22] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[22]
result[23] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[23]
result[24] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[24]
result[25] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[25]
result[26] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[26]
result[27] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[27]
result[28] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[28]
result[29] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[29]
result[30] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[30]
result[31] <= lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component.result[31]


|program_CU_2018|lpm_constant3:inst66|lpm_constant3_lpm_constant_319:lpm_constant3_lpm_constant_319_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <VCC>


|program_CU_2018|Block_Synchro_Data:inst98
OUT18 <= lpm_shiftreg3:inst89.shiftout
LD => lpm_shiftreg3:inst89.load
LD => oune1f:inst93.in1
LD => lpm_shiftreg4:inst95.load
SINHRO => inst94.IN0
SINHRO => inst91.IN1
80MEG => inst77.IN0
80MEG => inst85.CLK
80MEG => inst80.IN0
80MEG => oune1f:inst93.clk1
RESETA => inst42.IN0
FINISH => inst42.IN1
DATA => inst71.ACLR
DATA => inst69.IN0
240MEG => lpm_counter9:inst65.clock
_SBROS => lpm_shiftreg3:inst89.aclr
_SBROS => lpm_shiftreg4:inst95.aclr
QQ[0] => lpm_shiftreg3:inst89.data[0]
QQ[1] => lpm_shiftreg3:inst89.data[1]
QQ[2] => lpm_shiftreg3:inst89.data[2]
QQ[3] => lpm_shiftreg3:inst89.data[3]
QQ[4] => lpm_shiftreg3:inst89.data[4]
QQ[5] => lpm_shiftreg3:inst89.data[5]
QQ[6] => lpm_shiftreg3:inst89.data[6]
QQ[7] => lpm_shiftreg3:inst89.data[7]
QQ[8] => lpm_shiftreg3:inst89.data[8]
QQ[9] => lpm_shiftreg3:inst89.data[9]
QQ[10] => lpm_shiftreg3:inst89.data[10]
QQ[11] => lpm_shiftreg3:inst89.data[11]
QQ[12] => lpm_shiftreg3:inst89.data[12]
QQ[13] => lpm_shiftreg3:inst89.data[13]
QQ[14] => lpm_shiftreg3:inst89.data[14]
QQ[15] => lpm_shiftreg3:inst89.data[15]
QQ[16] => lpm_shiftreg3:inst89.data[16]
QQ[17] => lpm_shiftreg3:inst89.data[17]
QQ[18] => lpm_shiftreg3:inst89.data[18]
QQ[19] => lpm_shiftreg3:inst89.data[19]
QQ[20] => lpm_shiftreg3:inst89.data[20]
QQ[21] => lpm_shiftreg3:inst89.data[21]
QQ[22] => lpm_shiftreg3:inst89.data[22]
QQ[23] => lpm_shiftreg3:inst89.data[23]
QQ[24] => lpm_shiftreg3:inst89.data[24]
QQ[25] => lpm_shiftreg3:inst89.data[25]
QQ[26] => lpm_shiftreg3:inst89.data[26]
QQ[27] => lpm_shiftreg3:inst89.data[27]
QQ[28] => lpm_shiftreg3:inst89.data[28]
QQ[29] => lpm_shiftreg3:inst89.data[29]
QQ[30] => lpm_shiftreg3:inst89.data[30]
QQ[31] => lpm_shiftreg3:inst89.data[31]
QQ[32] => lpm_shiftreg3:inst89.data[32]
QQ[33] => lpm_shiftreg3:inst89.data[33]
QQ[34] => lpm_shiftreg3:inst89.data[34]
QQ[35] => lpm_shiftreg3:inst89.data[35]
QQ[36] => lpm_shiftreg3:inst89.data[36]
QQ[37] => lpm_shiftreg3:inst89.data[37]
OUT19 <= lpm_shiftreg4:inst95.shiftout
ZSE[0] => lpm_shiftreg4:inst95.data[0]
ZSE[1] => lpm_shiftreg4:inst95.data[1]
ZSE[2] => lpm_shiftreg4:inst95.data[2]
ZSE[3] => lpm_shiftreg4:inst95.data[3]
ZSE[4] => lpm_shiftreg4:inst95.data[4]
ZSE[5] => lpm_shiftreg4:inst95.data[5]
ZSE[6] => lpm_shiftreg4:inst95.data[6]
ZSE[7] => lpm_shiftreg4:inst95.data[7]
ZSE[8] => lpm_shiftreg4:inst95.data[8]
ZSE[9] => lpm_shiftreg4:inst95.data[9]
ZSE[10] => lpm_shiftreg4:inst95.data[10]
ZSE[11] => lpm_shiftreg4:inst95.data[11]
ZSE[12] => lpm_shiftreg4:inst95.data[12]
ZSE[13] => lpm_shiftreg4:inst95.data[13]
ZSE[14] => lpm_shiftreg4:inst95.data[14]
ZSE[15] => lpm_shiftreg4:inst95.data[15]
ZSE[16] => lpm_shiftreg4:inst95.data[16]
ZSE[17] => lpm_shiftreg4:inst95.data[17]
ZSE[18] => lpm_shiftreg4:inst95.data[18]
ZSE[19] => lpm_shiftreg4:inst95.data[19]
ZSE[20] => lpm_shiftreg4:inst95.data[20]
ZSE[21] => lpm_shiftreg4:inst95.data[21]
ZSE[22] => lpm_shiftreg4:inst95.data[22]
ZSE[23] => lpm_shiftreg4:inst95.data[23]
ZSE[24] => lpm_shiftreg4:inst95.data[24]
ZSE[25] => lpm_shiftreg4:inst95.data[25]
ZSE[26] => lpm_shiftreg4:inst95.data[26]
ZSE[27] => lpm_shiftreg4:inst95.data[27]
ZSE[28] => lpm_shiftreg4:inst95.data[28]
ZSE[29] => lpm_shiftreg4:inst95.data[29]
ZSE[30] => lpm_shiftreg4:inst95.data[30]
ZSE[31] => lpm_shiftreg4:inst95.data[31]
ZSE[32] => lpm_shiftreg4:inst95.data[32]
ZSE[33] => lpm_shiftreg4:inst95.data[33]
ZSE[34] => lpm_shiftreg4:inst95.data[34]
ZSE[35] => lpm_shiftreg4:inst95.data[35]
ZSE[36] => lpm_shiftreg4:inst95.data[36]
ZSE[37] => lpm_shiftreg4:inst95.data[37]


|program_CU_2018|Block_Synchro_Data:inst98|lpm_shiftreg3:inst89
aclr => lpm_shiftreg:LPM_SHIFTREG_component.aclr
clock => lpm_shiftreg:LPM_SHIFTREG_component.clock
data[0] => lpm_shiftreg:LPM_SHIFTREG_component.data[0]
data[1] => lpm_shiftreg:LPM_SHIFTREG_component.data[1]
data[2] => lpm_shiftreg:LPM_SHIFTREG_component.data[2]
data[3] => lpm_shiftreg:LPM_SHIFTREG_component.data[3]
data[4] => lpm_shiftreg:LPM_SHIFTREG_component.data[4]
data[5] => lpm_shiftreg:LPM_SHIFTREG_component.data[5]
data[6] => lpm_shiftreg:LPM_SHIFTREG_component.data[6]
data[7] => lpm_shiftreg:LPM_SHIFTREG_component.data[7]
data[8] => lpm_shiftreg:LPM_SHIFTREG_component.data[8]
data[9] => lpm_shiftreg:LPM_SHIFTREG_component.data[9]
data[10] => lpm_shiftreg:LPM_SHIFTREG_component.data[10]
data[11] => lpm_shiftreg:LPM_SHIFTREG_component.data[11]
data[12] => lpm_shiftreg:LPM_SHIFTREG_component.data[12]
data[13] => lpm_shiftreg:LPM_SHIFTREG_component.data[13]
data[14] => lpm_shiftreg:LPM_SHIFTREG_component.data[14]
data[15] => lpm_shiftreg:LPM_SHIFTREG_component.data[15]
data[16] => lpm_shiftreg:LPM_SHIFTREG_component.data[16]
data[17] => lpm_shiftreg:LPM_SHIFTREG_component.data[17]
data[18] => lpm_shiftreg:LPM_SHIFTREG_component.data[18]
data[19] => lpm_shiftreg:LPM_SHIFTREG_component.data[19]
data[20] => lpm_shiftreg:LPM_SHIFTREG_component.data[20]
data[21] => lpm_shiftreg:LPM_SHIFTREG_component.data[21]
data[22] => lpm_shiftreg:LPM_SHIFTREG_component.data[22]
data[23] => lpm_shiftreg:LPM_SHIFTREG_component.data[23]
data[24] => lpm_shiftreg:LPM_SHIFTREG_component.data[24]
data[25] => lpm_shiftreg:LPM_SHIFTREG_component.data[25]
data[26] => lpm_shiftreg:LPM_SHIFTREG_component.data[26]
data[27] => lpm_shiftreg:LPM_SHIFTREG_component.data[27]
data[28] => lpm_shiftreg:LPM_SHIFTREG_component.data[28]
data[29] => lpm_shiftreg:LPM_SHIFTREG_component.data[29]
data[30] => lpm_shiftreg:LPM_SHIFTREG_component.data[30]
data[31] => lpm_shiftreg:LPM_SHIFTREG_component.data[31]
data[32] => lpm_shiftreg:LPM_SHIFTREG_component.data[32]
data[33] => lpm_shiftreg:LPM_SHIFTREG_component.data[33]
data[34] => lpm_shiftreg:LPM_SHIFTREG_component.data[34]
data[35] => lpm_shiftreg:LPM_SHIFTREG_component.data[35]
data[36] => lpm_shiftreg:LPM_SHIFTREG_component.data[36]
data[37] => lpm_shiftreg:LPM_SHIFTREG_component.data[37]
load => lpm_shiftreg:LPM_SHIFTREG_component.load
shiftin => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
shiftout <= lpm_shiftreg:LPM_SHIFTREG_component.shiftout


|program_CU_2018|Block_Synchro_Data:inst98|lpm_shiftreg3:inst89|LPM_SHIFTREG:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[37].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q[37].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|Block_Synchro_Data:inst98|lpm_compare29:inst75
clock => lpm_compare:LPM_COMPARE_component.clock
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
dataa[8] => lpm_compare:LPM_COMPARE_component.dataa[8]
dataa[9] => lpm_compare:LPM_COMPARE_component.dataa[9]
dataa[10] => lpm_compare:LPM_COMPARE_component.dataa[10]
dataa[11] => lpm_compare:LPM_COMPARE_component.dataa[11]
dataa[12] => lpm_compare:LPM_COMPARE_component.dataa[12]
dataa[13] => lpm_compare:LPM_COMPARE_component.dataa[13]
dataa[14] => lpm_compare:LPM_COMPARE_component.dataa[14]
dataa[15] => lpm_compare:LPM_COMPARE_component.dataa[15]
agb <= lpm_compare:LPM_COMPARE_component.agb


|program_CU_2018|Block_Synchro_Data:inst98|lpm_compare29:inst75|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_t6l:auto_generated.dataa[0]
dataa[1] => cmpr_t6l:auto_generated.dataa[1]
dataa[2] => cmpr_t6l:auto_generated.dataa[2]
dataa[3] => cmpr_t6l:auto_generated.dataa[3]
dataa[4] => cmpr_t6l:auto_generated.dataa[4]
dataa[5] => cmpr_t6l:auto_generated.dataa[5]
dataa[6] => cmpr_t6l:auto_generated.dataa[6]
dataa[7] => cmpr_t6l:auto_generated.dataa[7]
dataa[8] => cmpr_t6l:auto_generated.dataa[8]
dataa[9] => cmpr_t6l:auto_generated.dataa[9]
dataa[10] => cmpr_t6l:auto_generated.dataa[10]
dataa[11] => cmpr_t6l:auto_generated.dataa[11]
dataa[12] => cmpr_t6l:auto_generated.dataa[12]
dataa[13] => cmpr_t6l:auto_generated.dataa[13]
dataa[14] => cmpr_t6l:auto_generated.dataa[14]
dataa[15] => cmpr_t6l:auto_generated.dataa[15]
datab[0] => cmpr_t6l:auto_generated.datab[0]
datab[1] => cmpr_t6l:auto_generated.datab[1]
datab[2] => cmpr_t6l:auto_generated.datab[2]
datab[3] => cmpr_t6l:auto_generated.datab[3]
datab[4] => cmpr_t6l:auto_generated.datab[4]
datab[5] => cmpr_t6l:auto_generated.datab[5]
datab[6] => cmpr_t6l:auto_generated.datab[6]
datab[7] => cmpr_t6l:auto_generated.datab[7]
datab[8] => cmpr_t6l:auto_generated.datab[8]
datab[9] => cmpr_t6l:auto_generated.datab[9]
datab[10] => cmpr_t6l:auto_generated.datab[10]
datab[11] => cmpr_t6l:auto_generated.datab[11]
datab[12] => cmpr_t6l:auto_generated.datab[12]
datab[13] => cmpr_t6l:auto_generated.datab[13]
datab[14] => cmpr_t6l:auto_generated.datab[14]
datab[15] => cmpr_t6l:auto_generated.datab[15]
clock => cmpr_t6l:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_t6l:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|program_CU_2018|Block_Synchro_Data:inst98|lpm_compare29:inst75|lpm_compare:LPM_COMPARE_component|cmpr_t6l:auto_generated
agb <= agb_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
clock => agb_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1


|program_CU_2018|Block_Synchro_Data:inst98|lpm_counter10:inst74
aclr => lpm_counter:LPM_COUNTER_component.aclr
clock => lpm_counter:LPM_COUNTER_component.clock
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]
q[10] <= lpm_counter:LPM_COUNTER_component.q[10]
q[11] <= lpm_counter:LPM_COUNTER_component.q[11]
q[12] <= lpm_counter:LPM_COUNTER_component.q[12]
q[13] <= lpm_counter:LPM_COUNTER_component.q[13]
q[14] <= lpm_counter:LPM_COUNTER_component.q[14]
q[15] <= lpm_counter:LPM_COUNTER_component.q[15]


|program_CU_2018|Block_Synchro_Data:inst98|lpm_counter10:inst74|LPM_COUNTER:LPM_COUNTER_component
clock => cntr_d4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_d4i:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_d4i:auto_generated.q[0]
q[1] <= cntr_d4i:auto_generated.q[1]
q[2] <= cntr_d4i:auto_generated.q[2]
q[3] <= cntr_d4i:auto_generated.q[3]
q[4] <= cntr_d4i:auto_generated.q[4]
q[5] <= cntr_d4i:auto_generated.q[5]
q[6] <= cntr_d4i:auto_generated.q[6]
q[7] <= cntr_d4i:auto_generated.q[7]
q[8] <= cntr_d4i:auto_generated.q[8]
q[9] <= cntr_d4i:auto_generated.q[9]
q[10] <= cntr_d4i:auto_generated.q[10]
q[11] <= cntr_d4i:auto_generated.q[11]
q[12] <= cntr_d4i:auto_generated.q[12]
q[13] <= cntr_d4i:auto_generated.q[13]
q[14] <= cntr_d4i:auto_generated.q[14]
q[15] <= cntr_d4i:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|program_CU_2018|Block_Synchro_Data:inst98|lpm_counter10:inst74|LPM_COUNTER:LPM_COUNTER_component|cntr_d4i:auto_generated
aclr => counter_reg_bit1a[15].ACLR
aclr => counter_reg_bit1a[14].ACLR
aclr => counter_reg_bit1a[13].ACLR
aclr => counter_reg_bit1a[12].ACLR
aclr => counter_reg_bit1a[11].ACLR
aclr => counter_reg_bit1a[10].ACLR
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
q[14] <= counter_reg_bit1a[14].REGOUT
q[15] <= counter_reg_bit1a[15].REGOUT


|program_CU_2018|Block_Synchro_Data:inst98|lpm_compare28:inst70
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
aeb <= lpm_compare:LPM_COMPARE_component.aeb


|program_CU_2018|Block_Synchro_Data:inst98|lpm_compare28:inst70|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_k7j:auto_generated.dataa[0]
dataa[1] => cmpr_k7j:auto_generated.dataa[1]
dataa[2] => cmpr_k7j:auto_generated.dataa[2]
dataa[3] => cmpr_k7j:auto_generated.dataa[3]
dataa[4] => cmpr_k7j:auto_generated.dataa[4]
dataa[5] => cmpr_k7j:auto_generated.dataa[5]
dataa[6] => cmpr_k7j:auto_generated.dataa[6]
dataa[7] => cmpr_k7j:auto_generated.dataa[7]
datab[0] => cmpr_k7j:auto_generated.datab[0]
datab[1] => cmpr_k7j:auto_generated.datab[1]
datab[2] => cmpr_k7j:auto_generated.datab[2]
datab[3] => cmpr_k7j:auto_generated.datab[3]
datab[4] => cmpr_k7j:auto_generated.datab[4]
datab[5] => cmpr_k7j:auto_generated.datab[5]
datab[6] => cmpr_k7j:auto_generated.datab[6]
datab[7] => cmpr_k7j:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_k7j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|program_CU_2018|Block_Synchro_Data:inst98|lpm_compare28:inst70|lpm_compare:LPM_COMPARE_component|cmpr_k7j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|program_CU_2018|Block_Synchro_Data:inst98|lpm_counter9:inst65
aclr => lpm_counter:LPM_COUNTER_component.aclr
clock => lpm_counter:LPM_COUNTER_component.clock
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]


|program_CU_2018|Block_Synchro_Data:inst98|lpm_counter9:inst65|LPM_COUNTER:LPM_COUNTER_component
clock => cntr_u2i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_u2i:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_u2i:auto_generated.q[0]
q[1] <= cntr_u2i:auto_generated.q[1]
q[2] <= cntr_u2i:auto_generated.q[2]
q[3] <= cntr_u2i:auto_generated.q[3]
q[4] <= cntr_u2i:auto_generated.q[4]
q[5] <= cntr_u2i:auto_generated.q[5]
q[6] <= cntr_u2i:auto_generated.q[6]
q[7] <= cntr_u2i:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|program_CU_2018|Block_Synchro_Data:inst98|lpm_counter9:inst65|LPM_COUNTER:LPM_COUNTER_component|cntr_u2i:auto_generated
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT


|program_CU_2018|Block_Synchro_Data:inst98|oune1f:inst93
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|Block_Synchro_Data:inst98|lpm_shiftreg4:inst95
aclr => lpm_shiftreg:LPM_SHIFTREG_component.aclr
clock => lpm_shiftreg:LPM_SHIFTREG_component.clock
data[0] => lpm_shiftreg:LPM_SHIFTREG_component.data[0]
data[1] => lpm_shiftreg:LPM_SHIFTREG_component.data[1]
data[2] => lpm_shiftreg:LPM_SHIFTREG_component.data[2]
data[3] => lpm_shiftreg:LPM_SHIFTREG_component.data[3]
data[4] => lpm_shiftreg:LPM_SHIFTREG_component.data[4]
data[5] => lpm_shiftreg:LPM_SHIFTREG_component.data[5]
data[6] => lpm_shiftreg:LPM_SHIFTREG_component.data[6]
data[7] => lpm_shiftreg:LPM_SHIFTREG_component.data[7]
data[8] => lpm_shiftreg:LPM_SHIFTREG_component.data[8]
data[9] => lpm_shiftreg:LPM_SHIFTREG_component.data[9]
data[10] => lpm_shiftreg:LPM_SHIFTREG_component.data[10]
data[11] => lpm_shiftreg:LPM_SHIFTREG_component.data[11]
data[12] => lpm_shiftreg:LPM_SHIFTREG_component.data[12]
data[13] => lpm_shiftreg:LPM_SHIFTREG_component.data[13]
data[14] => lpm_shiftreg:LPM_SHIFTREG_component.data[14]
data[15] => lpm_shiftreg:LPM_SHIFTREG_component.data[15]
data[16] => lpm_shiftreg:LPM_SHIFTREG_component.data[16]
data[17] => lpm_shiftreg:LPM_SHIFTREG_component.data[17]
data[18] => lpm_shiftreg:LPM_SHIFTREG_component.data[18]
data[19] => lpm_shiftreg:LPM_SHIFTREG_component.data[19]
data[20] => lpm_shiftreg:LPM_SHIFTREG_component.data[20]
data[21] => lpm_shiftreg:LPM_SHIFTREG_component.data[21]
data[22] => lpm_shiftreg:LPM_SHIFTREG_component.data[22]
data[23] => lpm_shiftreg:LPM_SHIFTREG_component.data[23]
data[24] => lpm_shiftreg:LPM_SHIFTREG_component.data[24]
data[25] => lpm_shiftreg:LPM_SHIFTREG_component.data[25]
data[26] => lpm_shiftreg:LPM_SHIFTREG_component.data[26]
data[27] => lpm_shiftreg:LPM_SHIFTREG_component.data[27]
data[28] => lpm_shiftreg:LPM_SHIFTREG_component.data[28]
data[29] => lpm_shiftreg:LPM_SHIFTREG_component.data[29]
data[30] => lpm_shiftreg:LPM_SHIFTREG_component.data[30]
data[31] => lpm_shiftreg:LPM_SHIFTREG_component.data[31]
data[32] => lpm_shiftreg:LPM_SHIFTREG_component.data[32]
data[33] => lpm_shiftreg:LPM_SHIFTREG_component.data[33]
data[34] => lpm_shiftreg:LPM_SHIFTREG_component.data[34]
data[35] => lpm_shiftreg:LPM_SHIFTREG_component.data[35]
data[36] => lpm_shiftreg:LPM_SHIFTREG_component.data[36]
data[37] => lpm_shiftreg:LPM_SHIFTREG_component.data[37]
load => lpm_shiftreg:LPM_SHIFTREG_component.load
shiftin => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
shiftout <= lpm_shiftreg:LPM_SHIFTREG_component.shiftout


|program_CU_2018|Block_Synchro_Data:inst98|lpm_shiftreg4:inst95|LPM_SHIFTREG:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[37].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q[37].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|Block_Synchro_Data:inst97
OUT18 <= lpm_shiftreg3:inst89.shiftout
LD => lpm_shiftreg3:inst89.load
LD => oune1f:inst93.in1
LD => lpm_shiftreg4:inst95.load
SINHRO => inst94.IN0
SINHRO => inst91.IN1
80MEG => inst77.IN0
80MEG => inst85.CLK
80MEG => inst80.IN0
80MEG => oune1f:inst93.clk1
RESETA => inst42.IN0
FINISH => inst42.IN1
DATA => inst71.ACLR
DATA => inst69.IN0
240MEG => lpm_counter9:inst65.clock
_SBROS => lpm_shiftreg3:inst89.aclr
_SBROS => lpm_shiftreg4:inst95.aclr
QQ[0] => lpm_shiftreg3:inst89.data[0]
QQ[1] => lpm_shiftreg3:inst89.data[1]
QQ[2] => lpm_shiftreg3:inst89.data[2]
QQ[3] => lpm_shiftreg3:inst89.data[3]
QQ[4] => lpm_shiftreg3:inst89.data[4]
QQ[5] => lpm_shiftreg3:inst89.data[5]
QQ[6] => lpm_shiftreg3:inst89.data[6]
QQ[7] => lpm_shiftreg3:inst89.data[7]
QQ[8] => lpm_shiftreg3:inst89.data[8]
QQ[9] => lpm_shiftreg3:inst89.data[9]
QQ[10] => lpm_shiftreg3:inst89.data[10]
QQ[11] => lpm_shiftreg3:inst89.data[11]
QQ[12] => lpm_shiftreg3:inst89.data[12]
QQ[13] => lpm_shiftreg3:inst89.data[13]
QQ[14] => lpm_shiftreg3:inst89.data[14]
QQ[15] => lpm_shiftreg3:inst89.data[15]
QQ[16] => lpm_shiftreg3:inst89.data[16]
QQ[17] => lpm_shiftreg3:inst89.data[17]
QQ[18] => lpm_shiftreg3:inst89.data[18]
QQ[19] => lpm_shiftreg3:inst89.data[19]
QQ[20] => lpm_shiftreg3:inst89.data[20]
QQ[21] => lpm_shiftreg3:inst89.data[21]
QQ[22] => lpm_shiftreg3:inst89.data[22]
QQ[23] => lpm_shiftreg3:inst89.data[23]
QQ[24] => lpm_shiftreg3:inst89.data[24]
QQ[25] => lpm_shiftreg3:inst89.data[25]
QQ[26] => lpm_shiftreg3:inst89.data[26]
QQ[27] => lpm_shiftreg3:inst89.data[27]
QQ[28] => lpm_shiftreg3:inst89.data[28]
QQ[29] => lpm_shiftreg3:inst89.data[29]
QQ[30] => lpm_shiftreg3:inst89.data[30]
QQ[31] => lpm_shiftreg3:inst89.data[31]
QQ[32] => lpm_shiftreg3:inst89.data[32]
QQ[33] => lpm_shiftreg3:inst89.data[33]
QQ[34] => lpm_shiftreg3:inst89.data[34]
QQ[35] => lpm_shiftreg3:inst89.data[35]
QQ[36] => lpm_shiftreg3:inst89.data[36]
QQ[37] => lpm_shiftreg3:inst89.data[37]
OUT19 <= lpm_shiftreg4:inst95.shiftout
ZSE[0] => lpm_shiftreg4:inst95.data[0]
ZSE[1] => lpm_shiftreg4:inst95.data[1]
ZSE[2] => lpm_shiftreg4:inst95.data[2]
ZSE[3] => lpm_shiftreg4:inst95.data[3]
ZSE[4] => lpm_shiftreg4:inst95.data[4]
ZSE[5] => lpm_shiftreg4:inst95.data[5]
ZSE[6] => lpm_shiftreg4:inst95.data[6]
ZSE[7] => lpm_shiftreg4:inst95.data[7]
ZSE[8] => lpm_shiftreg4:inst95.data[8]
ZSE[9] => lpm_shiftreg4:inst95.data[9]
ZSE[10] => lpm_shiftreg4:inst95.data[10]
ZSE[11] => lpm_shiftreg4:inst95.data[11]
ZSE[12] => lpm_shiftreg4:inst95.data[12]
ZSE[13] => lpm_shiftreg4:inst95.data[13]
ZSE[14] => lpm_shiftreg4:inst95.data[14]
ZSE[15] => lpm_shiftreg4:inst95.data[15]
ZSE[16] => lpm_shiftreg4:inst95.data[16]
ZSE[17] => lpm_shiftreg4:inst95.data[17]
ZSE[18] => lpm_shiftreg4:inst95.data[18]
ZSE[19] => lpm_shiftreg4:inst95.data[19]
ZSE[20] => lpm_shiftreg4:inst95.data[20]
ZSE[21] => lpm_shiftreg4:inst95.data[21]
ZSE[22] => lpm_shiftreg4:inst95.data[22]
ZSE[23] => lpm_shiftreg4:inst95.data[23]
ZSE[24] => lpm_shiftreg4:inst95.data[24]
ZSE[25] => lpm_shiftreg4:inst95.data[25]
ZSE[26] => lpm_shiftreg4:inst95.data[26]
ZSE[27] => lpm_shiftreg4:inst95.data[27]
ZSE[28] => lpm_shiftreg4:inst95.data[28]
ZSE[29] => lpm_shiftreg4:inst95.data[29]
ZSE[30] => lpm_shiftreg4:inst95.data[30]
ZSE[31] => lpm_shiftreg4:inst95.data[31]
ZSE[32] => lpm_shiftreg4:inst95.data[32]
ZSE[33] => lpm_shiftreg4:inst95.data[33]
ZSE[34] => lpm_shiftreg4:inst95.data[34]
ZSE[35] => lpm_shiftreg4:inst95.data[35]
ZSE[36] => lpm_shiftreg4:inst95.data[36]
ZSE[37] => lpm_shiftreg4:inst95.data[37]


|program_CU_2018|Block_Synchro_Data:inst97|lpm_shiftreg3:inst89
aclr => lpm_shiftreg:LPM_SHIFTREG_component.aclr
clock => lpm_shiftreg:LPM_SHIFTREG_component.clock
data[0] => lpm_shiftreg:LPM_SHIFTREG_component.data[0]
data[1] => lpm_shiftreg:LPM_SHIFTREG_component.data[1]
data[2] => lpm_shiftreg:LPM_SHIFTREG_component.data[2]
data[3] => lpm_shiftreg:LPM_SHIFTREG_component.data[3]
data[4] => lpm_shiftreg:LPM_SHIFTREG_component.data[4]
data[5] => lpm_shiftreg:LPM_SHIFTREG_component.data[5]
data[6] => lpm_shiftreg:LPM_SHIFTREG_component.data[6]
data[7] => lpm_shiftreg:LPM_SHIFTREG_component.data[7]
data[8] => lpm_shiftreg:LPM_SHIFTREG_component.data[8]
data[9] => lpm_shiftreg:LPM_SHIFTREG_component.data[9]
data[10] => lpm_shiftreg:LPM_SHIFTREG_component.data[10]
data[11] => lpm_shiftreg:LPM_SHIFTREG_component.data[11]
data[12] => lpm_shiftreg:LPM_SHIFTREG_component.data[12]
data[13] => lpm_shiftreg:LPM_SHIFTREG_component.data[13]
data[14] => lpm_shiftreg:LPM_SHIFTREG_component.data[14]
data[15] => lpm_shiftreg:LPM_SHIFTREG_component.data[15]
data[16] => lpm_shiftreg:LPM_SHIFTREG_component.data[16]
data[17] => lpm_shiftreg:LPM_SHIFTREG_component.data[17]
data[18] => lpm_shiftreg:LPM_SHIFTREG_component.data[18]
data[19] => lpm_shiftreg:LPM_SHIFTREG_component.data[19]
data[20] => lpm_shiftreg:LPM_SHIFTREG_component.data[20]
data[21] => lpm_shiftreg:LPM_SHIFTREG_component.data[21]
data[22] => lpm_shiftreg:LPM_SHIFTREG_component.data[22]
data[23] => lpm_shiftreg:LPM_SHIFTREG_component.data[23]
data[24] => lpm_shiftreg:LPM_SHIFTREG_component.data[24]
data[25] => lpm_shiftreg:LPM_SHIFTREG_component.data[25]
data[26] => lpm_shiftreg:LPM_SHIFTREG_component.data[26]
data[27] => lpm_shiftreg:LPM_SHIFTREG_component.data[27]
data[28] => lpm_shiftreg:LPM_SHIFTREG_component.data[28]
data[29] => lpm_shiftreg:LPM_SHIFTREG_component.data[29]
data[30] => lpm_shiftreg:LPM_SHIFTREG_component.data[30]
data[31] => lpm_shiftreg:LPM_SHIFTREG_component.data[31]
data[32] => lpm_shiftreg:LPM_SHIFTREG_component.data[32]
data[33] => lpm_shiftreg:LPM_SHIFTREG_component.data[33]
data[34] => lpm_shiftreg:LPM_SHIFTREG_component.data[34]
data[35] => lpm_shiftreg:LPM_SHIFTREG_component.data[35]
data[36] => lpm_shiftreg:LPM_SHIFTREG_component.data[36]
data[37] => lpm_shiftreg:LPM_SHIFTREG_component.data[37]
load => lpm_shiftreg:LPM_SHIFTREG_component.load
shiftin => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
shiftout <= lpm_shiftreg:LPM_SHIFTREG_component.shiftout


|program_CU_2018|Block_Synchro_Data:inst97|lpm_shiftreg3:inst89|LPM_SHIFTREG:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[37].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q[37].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|Block_Synchro_Data:inst97|lpm_compare29:inst75
clock => lpm_compare:LPM_COMPARE_component.clock
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
dataa[8] => lpm_compare:LPM_COMPARE_component.dataa[8]
dataa[9] => lpm_compare:LPM_COMPARE_component.dataa[9]
dataa[10] => lpm_compare:LPM_COMPARE_component.dataa[10]
dataa[11] => lpm_compare:LPM_COMPARE_component.dataa[11]
dataa[12] => lpm_compare:LPM_COMPARE_component.dataa[12]
dataa[13] => lpm_compare:LPM_COMPARE_component.dataa[13]
dataa[14] => lpm_compare:LPM_COMPARE_component.dataa[14]
dataa[15] => lpm_compare:LPM_COMPARE_component.dataa[15]
agb <= lpm_compare:LPM_COMPARE_component.agb


|program_CU_2018|Block_Synchro_Data:inst97|lpm_compare29:inst75|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_t6l:auto_generated.dataa[0]
dataa[1] => cmpr_t6l:auto_generated.dataa[1]
dataa[2] => cmpr_t6l:auto_generated.dataa[2]
dataa[3] => cmpr_t6l:auto_generated.dataa[3]
dataa[4] => cmpr_t6l:auto_generated.dataa[4]
dataa[5] => cmpr_t6l:auto_generated.dataa[5]
dataa[6] => cmpr_t6l:auto_generated.dataa[6]
dataa[7] => cmpr_t6l:auto_generated.dataa[7]
dataa[8] => cmpr_t6l:auto_generated.dataa[8]
dataa[9] => cmpr_t6l:auto_generated.dataa[9]
dataa[10] => cmpr_t6l:auto_generated.dataa[10]
dataa[11] => cmpr_t6l:auto_generated.dataa[11]
dataa[12] => cmpr_t6l:auto_generated.dataa[12]
dataa[13] => cmpr_t6l:auto_generated.dataa[13]
dataa[14] => cmpr_t6l:auto_generated.dataa[14]
dataa[15] => cmpr_t6l:auto_generated.dataa[15]
datab[0] => cmpr_t6l:auto_generated.datab[0]
datab[1] => cmpr_t6l:auto_generated.datab[1]
datab[2] => cmpr_t6l:auto_generated.datab[2]
datab[3] => cmpr_t6l:auto_generated.datab[3]
datab[4] => cmpr_t6l:auto_generated.datab[4]
datab[5] => cmpr_t6l:auto_generated.datab[5]
datab[6] => cmpr_t6l:auto_generated.datab[6]
datab[7] => cmpr_t6l:auto_generated.datab[7]
datab[8] => cmpr_t6l:auto_generated.datab[8]
datab[9] => cmpr_t6l:auto_generated.datab[9]
datab[10] => cmpr_t6l:auto_generated.datab[10]
datab[11] => cmpr_t6l:auto_generated.datab[11]
datab[12] => cmpr_t6l:auto_generated.datab[12]
datab[13] => cmpr_t6l:auto_generated.datab[13]
datab[14] => cmpr_t6l:auto_generated.datab[14]
datab[15] => cmpr_t6l:auto_generated.datab[15]
clock => cmpr_t6l:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_t6l:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|program_CU_2018|Block_Synchro_Data:inst97|lpm_compare29:inst75|lpm_compare:LPM_COMPARE_component|cmpr_t6l:auto_generated
agb <= agb_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
clock => agb_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1


|program_CU_2018|Block_Synchro_Data:inst97|lpm_counter10:inst74
aclr => lpm_counter:LPM_COUNTER_component.aclr
clock => lpm_counter:LPM_COUNTER_component.clock
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]
q[10] <= lpm_counter:LPM_COUNTER_component.q[10]
q[11] <= lpm_counter:LPM_COUNTER_component.q[11]
q[12] <= lpm_counter:LPM_COUNTER_component.q[12]
q[13] <= lpm_counter:LPM_COUNTER_component.q[13]
q[14] <= lpm_counter:LPM_COUNTER_component.q[14]
q[15] <= lpm_counter:LPM_COUNTER_component.q[15]


|program_CU_2018|Block_Synchro_Data:inst97|lpm_counter10:inst74|LPM_COUNTER:LPM_COUNTER_component
clock => cntr_d4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_d4i:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_d4i:auto_generated.q[0]
q[1] <= cntr_d4i:auto_generated.q[1]
q[2] <= cntr_d4i:auto_generated.q[2]
q[3] <= cntr_d4i:auto_generated.q[3]
q[4] <= cntr_d4i:auto_generated.q[4]
q[5] <= cntr_d4i:auto_generated.q[5]
q[6] <= cntr_d4i:auto_generated.q[6]
q[7] <= cntr_d4i:auto_generated.q[7]
q[8] <= cntr_d4i:auto_generated.q[8]
q[9] <= cntr_d4i:auto_generated.q[9]
q[10] <= cntr_d4i:auto_generated.q[10]
q[11] <= cntr_d4i:auto_generated.q[11]
q[12] <= cntr_d4i:auto_generated.q[12]
q[13] <= cntr_d4i:auto_generated.q[13]
q[14] <= cntr_d4i:auto_generated.q[14]
q[15] <= cntr_d4i:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|program_CU_2018|Block_Synchro_Data:inst97|lpm_counter10:inst74|LPM_COUNTER:LPM_COUNTER_component|cntr_d4i:auto_generated
aclr => counter_reg_bit1a[15].ACLR
aclr => counter_reg_bit1a[14].ACLR
aclr => counter_reg_bit1a[13].ACLR
aclr => counter_reg_bit1a[12].ACLR
aclr => counter_reg_bit1a[11].ACLR
aclr => counter_reg_bit1a[10].ACLR
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
q[14] <= counter_reg_bit1a[14].REGOUT
q[15] <= counter_reg_bit1a[15].REGOUT


|program_CU_2018|Block_Synchro_Data:inst97|lpm_compare28:inst70
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
aeb <= lpm_compare:LPM_COMPARE_component.aeb


|program_CU_2018|Block_Synchro_Data:inst97|lpm_compare28:inst70|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_k7j:auto_generated.dataa[0]
dataa[1] => cmpr_k7j:auto_generated.dataa[1]
dataa[2] => cmpr_k7j:auto_generated.dataa[2]
dataa[3] => cmpr_k7j:auto_generated.dataa[3]
dataa[4] => cmpr_k7j:auto_generated.dataa[4]
dataa[5] => cmpr_k7j:auto_generated.dataa[5]
dataa[6] => cmpr_k7j:auto_generated.dataa[6]
dataa[7] => cmpr_k7j:auto_generated.dataa[7]
datab[0] => cmpr_k7j:auto_generated.datab[0]
datab[1] => cmpr_k7j:auto_generated.datab[1]
datab[2] => cmpr_k7j:auto_generated.datab[2]
datab[3] => cmpr_k7j:auto_generated.datab[3]
datab[4] => cmpr_k7j:auto_generated.datab[4]
datab[5] => cmpr_k7j:auto_generated.datab[5]
datab[6] => cmpr_k7j:auto_generated.datab[6]
datab[7] => cmpr_k7j:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_k7j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|program_CU_2018|Block_Synchro_Data:inst97|lpm_compare28:inst70|lpm_compare:LPM_COMPARE_component|cmpr_k7j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|program_CU_2018|Block_Synchro_Data:inst97|lpm_counter9:inst65
aclr => lpm_counter:LPM_COUNTER_component.aclr
clock => lpm_counter:LPM_COUNTER_component.clock
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]


|program_CU_2018|Block_Synchro_Data:inst97|lpm_counter9:inst65|LPM_COUNTER:LPM_COUNTER_component
clock => cntr_u2i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_u2i:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_u2i:auto_generated.q[0]
q[1] <= cntr_u2i:auto_generated.q[1]
q[2] <= cntr_u2i:auto_generated.q[2]
q[3] <= cntr_u2i:auto_generated.q[3]
q[4] <= cntr_u2i:auto_generated.q[4]
q[5] <= cntr_u2i:auto_generated.q[5]
q[6] <= cntr_u2i:auto_generated.q[6]
q[7] <= cntr_u2i:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|program_CU_2018|Block_Synchro_Data:inst97|lpm_counter9:inst65|LPM_COUNTER:LPM_COUNTER_component|cntr_u2i:auto_generated
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT


|program_CU_2018|Block_Synchro_Data:inst97|oune1f:inst93
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|Block_Synchro_Data:inst97|lpm_shiftreg4:inst95
aclr => lpm_shiftreg:LPM_SHIFTREG_component.aclr
clock => lpm_shiftreg:LPM_SHIFTREG_component.clock
data[0] => lpm_shiftreg:LPM_SHIFTREG_component.data[0]
data[1] => lpm_shiftreg:LPM_SHIFTREG_component.data[1]
data[2] => lpm_shiftreg:LPM_SHIFTREG_component.data[2]
data[3] => lpm_shiftreg:LPM_SHIFTREG_component.data[3]
data[4] => lpm_shiftreg:LPM_SHIFTREG_component.data[4]
data[5] => lpm_shiftreg:LPM_SHIFTREG_component.data[5]
data[6] => lpm_shiftreg:LPM_SHIFTREG_component.data[6]
data[7] => lpm_shiftreg:LPM_SHIFTREG_component.data[7]
data[8] => lpm_shiftreg:LPM_SHIFTREG_component.data[8]
data[9] => lpm_shiftreg:LPM_SHIFTREG_component.data[9]
data[10] => lpm_shiftreg:LPM_SHIFTREG_component.data[10]
data[11] => lpm_shiftreg:LPM_SHIFTREG_component.data[11]
data[12] => lpm_shiftreg:LPM_SHIFTREG_component.data[12]
data[13] => lpm_shiftreg:LPM_SHIFTREG_component.data[13]
data[14] => lpm_shiftreg:LPM_SHIFTREG_component.data[14]
data[15] => lpm_shiftreg:LPM_SHIFTREG_component.data[15]
data[16] => lpm_shiftreg:LPM_SHIFTREG_component.data[16]
data[17] => lpm_shiftreg:LPM_SHIFTREG_component.data[17]
data[18] => lpm_shiftreg:LPM_SHIFTREG_component.data[18]
data[19] => lpm_shiftreg:LPM_SHIFTREG_component.data[19]
data[20] => lpm_shiftreg:LPM_SHIFTREG_component.data[20]
data[21] => lpm_shiftreg:LPM_SHIFTREG_component.data[21]
data[22] => lpm_shiftreg:LPM_SHIFTREG_component.data[22]
data[23] => lpm_shiftreg:LPM_SHIFTREG_component.data[23]
data[24] => lpm_shiftreg:LPM_SHIFTREG_component.data[24]
data[25] => lpm_shiftreg:LPM_SHIFTREG_component.data[25]
data[26] => lpm_shiftreg:LPM_SHIFTREG_component.data[26]
data[27] => lpm_shiftreg:LPM_SHIFTREG_component.data[27]
data[28] => lpm_shiftreg:LPM_SHIFTREG_component.data[28]
data[29] => lpm_shiftreg:LPM_SHIFTREG_component.data[29]
data[30] => lpm_shiftreg:LPM_SHIFTREG_component.data[30]
data[31] => lpm_shiftreg:LPM_SHIFTREG_component.data[31]
data[32] => lpm_shiftreg:LPM_SHIFTREG_component.data[32]
data[33] => lpm_shiftreg:LPM_SHIFTREG_component.data[33]
data[34] => lpm_shiftreg:LPM_SHIFTREG_component.data[34]
data[35] => lpm_shiftreg:LPM_SHIFTREG_component.data[35]
data[36] => lpm_shiftreg:LPM_SHIFTREG_component.data[36]
data[37] => lpm_shiftreg:LPM_SHIFTREG_component.data[37]
load => lpm_shiftreg:LPM_SHIFTREG_component.load
shiftin => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
shiftout <= lpm_shiftreg:LPM_SHIFTREG_component.shiftout


|program_CU_2018|Block_Synchro_Data:inst97|lpm_shiftreg4:inst95|LPM_SHIFTREG:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[37].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q[37].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|Block_Synchro_Data:inst99
OUT18 <= lpm_shiftreg3:inst89.shiftout
LD => lpm_shiftreg3:inst89.load
LD => oune1f:inst93.in1
LD => lpm_shiftreg4:inst95.load
SINHRO => inst94.IN0
SINHRO => inst91.IN1
80MEG => inst77.IN0
80MEG => inst85.CLK
80MEG => inst80.IN0
80MEG => oune1f:inst93.clk1
RESETA => inst42.IN0
FINISH => inst42.IN1
DATA => inst71.ACLR
DATA => inst69.IN0
240MEG => lpm_counter9:inst65.clock
_SBROS => lpm_shiftreg3:inst89.aclr
_SBROS => lpm_shiftreg4:inst95.aclr
QQ[0] => lpm_shiftreg3:inst89.data[0]
QQ[1] => lpm_shiftreg3:inst89.data[1]
QQ[2] => lpm_shiftreg3:inst89.data[2]
QQ[3] => lpm_shiftreg3:inst89.data[3]
QQ[4] => lpm_shiftreg3:inst89.data[4]
QQ[5] => lpm_shiftreg3:inst89.data[5]
QQ[6] => lpm_shiftreg3:inst89.data[6]
QQ[7] => lpm_shiftreg3:inst89.data[7]
QQ[8] => lpm_shiftreg3:inst89.data[8]
QQ[9] => lpm_shiftreg3:inst89.data[9]
QQ[10] => lpm_shiftreg3:inst89.data[10]
QQ[11] => lpm_shiftreg3:inst89.data[11]
QQ[12] => lpm_shiftreg3:inst89.data[12]
QQ[13] => lpm_shiftreg3:inst89.data[13]
QQ[14] => lpm_shiftreg3:inst89.data[14]
QQ[15] => lpm_shiftreg3:inst89.data[15]
QQ[16] => lpm_shiftreg3:inst89.data[16]
QQ[17] => lpm_shiftreg3:inst89.data[17]
QQ[18] => lpm_shiftreg3:inst89.data[18]
QQ[19] => lpm_shiftreg3:inst89.data[19]
QQ[20] => lpm_shiftreg3:inst89.data[20]
QQ[21] => lpm_shiftreg3:inst89.data[21]
QQ[22] => lpm_shiftreg3:inst89.data[22]
QQ[23] => lpm_shiftreg3:inst89.data[23]
QQ[24] => lpm_shiftreg3:inst89.data[24]
QQ[25] => lpm_shiftreg3:inst89.data[25]
QQ[26] => lpm_shiftreg3:inst89.data[26]
QQ[27] => lpm_shiftreg3:inst89.data[27]
QQ[28] => lpm_shiftreg3:inst89.data[28]
QQ[29] => lpm_shiftreg3:inst89.data[29]
QQ[30] => lpm_shiftreg3:inst89.data[30]
QQ[31] => lpm_shiftreg3:inst89.data[31]
QQ[32] => lpm_shiftreg3:inst89.data[32]
QQ[33] => lpm_shiftreg3:inst89.data[33]
QQ[34] => lpm_shiftreg3:inst89.data[34]
QQ[35] => lpm_shiftreg3:inst89.data[35]
QQ[36] => lpm_shiftreg3:inst89.data[36]
QQ[37] => lpm_shiftreg3:inst89.data[37]
OUT19 <= lpm_shiftreg4:inst95.shiftout
ZSE[0] => lpm_shiftreg4:inst95.data[0]
ZSE[1] => lpm_shiftreg4:inst95.data[1]
ZSE[2] => lpm_shiftreg4:inst95.data[2]
ZSE[3] => lpm_shiftreg4:inst95.data[3]
ZSE[4] => lpm_shiftreg4:inst95.data[4]
ZSE[5] => lpm_shiftreg4:inst95.data[5]
ZSE[6] => lpm_shiftreg4:inst95.data[6]
ZSE[7] => lpm_shiftreg4:inst95.data[7]
ZSE[8] => lpm_shiftreg4:inst95.data[8]
ZSE[9] => lpm_shiftreg4:inst95.data[9]
ZSE[10] => lpm_shiftreg4:inst95.data[10]
ZSE[11] => lpm_shiftreg4:inst95.data[11]
ZSE[12] => lpm_shiftreg4:inst95.data[12]
ZSE[13] => lpm_shiftreg4:inst95.data[13]
ZSE[14] => lpm_shiftreg4:inst95.data[14]
ZSE[15] => lpm_shiftreg4:inst95.data[15]
ZSE[16] => lpm_shiftreg4:inst95.data[16]
ZSE[17] => lpm_shiftreg4:inst95.data[17]
ZSE[18] => lpm_shiftreg4:inst95.data[18]
ZSE[19] => lpm_shiftreg4:inst95.data[19]
ZSE[20] => lpm_shiftreg4:inst95.data[20]
ZSE[21] => lpm_shiftreg4:inst95.data[21]
ZSE[22] => lpm_shiftreg4:inst95.data[22]
ZSE[23] => lpm_shiftreg4:inst95.data[23]
ZSE[24] => lpm_shiftreg4:inst95.data[24]
ZSE[25] => lpm_shiftreg4:inst95.data[25]
ZSE[26] => lpm_shiftreg4:inst95.data[26]
ZSE[27] => lpm_shiftreg4:inst95.data[27]
ZSE[28] => lpm_shiftreg4:inst95.data[28]
ZSE[29] => lpm_shiftreg4:inst95.data[29]
ZSE[30] => lpm_shiftreg4:inst95.data[30]
ZSE[31] => lpm_shiftreg4:inst95.data[31]
ZSE[32] => lpm_shiftreg4:inst95.data[32]
ZSE[33] => lpm_shiftreg4:inst95.data[33]
ZSE[34] => lpm_shiftreg4:inst95.data[34]
ZSE[35] => lpm_shiftreg4:inst95.data[35]
ZSE[36] => lpm_shiftreg4:inst95.data[36]
ZSE[37] => lpm_shiftreg4:inst95.data[37]


|program_CU_2018|Block_Synchro_Data:inst99|lpm_shiftreg3:inst89
aclr => lpm_shiftreg:LPM_SHIFTREG_component.aclr
clock => lpm_shiftreg:LPM_SHIFTREG_component.clock
data[0] => lpm_shiftreg:LPM_SHIFTREG_component.data[0]
data[1] => lpm_shiftreg:LPM_SHIFTREG_component.data[1]
data[2] => lpm_shiftreg:LPM_SHIFTREG_component.data[2]
data[3] => lpm_shiftreg:LPM_SHIFTREG_component.data[3]
data[4] => lpm_shiftreg:LPM_SHIFTREG_component.data[4]
data[5] => lpm_shiftreg:LPM_SHIFTREG_component.data[5]
data[6] => lpm_shiftreg:LPM_SHIFTREG_component.data[6]
data[7] => lpm_shiftreg:LPM_SHIFTREG_component.data[7]
data[8] => lpm_shiftreg:LPM_SHIFTREG_component.data[8]
data[9] => lpm_shiftreg:LPM_SHIFTREG_component.data[9]
data[10] => lpm_shiftreg:LPM_SHIFTREG_component.data[10]
data[11] => lpm_shiftreg:LPM_SHIFTREG_component.data[11]
data[12] => lpm_shiftreg:LPM_SHIFTREG_component.data[12]
data[13] => lpm_shiftreg:LPM_SHIFTREG_component.data[13]
data[14] => lpm_shiftreg:LPM_SHIFTREG_component.data[14]
data[15] => lpm_shiftreg:LPM_SHIFTREG_component.data[15]
data[16] => lpm_shiftreg:LPM_SHIFTREG_component.data[16]
data[17] => lpm_shiftreg:LPM_SHIFTREG_component.data[17]
data[18] => lpm_shiftreg:LPM_SHIFTREG_component.data[18]
data[19] => lpm_shiftreg:LPM_SHIFTREG_component.data[19]
data[20] => lpm_shiftreg:LPM_SHIFTREG_component.data[20]
data[21] => lpm_shiftreg:LPM_SHIFTREG_component.data[21]
data[22] => lpm_shiftreg:LPM_SHIFTREG_component.data[22]
data[23] => lpm_shiftreg:LPM_SHIFTREG_component.data[23]
data[24] => lpm_shiftreg:LPM_SHIFTREG_component.data[24]
data[25] => lpm_shiftreg:LPM_SHIFTREG_component.data[25]
data[26] => lpm_shiftreg:LPM_SHIFTREG_component.data[26]
data[27] => lpm_shiftreg:LPM_SHIFTREG_component.data[27]
data[28] => lpm_shiftreg:LPM_SHIFTREG_component.data[28]
data[29] => lpm_shiftreg:LPM_SHIFTREG_component.data[29]
data[30] => lpm_shiftreg:LPM_SHIFTREG_component.data[30]
data[31] => lpm_shiftreg:LPM_SHIFTREG_component.data[31]
data[32] => lpm_shiftreg:LPM_SHIFTREG_component.data[32]
data[33] => lpm_shiftreg:LPM_SHIFTREG_component.data[33]
data[34] => lpm_shiftreg:LPM_SHIFTREG_component.data[34]
data[35] => lpm_shiftreg:LPM_SHIFTREG_component.data[35]
data[36] => lpm_shiftreg:LPM_SHIFTREG_component.data[36]
data[37] => lpm_shiftreg:LPM_SHIFTREG_component.data[37]
load => lpm_shiftreg:LPM_SHIFTREG_component.load
shiftin => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
shiftout <= lpm_shiftreg:LPM_SHIFTREG_component.shiftout


|program_CU_2018|Block_Synchro_Data:inst99|lpm_shiftreg3:inst89|LPM_SHIFTREG:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[37].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q[37].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|program_CU_2018|Block_Synchro_Data:inst99|lpm_compare29:inst75
clock => lpm_compare:LPM_COMPARE_component.clock
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
dataa[8] => lpm_compare:LPM_COMPARE_component.dataa[8]
dataa[9] => lpm_compare:LPM_COMPARE_component.dataa[9]
dataa[10] => lpm_compare:LPM_COMPARE_component.dataa[10]
dataa[11] => lpm_compare:LPM_COMPARE_component.dataa[11]
dataa[12] => lpm_compare:LPM_COMPARE_component.dataa[12]
dataa[13] => lpm_compare:LPM_COMPARE_component.dataa[13]
dataa[14] => lpm_compare:LPM_COMPARE_component.dataa[14]
dataa[15] => lpm_compare:LPM_COMPARE_component.dataa[15]
agb <= lpm_compare:LPM_COMPARE_component.agb


|program_CU_2018|Block_Synchro_Data:inst99|lpm_compare29:inst75|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_t6l:auto_generated.dataa[0]
dataa[1] => cmpr_t6l:auto_generated.dataa[1]
dataa[2] => cmpr_t6l:auto_generated.dataa[2]
dataa[3] => cmpr_t6l:auto_generated.dataa[3]
dataa[4] => cmpr_t6l:auto_generated.dataa[4]
dataa[5] => cmpr_t6l:auto_generated.dataa[5]
dataa[6] => cmpr_t6l:auto_generated.dataa[6]
dataa[7] => cmpr_t6l:auto_generated.dataa[7]
dataa[8] => cmpr_t6l:auto_generated.dataa[8]
dataa[9] => cmpr_t6l:auto_generated.dataa[9]
dataa[10] => cmpr_t6l:auto_generated.dataa[10]
dataa[11] => cmpr_t6l:auto_generated.dataa[11]
dataa[12] => cmpr_t6l:auto_generated.dataa[12]
dataa[13] => cmpr_t6l:auto_generated.dataa[13]
dataa[14] => cmpr_t6l:auto_generated.dataa[14]
dataa[15] => cmpr_t6l:auto_generated.dataa[15]
datab[0] => cmpr_t6l:auto_generated.datab[0]
datab[1] => cmpr_t6l:auto_generated.datab[1]
datab[2] => cmpr_t6l:auto_generated.datab[2]
datab[3] => cmpr_t6l:auto_generated.datab[3]
datab[4] => cmpr_t6l:auto_generated.datab[4]
datab[5] => cmpr_t6l:auto_generated.datab[5]
datab[6] => cmpr_t6l:auto_generated.datab[6]
datab[7] => cmpr_t6l:auto_generated.datab[7]
datab[8] => cmpr_t6l:auto_generated.datab[8]
datab[9] => cmpr_t6l:auto_generated.datab[9]
datab[10] => cmpr_t6l:auto_generated.datab[10]
datab[11] => cmpr_t6l:auto_generated.datab[11]
datab[12] => cmpr_t6l:auto_generated.datab[12]
datab[13] => cmpr_t6l:auto_generated.datab[13]
datab[14] => cmpr_t6l:auto_generated.datab[14]
datab[15] => cmpr_t6l:auto_generated.datab[15]
clock => cmpr_t6l:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_t6l:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|program_CU_2018|Block_Synchro_Data:inst99|lpm_compare29:inst75|lpm_compare:LPM_COMPARE_component|cmpr_t6l:auto_generated
agb <= agb_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
clock => agb_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1


|program_CU_2018|Block_Synchro_Data:inst99|lpm_counter10:inst74
aclr => lpm_counter:LPM_COUNTER_component.aclr
clock => lpm_counter:LPM_COUNTER_component.clock
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]
q[10] <= lpm_counter:LPM_COUNTER_component.q[10]
q[11] <= lpm_counter:LPM_COUNTER_component.q[11]
q[12] <= lpm_counter:LPM_COUNTER_component.q[12]
q[13] <= lpm_counter:LPM_COUNTER_component.q[13]
q[14] <= lpm_counter:LPM_COUNTER_component.q[14]
q[15] <= lpm_counter:LPM_COUNTER_component.q[15]


|program_CU_2018|Block_Synchro_Data:inst99|lpm_counter10:inst74|LPM_COUNTER:LPM_COUNTER_component
clock => cntr_d4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_d4i:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_d4i:auto_generated.q[0]
q[1] <= cntr_d4i:auto_generated.q[1]
q[2] <= cntr_d4i:auto_generated.q[2]
q[3] <= cntr_d4i:auto_generated.q[3]
q[4] <= cntr_d4i:auto_generated.q[4]
q[5] <= cntr_d4i:auto_generated.q[5]
q[6] <= cntr_d4i:auto_generated.q[6]
q[7] <= cntr_d4i:auto_generated.q[7]
q[8] <= cntr_d4i:auto_generated.q[8]
q[9] <= cntr_d4i:auto_generated.q[9]
q[10] <= cntr_d4i:auto_generated.q[10]
q[11] <= cntr_d4i:auto_generated.q[11]
q[12] <= cntr_d4i:auto_generated.q[12]
q[13] <= cntr_d4i:auto_generated.q[13]
q[14] <= cntr_d4i:auto_generated.q[14]
q[15] <= cntr_d4i:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|program_CU_2018|Block_Synchro_Data:inst99|lpm_counter10:inst74|LPM_COUNTER:LPM_COUNTER_component|cntr_d4i:auto_generated
aclr => counter_reg_bit1a[15].ACLR
aclr => counter_reg_bit1a[14].ACLR
aclr => counter_reg_bit1a[13].ACLR
aclr => counter_reg_bit1a[12].ACLR
aclr => counter_reg_bit1a[11].ACLR
aclr => counter_reg_bit1a[10].ACLR
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
q[14] <= counter_reg_bit1a[14].REGOUT
q[15] <= counter_reg_bit1a[15].REGOUT


|program_CU_2018|Block_Synchro_Data:inst99|lpm_compare28:inst70
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
aeb <= lpm_compare:LPM_COMPARE_component.aeb


|program_CU_2018|Block_Synchro_Data:inst99|lpm_compare28:inst70|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_k7j:auto_generated.dataa[0]
dataa[1] => cmpr_k7j:auto_generated.dataa[1]
dataa[2] => cmpr_k7j:auto_generated.dataa[2]
dataa[3] => cmpr_k7j:auto_generated.dataa[3]
dataa[4] => cmpr_k7j:auto_generated.dataa[4]
dataa[5] => cmpr_k7j:auto_generated.dataa[5]
dataa[6] => cmpr_k7j:auto_generated.dataa[6]
dataa[7] => cmpr_k7j:auto_generated.dataa[7]
datab[0] => cmpr_k7j:auto_generated.datab[0]
datab[1] => cmpr_k7j:auto_generated.datab[1]
datab[2] => cmpr_k7j:auto_generated.datab[2]
datab[3] => cmpr_k7j:auto_generated.datab[3]
datab[4] => cmpr_k7j:auto_generated.datab[4]
datab[5] => cmpr_k7j:auto_generated.datab[5]
datab[6] => cmpr_k7j:auto_generated.datab[6]
datab[7] => cmpr_k7j:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_k7j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|program_CU_2018|Block_Synchro_Data:inst99|lpm_compare28:inst70|lpm_compare:LPM_COMPARE_component|cmpr_k7j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|program_CU_2018|Block_Synchro_Data:inst99|lpm_counter9:inst65
aclr => lpm_counter:LPM_COUNTER_component.aclr
clock => lpm_counter:LPM_COUNTER_component.clock
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]


|program_CU_2018|Block_Synchro_Data:inst99|lpm_counter9:inst65|LPM_COUNTER:LPM_COUNTER_component
clock => cntr_u2i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_u2i:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_u2i:auto_generated.q[0]
q[1] <= cntr_u2i:auto_generated.q[1]
q[2] <= cntr_u2i:auto_generated.q[2]
q[3] <= cntr_u2i:auto_generated.q[3]
q[4] <= cntr_u2i:auto_generated.q[4]
q[5] <= cntr_u2i:auto_generated.q[5]
q[6] <= cntr_u2i:auto_generated.q[6]
q[7] <= cntr_u2i:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|program_CU_2018|Block_Synchro_Data:inst99|lpm_counter9:inst65|LPM_COUNTER:LPM_COUNTER_component|cntr_u2i:auto_generated
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT


|program_CU_2018|Block_Synchro_Data:inst99|oune1f:inst93
out1 <= 5.DB_MAX_OUTPUT_PORT_TYPE
in1 => 2.ACLR
in1 => 3.CLK
clk1 => 2.CLK


|program_CU_2018|Block_Synchro_Data:inst99|lpm_shiftreg4:inst95
aclr => lpm_shiftreg:LPM_SHIFTREG_component.aclr
clock => lpm_shiftreg:LPM_SHIFTREG_component.clock
data[0] => lpm_shiftreg:LPM_SHIFTREG_component.data[0]
data[1] => lpm_shiftreg:LPM_SHIFTREG_component.data[1]
data[2] => lpm_shiftreg:LPM_SHIFTREG_component.data[2]
data[3] => lpm_shiftreg:LPM_SHIFTREG_component.data[3]
data[4] => lpm_shiftreg:LPM_SHIFTREG_component.data[4]
data[5] => lpm_shiftreg:LPM_SHIFTREG_component.data[5]
data[6] => lpm_shiftreg:LPM_SHIFTREG_component.data[6]
data[7] => lpm_shiftreg:LPM_SHIFTREG_component.data[7]
data[8] => lpm_shiftreg:LPM_SHIFTREG_component.data[8]
data[9] => lpm_shiftreg:LPM_SHIFTREG_component.data[9]
data[10] => lpm_shiftreg:LPM_SHIFTREG_component.data[10]
data[11] => lpm_shiftreg:LPM_SHIFTREG_component.data[11]
data[12] => lpm_shiftreg:LPM_SHIFTREG_component.data[12]
data[13] => lpm_shiftreg:LPM_SHIFTREG_component.data[13]
data[14] => lpm_shiftreg:LPM_SHIFTREG_component.data[14]
data[15] => lpm_shiftreg:LPM_SHIFTREG_component.data[15]
data[16] => lpm_shiftreg:LPM_SHIFTREG_component.data[16]
data[17] => lpm_shiftreg:LPM_SHIFTREG_component.data[17]
data[18] => lpm_shiftreg:LPM_SHIFTREG_component.data[18]
data[19] => lpm_shiftreg:LPM_SHIFTREG_component.data[19]
data[20] => lpm_shiftreg:LPM_SHIFTREG_component.data[20]
data[21] => lpm_shiftreg:LPM_SHIFTREG_component.data[21]
data[22] => lpm_shiftreg:LPM_SHIFTREG_component.data[22]
data[23] => lpm_shiftreg:LPM_SHIFTREG_component.data[23]
data[24] => lpm_shiftreg:LPM_SHIFTREG_component.data[24]
data[25] => lpm_shiftreg:LPM_SHIFTREG_component.data[25]
data[26] => lpm_shiftreg:LPM_SHIFTREG_component.data[26]
data[27] => lpm_shiftreg:LPM_SHIFTREG_component.data[27]
data[28] => lpm_shiftreg:LPM_SHIFTREG_component.data[28]
data[29] => lpm_shiftreg:LPM_SHIFTREG_component.data[29]
data[30] => lpm_shiftreg:LPM_SHIFTREG_component.data[30]
data[31] => lpm_shiftreg:LPM_SHIFTREG_component.data[31]
data[32] => lpm_shiftreg:LPM_SHIFTREG_component.data[32]
data[33] => lpm_shiftreg:LPM_SHIFTREG_component.data[33]
data[34] => lpm_shiftreg:LPM_SHIFTREG_component.data[34]
data[35] => lpm_shiftreg:LPM_SHIFTREG_component.data[35]
data[36] => lpm_shiftreg:LPM_SHIFTREG_component.data[36]
data[37] => lpm_shiftreg:LPM_SHIFTREG_component.data[37]
load => lpm_shiftreg:LPM_SHIFTREG_component.load
shiftin => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
shiftout <= lpm_shiftreg:LPM_SHIFTREG_component.shiftout


|program_CU_2018|Block_Synchro_Data:inst99|lpm_shiftreg4:inst95|LPM_SHIFTREG:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[37].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q[37].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


