{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416428365509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416428365509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 15:19:25 2014 " "Processing started: Wed Nov 19 15:19:25 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416428365509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416428365509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project2 -c Debug " "Command: quartus_sta Project2 -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416428365509 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1416428365587 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1416428365810 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1416428365857 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1416428365857 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "TimeQuest Timing Analyzer is analyzing 64 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1416428366201 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1416428366264 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClkDivider:clkdi\|clkReg " "Node: ClkDivider:clkdi\|clkReg was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1416428366310 "|Project2|ClkDivider:clkdi|clkReg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SWD:sw_d\|ClkDivider:divider\|clkReg " "Node: SWD:sw_d\|ClkDivider:divider\|clkReg was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1416428366310 "|Project2|SWD:sw_d|ClkDivider:divider|clkReg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Timer:timer_d\|ClkDivider:divider\|clkReg " "Node: Timer:timer_d\|ClkDivider:divider\|clkReg was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1416428366310 "|Project2|Timer:timer_d|ClkDivider:divider|clkReg"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1416428366326 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1416428366342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 94.324 " "Worst-case setup slack is 94.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.324         0.000 Clock10  " "   94.324         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416428366357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 Clock10  " "    0.445         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416428366373 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1416428366373 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1416428366389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 48.889 " "Worst-case minimum pulse width slack is 48.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.889         0.000 Clock10  " "   48.889         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416428366389 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1416428366482 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 94.324 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 94.324" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366482 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366482 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 94.324  " "Path #1: Setup slack is 94.324 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : SWD:sw_d\|ClkDivider:divider\|counter\[5\] " "From Node    : SWD:sw_d\|ClkDivider:divider\|counter\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : SWD:sw_d\|ClkDivider:divider\|clkReg " "To Node      : SWD:sw_d\|ClkDivider:divider\|clkReg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.850      2.850  R        clock network delay " "     2.850      2.850  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.127      0.277     uTco  SWD:sw_d\|ClkDivider:divider\|counter\[5\] " "     3.127      0.277     uTco  SWD:sw_d\|ClkDivider:divider\|counter\[5\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWD:sw_d|ClkDivider:divider|counter[5] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.127      0.000 FF  CELL  sw_d\|divider\|counter\[5\]\|regout " "     3.127      0.000 FF  CELL  sw_d\|divider\|counter\[5\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWD:sw_d|ClkDivider:divider|counter[5] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.982      0.855 FF    IC  sw_d\|divider\|Equal0~1\|datab " "     3.982      0.855 FF    IC  sw_d\|divider\|Equal0~1\|datab" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWD:sw_d|ClkDivider:divider|Equal0~1 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.433      0.451 FR  CELL  sw_d\|divider\|Equal0~1\|combout " "     4.433      0.451 FR  CELL  sw_d\|divider\|Equal0~1\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWD:sw_d|ClkDivider:divider|Equal0~1 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.258      0.825 RR    IC  sw_d\|divider\|Equal0~4\|datad " "     5.258      0.825 RR    IC  sw_d\|divider\|Equal0~4\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWD:sw_d|ClkDivider:divider|Equal0~4 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.436      0.178 RR  CELL  sw_d\|divider\|Equal0~4\|combout " "     5.436      0.178 RR  CELL  sw_d\|divider\|Equal0~4\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWD:sw_d|ClkDivider:divider|Equal0~4 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.550      1.114 RR    IC  sw_d\|divider\|Equal0~10\|datad " "     6.550      1.114 RR    IC  sw_d\|divider\|Equal0~10\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWD:sw_d|ClkDivider:divider|Equal0~10 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.728      0.178 RR  CELL  sw_d\|divider\|Equal0~10\|combout " "     6.728      0.178 RR  CELL  sw_d\|divider\|Equal0~10\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWD:sw_d|ClkDivider:divider|Equal0~10 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.988      0.260 RR    IC  sw_d\|divider\|clkReg\|ena " "     6.988      0.260 RR    IC  sw_d\|divider\|clkReg\|ena" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWD:sw_d|ClkDivider:divider|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.746      0.758 RR  CELL  SWD:sw_d\|ClkDivider:divider\|clkReg " "     7.746      0.758 RR  CELL  SWD:sw_d\|ClkDivider:divider\|clkReg" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWD:sw_d|ClkDivider:divider|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.032      2.032  R        clock network delay " "   102.032      2.032  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.070      0.038     uTsu  SWD:sw_d\|ClkDivider:divider\|clkReg " "   102.070      0.038     uTsu  SWD:sw_d\|ClkDivider:divider\|clkReg" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWD:sw_d|ClkDivider:divider|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.746 " "Data Arrival Time  :     7.746" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   102.070 " "Data Required Time :   102.070" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    94.324  " "Slack              :    94.324 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.445 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.445" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.445  " "Path #1: Hold slack is 0.445 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ClkDivider:clkdi\|clkReg " "From Node    : ClkDivider:clkdi\|clkReg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ClkDivider:clkdi\|clkReg " "To Node      : ClkDivider:clkdi\|clkReg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.873      2.873  R        clock network delay " "     2.873      2.873  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.150      0.277     uTco  ClkDivider:clkdi\|clkReg " "     3.150      0.277     uTco  ClkDivider:clkdi\|clkReg" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.150      0.000 RR  CELL  clkdi\|clkReg\|regout " "     3.150      0.000 RR  CELL  clkdi\|clkReg\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.150      0.000 RR    IC  clkdi\|clkReg~0\|datac " "     3.150      0.000 RR    IC  clkdi\|clkReg~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg~0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.508      0.358 RR  CELL  clkdi\|clkReg~0\|combout " "     3.508      0.358 RR  CELL  clkdi\|clkReg~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg~0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.508      0.000 RR    IC  clkdi\|clkReg\|datain " "     3.508      0.000 RR    IC  clkdi\|clkReg\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.604      0.096 RR  CELL  ClkDivider:clkdi\|clkReg " "     3.604      0.096 RR  CELL  ClkDivider:clkdi\|clkReg" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.873      2.873  R        clock network delay " "     2.873      2.873  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.159      0.286      uTh  ClkDivider:clkdi\|clkReg " "     3.159      0.286      uTh  ClkDivider:clkdi\|clkReg" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.604 " "Data Arrival Time  :     3.604" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.159 " "Data Required Time :     3.159" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.445  " "Slack              :     0.445 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.889 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.889" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 48.889  " "Path #1: slack is 48.889 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ClkDivider:clkdi\|clkReg " "Node             : ClkDivider:clkdi\|clkReg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.026      1.026 RR  CELL  CLOCK_50\|combout " "     1.026      1.026 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.271      1.245 RR    IC  clkdi\|clkReg\|clk " "     2.271      1.245 RR    IC  clkdi\|clkReg\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.873      0.602 RR  CELL  ClkDivider:clkdi\|clkReg " "     2.873      0.602 RR  CELL  ClkDivider:clkdi\|clkReg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.026      1.026 FF  CELL  CLOCK_50\|combout " "    51.026      1.026 FF  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.271      1.245 FF    IC  clkdi\|clkReg\|clk " "    52.271      1.245 FF    IC  clkdi\|clkReg\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.873      0.602 FF  CELL  ClkDivider:clkdi\|clkReg " "    52.873      0.602 FF  CELL  ClkDivider:clkdi\|clkReg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.111 " "Required Width   :     1.111" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    48.889 " "Slack            :    48.889" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366498 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1416428366514 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClkDivider:clkdi\|clkReg " "Node: ClkDivider:clkdi\|clkReg was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1416428366670 "|Project2|ClkDivider:clkdi|clkReg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SWD:sw_d\|ClkDivider:divider\|clkReg " "Node: SWD:sw_d\|ClkDivider:divider\|clkReg was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1416428366670 "|Project2|SWD:sw_d|ClkDivider:divider|clkReg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Timer:timer_d\|ClkDivider:divider\|clkReg " "Node: Timer:timer_d\|ClkDivider:divider\|clkReg was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1416428366670 "|Project2|Timer:timer_d|ClkDivider:divider|clkReg"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 97.253 " "Worst-case setup slack is 97.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.253         0.000 Clock10  " "   97.253         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416428366685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Clock10  " "    0.215         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416428366685 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1416428366701 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1416428366701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.000 " "Worst-case minimum pulse width slack is 49.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.000         0.000 Clock10  " "   49.000         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416428366717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416428366717 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1416428367104 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 97.253 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 97.253" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 97.253  " "Path #1: Setup slack is 97.253 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : SWD:sw_d\|ClkDivider:divider\|counter\[1\] " "From Node    : SWD:sw_d\|ClkDivider:divider\|counter\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : SWD:sw_d\|ClkDivider:divider\|clkReg " "To Node      : SWD:sw_d\|ClkDivider:divider\|clkReg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.784      1.784  R        clock network delay " "     1.784      1.784  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.925      0.141     uTco  SWD:sw_d\|ClkDivider:divider\|counter\[1\] " "     1.925      0.141     uTco  SWD:sw_d\|ClkDivider:divider\|counter\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWD:sw_d|ClkDivider:divider|counter[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.925      0.000 FF  CELL  sw_d\|divider\|counter\[1\]\|regout " "     1.925      0.000 FF  CELL  sw_d\|divider\|counter\[1\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWD:sw_d|ClkDivider:divider|counter[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.385      0.460 FF    IC  sw_d\|divider\|Equal0~0\|dataa " "     2.385      0.460 FF    IC  sw_d\|divider\|Equal0~0\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWD:sw_d|ClkDivider:divider|Equal0~0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.572      0.187 FR  CELL  sw_d\|divider\|Equal0~0\|combout " "     2.572      0.187 FR  CELL  sw_d\|divider\|Equal0~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWD:sw_d|ClkDivider:divider|Equal0~0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.688      0.116 RR    IC  sw_d\|divider\|Equal0~4\|datac " "     2.688      0.116 RR    IC  sw_d\|divider\|Equal0~4\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWD:sw_d|ClkDivider:divider|Equal0~4 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.821      0.133 RR  CELL  sw_d\|divider\|Equal0~4\|combout " "     2.821      0.133 RR  CELL  sw_d\|divider\|Equal0~4\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWD:sw_d|ClkDivider:divider|Equal0~4 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.285      0.464 RR    IC  sw_d\|divider\|Equal0~10\|datad " "     3.285      0.464 RR    IC  sw_d\|divider\|Equal0~10\|datad" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWD:sw_d|ClkDivider:divider|Equal0~10 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.344      0.059 RR  CELL  sw_d\|divider\|Equal0~10\|combout " "     3.344      0.059 RR  CELL  sw_d\|divider\|Equal0~10\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWD:sw_d|ClkDivider:divider|Equal0~10 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.443      0.099 RR    IC  sw_d\|divider\|clkReg\|ena " "     3.443      0.099 RR    IC  sw_d\|divider\|clkReg\|ena" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWD:sw_d|ClkDivider:divider|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.816      0.373 RR  CELL  SWD:sw_d\|ClkDivider:divider\|clkReg " "     3.816      0.373 RR  CELL  SWD:sw_d\|ClkDivider:divider\|clkReg" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWD:sw_d|ClkDivider:divider|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.037      1.037  R        clock network delay " "   101.037      1.037  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.069      0.032     uTsu  SWD:sw_d\|ClkDivider:divider\|clkReg " "   101.069      0.032     uTsu  SWD:sw_d\|ClkDivider:divider\|clkReg" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWD:sw_d|ClkDivider:divider|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.816 " "Data Arrival Time  :     3.816" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   101.069 " "Data Required Time :   101.069" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    97.253  " "Slack              :    97.253 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.215  " "Path #1: Hold slack is 0.215 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ClkDivider:clkdi\|clkReg " "From Node    : ClkDivider:clkdi\|clkReg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ClkDivider:clkdi\|clkReg " "To Node      : ClkDivider:clkdi\|clkReg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.404      1.404  R        clock network delay " "     1.404      1.404  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.545      0.141     uTco  ClkDivider:clkdi\|clkReg " "     1.545      0.141     uTco  ClkDivider:clkdi\|clkReg" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.545      0.000 RR  CELL  clkdi\|clkReg\|regout " "     1.545      0.000 RR  CELL  clkdi\|clkReg\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.545      0.000 RR    IC  clkdi\|clkReg~0\|datac " "     1.545      0.000 RR    IC  clkdi\|clkReg~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg~0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.729      0.184 RR  CELL  clkdi\|clkReg~0\|combout " "     1.729      0.184 RR  CELL  clkdi\|clkReg~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg~0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.729      0.000 RR    IC  clkdi\|clkReg\|datain " "     1.729      0.000 RR    IC  clkdi\|clkReg\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.771      0.042 RR  CELL  ClkDivider:clkdi\|clkReg " "     1.771      0.042 RR  CELL  ClkDivider:clkdi\|clkReg" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.404      1.404  R        clock network delay " "     1.404      1.404  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.556      0.152      uTh  ClkDivider:clkdi\|clkReg " "     1.556      0.152      uTh  ClkDivider:clkdi\|clkReg" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.771 " "Data Arrival Time  :     1.771" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.556 " "Data Required Time :     1.556" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.215  " "Slack              :     0.215 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367104 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.000  " "Path #1: slack is 49.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ClkDivider:clkdi\|clkReg " "Node             : ClkDivider:clkdi\|clkReg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.571      0.571 RR  CELL  CLOCK_50\|combout " "     0.571      0.571 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.082      0.511 RR    IC  clkdi\|clkReg\|clk " "     1.082      0.511 RR    IC  clkdi\|clkReg\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.404      0.322 RR  CELL  ClkDivider:clkdi\|clkReg " "     1.404      0.322 RR  CELL  ClkDivider:clkdi\|clkReg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.571      0.571 FF  CELL  CLOCK_50\|combout " "    50.571      0.571 FF  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.082      0.511 FF    IC  clkdi\|clkReg\|clk " "    51.082      0.511 FF    IC  clkdi\|clkReg\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.404      0.322 FF  CELL  ClkDivider:clkdi\|clkReg " "    51.404      0.322 FF  CELL  ClkDivider:clkdi\|clkReg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.000 " "Required Width   :     1.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.000 " "Slack            :    49.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1416428367120 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1416428367151 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1416428367151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416428367386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 15:19:27 2014 " "Processing ended: Wed Nov 19 15:19:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416428367386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416428367386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416428367386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416428367386 ""}
