// Seed: 1449464868
module module_0 ();
  wire id_1;
  assign id_1 = id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri   id_0,
    output uwire id_1,
    output tri   id_2,
    output tri1  id_3,
    input  uwire id_4,
    output tri1  id_5
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    output tri1 id_1,
    input wor id_2,
    input supply0 id_3,
    output tri1 id_4,
    input uwire id_5#(
        .id_10(-1),
        .id_11(1),
        .id_12(1)
    ),
    input tri id_6
    , id_13,
    output supply1 id_7,
    output tri id_8
);
  module_0 modCall_1 ();
endmodule
