

================================================================
== Vitis HLS Report for 'VITIS_LOOP_225_4_proc50_Pipeline_VITIS_LOOP_225_4'
================================================================
* Date:           Tue Sep  5 00:04:19 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.200 us|  0.200 us|   20|   20|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_225_4  |       18|       18|         8|          1|          1|    12|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|     205|    390|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     191|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     396|    505|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U7982  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|   2|  205|  390|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln225_fu_91_p2         |         +|   0|  0|  13|           4|           1|
    |add_ln227_fu_101_p2        |         +|   0|  0|  12|          12|          12|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln225_fu_85_p2        |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  38|          22|          20|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_37      |   9|          2|    4|          8|
    |block_C_drainer_429_blk_n  |   9|          2|    1|          2|
    |j_fu_40                    |   9|          2|    4|          8|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|   11|         22|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |C_4_addr_reg_132                  |  12|   0|   12|          0|
    |C_4_load_reg_143                  |  32|   0|   32|          0|
    |add73_4_i_i_i_reg_153             |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |block_C_drainer_429_read_reg_138  |  32|   0|   32|          0|
    |j_fu_40                           |   4|   0|    4|          0|
    |C_4_addr_reg_132                  |  64|  32|   12|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 191|  32|  139|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+------------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_225_4_proc50_Pipeline_VITIS_LOOP_225_4|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_225_4_proc50_Pipeline_VITIS_LOOP_225_4|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_225_4_proc50_Pipeline_VITIS_LOOP_225_4|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_225_4_proc50_Pipeline_VITIS_LOOP_225_4|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_225_4_proc50_Pipeline_VITIS_LOOP_225_4|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_225_4_proc50_Pipeline_VITIS_LOOP_225_4|  return value|
|block_C_drainer_429_dout            |   in|   32|     ap_fifo|                                block_C_drainer_429|       pointer|
|block_C_drainer_429_num_data_valid  |   in|    2|     ap_fifo|                                block_C_drainer_429|       pointer|
|block_C_drainer_429_fifo_cap        |   in|    2|     ap_fifo|                                block_C_drainer_429|       pointer|
|block_C_drainer_429_empty_n         |   in|    1|     ap_fifo|                                block_C_drainer_429|       pointer|
|block_C_drainer_429_read            |  out|    1|     ap_fifo|                                block_C_drainer_429|       pointer|
|C_4_address0                        |  out|   12|   ap_memory|                                                C_4|         array|
|C_4_ce0                             |  out|    1|   ap_memory|                                                C_4|         array|
|C_4_we0                             |  out|    1|   ap_memory|                                                C_4|         array|
|C_4_d0                              |  out|   32|   ap_memory|                                                C_4|         array|
|C_4_address1                        |  out|   12|   ap_memory|                                                C_4|         array|
|C_4_ce1                             |  out|    1|   ap_memory|                                                C_4|         array|
|C_4_q1                              |   in|   32|   ap_memory|                                                C_4|         array|
|empty                               |   in|   12|     ap_none|                                              empty|        scalar|
+------------------------------------+-----+-----+------------+---------------------------------------------------+--------------+

