#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar 12 13:28:03 2019
# Process ID: 12192
# Current directory: D:/VivadoProjects/Scorebord
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20904 D:\VivadoProjects\Scorebord\Scorebord.xpr
# Log file: D:/VivadoProjects/Scorebord/vivado.log
# Journal file: D:/VivadoProjects/Scorebord\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivadoProjects/Scorebord/Scorebord.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 806.113 ; gain = 68.422
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProjects/Scorebord/Scorebord.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Scorebord' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProjects/Scorebord/Scorebord.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Scorebord_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProjects/Scorebord/Scorebord.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e002a50f2c441abb072fd971e5ed747 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Scorebord_behav xil_defaultlib.tb_Scorebord -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProjects/Scorebord/Scorebord.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Scorebord_behav -key {Behavioral:sim_1:Functional:tb_Scorebord} -tclbatch {tb_Scorebord.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_Scorebord.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Dit is geen fout, maar het einde van de simulatie
Time: 0 ps  Iteration: 0  Process: /tb_Scorebord/line__54  File: D:/VivadoProjects/Scorebord/Scorebord.srcs/sources_1/new/TB_Scorebord.vhd
$finish called at time : 0 fs : File "D:/VivadoProjects/Scorebord/Scorebord.srcs/sources_1/new/TB_Scorebord.vhd" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Scorebord_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 848.652 ; gain = 8.844
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 12 21:14:43 2019...
