--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 165060 paths analyzed, 266 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.762ns.
--------------------------------------------------------------------------------
Slack:                  6.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.716ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B1      net (fanout=9)        1.901   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/M_alu_op1<8>1
    DSP48_X0Y11.B0       net (fanout=18)       1.860   test/M_alu_op1[0]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X18Y44.A5      net (fanout=1)        1.499   test/alu/n0107[1]
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/N32
                                                       test/alu/Mmux_out213
    SLICE_X18Y42.D2      net (fanout=3)        0.896   M_test_out[1]
    SLICE_X18Y42.CMUX    Topdc                 0.402   M_test_out[5]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3
    SLICE_X13Y42.A3      net (fanout=1)        0.867   test/N74
    SLICE_X13Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X12Y42.BX      net (fanout=3)        1.129   test/M_state_q_FSM_FFd2-In
    SLICE_X12Y42.CLK     Tdick                 0.085   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     13.716ns (5.564ns logic, 8.152ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  6.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.522ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B1      net (fanout=9)        1.901   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/M_alu_op1<8>1
    DSP48_X0Y11.B0       net (fanout=18)       1.860   test/M_alu_op1[0]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X18Y44.A5      net (fanout=1)        1.499   test/alu/n0107[1]
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/N32
                                                       test/alu/Mmux_out213
    SLICE_X18Y42.D2      net (fanout=3)        0.896   M_test_out[1]
    SLICE_X18Y42.CMUX    Topdc                 0.402   M_test_out[5]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3
    SLICE_X13Y42.A3      net (fanout=1)        0.867   test/N74
    SLICE_X13Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X13Y42.CX      net (fanout=3)        0.906   test/M_state_q_FSM_FFd2-In
    SLICE_X13Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_3
    -------------------------------------------------  ---------------------------
    Total                                     13.522ns (5.593ns logic, 7.929ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  6.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.519ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B1      net (fanout=9)        1.901   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/M_alu_op1<8>1
    DSP48_X0Y11.B0       net (fanout=18)       1.860   test/M_alu_op1[0]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X18Y44.A5      net (fanout=1)        1.499   test/alu/n0107[1]
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/N32
                                                       test/alu/Mmux_out213
    SLICE_X18Y42.D2      net (fanout=3)        0.896   M_test_out[1]
    SLICE_X18Y42.CMUX    Topdc                 0.402   M_test_out[5]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3
    SLICE_X13Y42.A3      net (fanout=1)        0.867   test/N74
    SLICE_X13Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X13Y42.BX      net (fanout=3)        0.903   test/M_state_q_FSM_FFd2-In
    SLICE_X13Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     13.519ns (5.593ns logic, 7.926ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  6.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.471ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B1      net (fanout=9)        1.901   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/M_alu_op1<8>1
    DSP48_X0Y11.B0       net (fanout=18)       1.860   test/M_alu_op1[0]
    DSP48_X0Y11.M5       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X18Y42.B4      net (fanout=1)        1.589   test/alu/n0107[5]
    SLICE_X18Y42.B       Tilo                  0.235   M_test_out[5]
                                                       test/alu/Mmux_out610
    SLICE_X18Y42.D1      net (fanout=3)        0.561   M_test_out[5]
    SLICE_X18Y42.CMUX    Topdc                 0.402   M_test_out[5]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3
    SLICE_X13Y42.A3      net (fanout=1)        0.867   test/N74
    SLICE_X13Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X12Y42.BX      net (fanout=3)        1.129   test/M_state_q_FSM_FFd2-In
    SLICE_X12Y42.CLK     Tdick                 0.085   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     13.471ns (5.564ns logic, 7.907ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  6.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.383ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.C3      net (fanout=9)        1.738   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.C       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/_n0184<9>1
    DSP48_X0Y11.B1       net (fanout=14)       1.690   test/M_alu_op1[1]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X18Y44.A5      net (fanout=1)        1.499   test/alu/n0107[1]
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/N32
                                                       test/alu/Mmux_out213
    SLICE_X18Y42.D2      net (fanout=3)        0.896   M_test_out[1]
    SLICE_X18Y42.CMUX    Topdc                 0.402   M_test_out[5]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3
    SLICE_X13Y42.A3      net (fanout=1)        0.867   test/N74
    SLICE_X13Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X12Y42.BX      net (fanout=3)        1.129   test/M_state_q_FSM_FFd2-In
    SLICE_X12Y42.CLK     Tdick                 0.085   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     13.383ns (5.564ns logic, 7.819ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  6.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.367ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.288 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B1      net (fanout=9)        1.901   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/M_alu_op1<8>1
    DSP48_X0Y11.B0       net (fanout=18)       1.860   test/M_alu_op1[0]
    DSP48_X0Y11.M3       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X19Y45.C6      net (fanout=3)        1.635   test/alu/n0107[3]
    SLICE_X19Y45.C       Tilo                  0.259   test/alu/Mmux_out45
                                                       test/alu/Mmux_out49_SW0
    SLICE_X17Y45.D4      net (fanout=1)        0.494   test/N69
    SLICE_X17Y45.D       Tilo                  0.259   test/N20
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X15Y42.B3      net (fanout=2)        0.863   test/N20
    SLICE_X15Y42.B       Tilo                  0.259   test/M_state_q_FSM_FFd1_3
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X15Y42.A5      net (fanout=1)        0.230   test/N40
    SLICE_X15Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X15Y42.CX      net (fanout=3)        0.651   test/M_state_q_FSM_FFd1-In
    SLICE_X15Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                     13.367ns (5.733ns logic, 7.634ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  6.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.277ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B1      net (fanout=9)        1.901   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/M_alu_op1<8>1
    DSP48_X0Y11.B0       net (fanout=18)       1.860   test/M_alu_op1[0]
    DSP48_X0Y11.M5       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X18Y42.B4      net (fanout=1)        1.589   test/alu/n0107[5]
    SLICE_X18Y42.B       Tilo                  0.235   M_test_out[5]
                                                       test/alu/Mmux_out610
    SLICE_X18Y42.D1      net (fanout=3)        0.561   M_test_out[5]
    SLICE_X18Y42.CMUX    Topdc                 0.402   M_test_out[5]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3
    SLICE_X13Y42.A3      net (fanout=1)        0.867   test/N74
    SLICE_X13Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X13Y42.CX      net (fanout=3)        0.906   test/M_state_q_FSM_FFd2-In
    SLICE_X13Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_3
    -------------------------------------------------  ---------------------------
    Total                                     13.277ns (5.593ns logic, 7.684ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  6.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.274ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B1      net (fanout=9)        1.901   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/M_alu_op1<8>1
    DSP48_X0Y11.B0       net (fanout=18)       1.860   test/M_alu_op1[0]
    DSP48_X0Y11.M5       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X18Y42.B4      net (fanout=1)        1.589   test/alu/n0107[5]
    SLICE_X18Y42.B       Tilo                  0.235   M_test_out[5]
                                                       test/alu/Mmux_out610
    SLICE_X18Y42.D1      net (fanout=3)        0.561   M_test_out[5]
    SLICE_X18Y42.CMUX    Topdc                 0.402   M_test_out[5]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3
    SLICE_X13Y42.A3      net (fanout=1)        0.867   test/N74
    SLICE_X13Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X13Y42.BX      net (fanout=3)        0.903   test/M_state_q_FSM_FFd2-In
    SLICE_X13Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     13.274ns (5.593ns logic, 7.681ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  6.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.199ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B1      net (fanout=9)        1.901   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/M_alu_op1<8>1
    DSP48_X0Y11.B0       net (fanout=18)       1.860   test/M_alu_op1[0]
    DSP48_X0Y11.M3       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X19Y45.C6      net (fanout=3)        1.635   test/alu/n0107[3]
    SLICE_X19Y45.C       Tilo                  0.259   test/alu/Mmux_out45
                                                       test/alu/Mmux_out49_SW0
    SLICE_X17Y45.D4      net (fanout=1)        0.494   test/N69
    SLICE_X17Y45.D       Tilo                  0.259   test/N20
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X15Y42.B3      net (fanout=2)        0.863   test/N20
    SLICE_X15Y42.B       Tilo                  0.259   test/M_state_q_FSM_FFd1_3
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X15Y42.A5      net (fanout=1)        0.230   test/N40
    SLICE_X15Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X12Y42.AX      net (fanout=3)        0.512   test/M_state_q_FSM_FFd1-In
    SLICE_X12Y42.CLK     Tdick                 0.085   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     13.199ns (5.704ns logic, 7.495ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  6.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.191ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.288 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B1      net (fanout=9)        1.901   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/M_alu_op1<8>1
    DSP48_X0Y11.B0       net (fanout=18)       1.860   test/M_alu_op1[0]
    DSP48_X0Y11.M3       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X19Y45.C6      net (fanout=3)        1.635   test/alu/n0107[3]
    SLICE_X19Y45.C       Tilo                  0.259   test/alu/Mmux_out45
                                                       test/alu/Mmux_out49_SW0
    SLICE_X17Y45.D4      net (fanout=1)        0.494   test/N69
    SLICE_X17Y45.D       Tilo                  0.259   test/N20
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X15Y42.B3      net (fanout=2)        0.863   test/N20
    SLICE_X15Y42.B       Tilo                  0.259   test/M_state_q_FSM_FFd1_3
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X15Y42.A5      net (fanout=1)        0.230   test/N40
    SLICE_X15Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X15Y42.BX      net (fanout=3)        0.475   test/M_state_q_FSM_FFd1-In
    SLICE_X15Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                     13.191ns (5.733ns logic, 7.458ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack:                  6.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.189ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.C3      net (fanout=9)        1.738   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.C       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/_n0184<9>1
    DSP48_X0Y11.B1       net (fanout=14)       1.690   test/M_alu_op1[1]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X18Y44.A5      net (fanout=1)        1.499   test/alu/n0107[1]
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/N32
                                                       test/alu/Mmux_out213
    SLICE_X18Y42.D2      net (fanout=3)        0.896   M_test_out[1]
    SLICE_X18Y42.CMUX    Topdc                 0.402   M_test_out[5]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3
    SLICE_X13Y42.A3      net (fanout=1)        0.867   test/N74
    SLICE_X13Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X13Y42.CX      net (fanout=3)        0.906   test/M_state_q_FSM_FFd2-In
    SLICE_X13Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_3
    -------------------------------------------------  ---------------------------
    Total                                     13.189ns (5.593ns logic, 7.596ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  6.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.186ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.C3      net (fanout=9)        1.738   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.C       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/_n0184<9>1
    DSP48_X0Y11.B1       net (fanout=14)       1.690   test/M_alu_op1[1]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X18Y44.A5      net (fanout=1)        1.499   test/alu/n0107[1]
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/N32
                                                       test/alu/Mmux_out213
    SLICE_X18Y42.D2      net (fanout=3)        0.896   M_test_out[1]
    SLICE_X18Y42.CMUX    Topdc                 0.402   M_test_out[5]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3
    SLICE_X13Y42.A3      net (fanout=1)        0.867   test/N74
    SLICE_X13Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X13Y42.BX      net (fanout=3)        0.903   test/M_state_q_FSM_FFd2-In
    SLICE_X13Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     13.186ns (5.593ns logic, 7.593ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  6.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.138ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.C3      net (fanout=9)        1.738   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.C       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/_n0184<9>1
    DSP48_X0Y11.B1       net (fanout=14)       1.690   test/M_alu_op1[1]
    DSP48_X0Y11.M5       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X18Y42.B4      net (fanout=1)        1.589   test/alu/n0107[5]
    SLICE_X18Y42.B       Tilo                  0.235   M_test_out[5]
                                                       test/alu/Mmux_out610
    SLICE_X18Y42.D1      net (fanout=3)        0.561   M_test_out[5]
    SLICE_X18Y42.CMUX    Topdc                 0.402   M_test_out[5]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3
    SLICE_X13Y42.A3      net (fanout=1)        0.867   test/N74
    SLICE_X13Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X12Y42.BX      net (fanout=3)        1.129   test/M_state_q_FSM_FFd2-In
    SLICE_X12Y42.CLK     Tdick                 0.085   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     13.138ns (5.564ns logic, 7.574ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  6.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.127ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B1      net (fanout=9)        1.901   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/M_alu_op1<8>1
    DSP48_X0Y11.B0       net (fanout=18)       1.860   test/M_alu_op1[0]
    DSP48_X0Y11.M3       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X19Y45.C6      net (fanout=3)        1.635   test/alu/n0107[3]
    SLICE_X19Y45.C       Tilo                  0.259   test/alu/Mmux_out45
                                                       test/alu/Mmux_out49_SW0
    SLICE_X17Y45.D4      net (fanout=1)        0.494   test/N69
    SLICE_X17Y45.D       Tilo                  0.259   test/N20
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X13Y42.A6      net (fanout=2)        0.663   test/N20
    SLICE_X13Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X12Y42.BX      net (fanout=3)        1.129   test/M_state_q_FSM_FFd2-In
    SLICE_X12Y42.CLK     Tdick                 0.085   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     13.127ns (5.445ns logic, 7.682ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  6.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.100ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B1      net (fanout=9)        1.901   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/M_alu_op1<8>1
    DSP48_X0Y11.B0       net (fanout=18)       1.860   test/M_alu_op1[0]
    DSP48_X0Y11.M4       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X15Y44.C5      net (fanout=2)        1.434   test/alu/n0107[4]
    SLICE_X15Y44.C       Tilo                  0.259   test/alu/N77
                                                       test/alu/Mmux_out511_SW1
    SLICE_X15Y44.B4      net (fanout=1)        0.352   test/alu/N44
    SLICE_X15Y44.B       Tilo                  0.259   test/alu/N77
                                                       test/alu/Mmux_out512
    SLICE_X13Y42.A2      net (fanout=3)        0.979   M_test_out[4]
    SLICE_X13Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X12Y42.BX      net (fanout=3)        1.129   test/M_state_q_FSM_FFd2-In
    SLICE_X12Y42.CLK     Tdick                 0.085   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     13.100ns (5.445ns logic, 7.655ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  6.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.051ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.288 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B1      net (fanout=9)        1.901   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/M_alu_op1<8>1
    DSP48_X0Y11.B0       net (fanout=18)       1.860   test/M_alu_op1[0]
    DSP48_X0Y11.M3       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X17Y45.C4      net (fanout=3)        1.579   test/alu/n0107[3]
    SLICE_X17Y45.C       Tilo                  0.259   test/N20
                                                       test/alu/Mmux_out49_SW1
    SLICE_X17Y45.D5      net (fanout=1)        0.234   test/N70
    SLICE_X17Y45.D       Tilo                  0.259   test/N20
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X15Y42.B3      net (fanout=2)        0.863   test/N20
    SLICE_X15Y42.B       Tilo                  0.259   test/M_state_q_FSM_FFd1_3
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X15Y42.A5      net (fanout=1)        0.230   test/N40
    SLICE_X15Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X15Y42.CX      net (fanout=3)        0.651   test/M_state_q_FSM_FFd1-In
    SLICE_X15Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                     13.051ns (5.733ns logic, 7.318ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  6.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.034ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.288 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.C3      net (fanout=9)        1.738   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.C       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/_n0184<9>1
    DSP48_X0Y11.B1       net (fanout=14)       1.690   test/M_alu_op1[1]
    DSP48_X0Y11.M3       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X19Y45.C6      net (fanout=3)        1.635   test/alu/n0107[3]
    SLICE_X19Y45.C       Tilo                  0.259   test/alu/Mmux_out45
                                                       test/alu/Mmux_out49_SW0
    SLICE_X17Y45.D4      net (fanout=1)        0.494   test/N69
    SLICE_X17Y45.D       Tilo                  0.259   test/N20
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X15Y42.B3      net (fanout=2)        0.863   test/N20
    SLICE_X15Y42.B       Tilo                  0.259   test/M_state_q_FSM_FFd1_3
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X15Y42.A5      net (fanout=1)        0.230   test/N40
    SLICE_X15Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X15Y42.CX      net (fanout=3)        0.651   test/M_state_q_FSM_FFd1-In
    SLICE_X15Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                     13.034ns (5.733ns logic, 7.301ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack:                  6.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.021ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B1      net (fanout=9)        1.901   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/M_alu_op1<8>1
    DSP48_X0Y11.B0       net (fanout=18)       1.860   test/M_alu_op1[0]
    DSP48_X0Y11.M6       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X16Y42.A3      net (fanout=1)        1.421   test/alu/n0107[6]
    SLICE_X16Y42.A       Tilo                  0.254   test/alu/N52
                                                       test/alu/Mmux_out78
    SLICE_X18Y42.CX      net (fanout=3)        0.470   M_test_out[6]
    SLICE_X18Y42.CMUX    Tcxc                  0.192   M_test_out[5]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3
    SLICE_X13Y42.A3      net (fanout=1)        0.867   test/N74
    SLICE_X13Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X12Y42.BX      net (fanout=3)        1.129   test/M_state_q_FSM_FFd2-In
    SLICE_X12Y42.CLK     Tdick                 0.085   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     13.021ns (5.373ns logic, 7.648ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  6.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.988ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B1      net (fanout=9)        1.901   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/M_alu_op1<8>1
    DSP48_X0Y11.B0       net (fanout=18)       1.860   test/M_alu_op1[0]
    DSP48_X0Y11.M4       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X15Y44.A4      net (fanout=2)        1.531   test/alu/n0107[4]
    SLICE_X15Y44.A       Tilo                  0.259   test/alu/N77
                                                       test/alu/Mmux_out511_SW0
    SLICE_X15Y44.B6      net (fanout=1)        0.143   test/alu/N43
    SLICE_X15Y44.B       Tilo                  0.259   test/alu/N77
                                                       test/alu/Mmux_out512
    SLICE_X13Y42.A2      net (fanout=3)        0.979   M_test_out[4]
    SLICE_X13Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X12Y42.BX      net (fanout=3)        1.129   test/M_state_q_FSM_FFd2-In
    SLICE_X12Y42.CLK     Tdick                 0.085   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     12.988ns (5.445ns logic, 7.543ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  6.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.973ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X18Y39.B3      net (fanout=18)       1.442   test/M_state_q_FSM_FFd2_2
    SLICE_X18Y39.B       Tilo                  0.235   test/alu/_n0177
                                                       test/_n0184<13>1
    DSP48_X0Y11.B5       net (fanout=10)       1.600   test/M_alu_op1[5]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X18Y44.A5      net (fanout=1)        1.499   test/alu/n0107[1]
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/N32
                                                       test/alu/Mmux_out213
    SLICE_X18Y42.D2      net (fanout=3)        0.896   M_test_out[1]
    SLICE_X18Y42.CMUX    Topdc                 0.402   M_test_out[5]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3
    SLICE_X13Y42.A3      net (fanout=1)        0.867   test/N74
    SLICE_X13Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X12Y42.BX      net (fanout=3)        1.129   test/M_state_q_FSM_FFd2-In
    SLICE_X12Y42.CLK     Tdick                 0.085   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     12.973ns (5.540ns logic, 7.433ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  7.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.946ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.D6      net (fanout=9)        1.341   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.D       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/_n0184<10>1
    DSP48_X0Y11.B2       net (fanout=10)       1.650   test/M_alu_op1[2]
    DSP48_X0Y11.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X18Y44.A5      net (fanout=1)        1.499   test/alu/n0107[1]
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/N32
                                                       test/alu/Mmux_out213
    SLICE_X18Y42.D2      net (fanout=3)        0.896   M_test_out[1]
    SLICE_X18Y42.CMUX    Topdc                 0.402   M_test_out[5]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3
    SLICE_X13Y42.A3      net (fanout=1)        0.867   test/N74
    SLICE_X13Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X12Y42.BX      net (fanout=3)        1.129   test/M_state_q_FSM_FFd2-In
    SLICE_X12Y42.CLK     Tdick                 0.085   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     12.946ns (5.564ns logic, 7.382ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  7.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.944ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.C3      net (fanout=9)        1.738   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.C       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/_n0184<9>1
    DSP48_X0Y11.B1       net (fanout=14)       1.690   test/M_alu_op1[1]
    DSP48_X0Y11.M5       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X18Y42.B4      net (fanout=1)        1.589   test/alu/n0107[5]
    SLICE_X18Y42.B       Tilo                  0.235   M_test_out[5]
                                                       test/alu/Mmux_out610
    SLICE_X18Y42.D1      net (fanout=3)        0.561   M_test_out[5]
    SLICE_X18Y42.CMUX    Topdc                 0.402   M_test_out[5]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3
    SLICE_X13Y42.A3      net (fanout=1)        0.867   test/N74
    SLICE_X13Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X13Y42.CX      net (fanout=3)        0.906   test/M_state_q_FSM_FFd2-In
    SLICE_X13Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_3
    -------------------------------------------------  ---------------------------
    Total                                     12.944ns (5.593ns logic, 7.351ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  7.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.941ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.C3      net (fanout=9)        1.738   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.C       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/_n0184<9>1
    DSP48_X0Y11.B1       net (fanout=14)       1.690   test/M_alu_op1[1]
    DSP48_X0Y11.M5       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X18Y42.B4      net (fanout=1)        1.589   test/alu/n0107[5]
    SLICE_X18Y42.B       Tilo                  0.235   M_test_out[5]
                                                       test/alu/Mmux_out610
    SLICE_X18Y42.D1      net (fanout=3)        0.561   M_test_out[5]
    SLICE_X18Y42.CMUX    Topdc                 0.402   M_test_out[5]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW3
    SLICE_X13Y42.A3      net (fanout=1)        0.867   test/N74
    SLICE_X13Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X13Y42.BX      net (fanout=3)        0.903   test/M_state_q_FSM_FFd2-In
    SLICE_X13Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     12.941ns (5.593ns logic, 7.348ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  7.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.933ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B1      net (fanout=9)        1.901   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/M_alu_op1<8>1
    DSP48_X0Y11.B0       net (fanout=18)       1.860   test/M_alu_op1[0]
    DSP48_X0Y11.M3       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X19Y45.C6      net (fanout=3)        1.635   test/alu/n0107[3]
    SLICE_X19Y45.C       Tilo                  0.259   test/alu/Mmux_out45
                                                       test/alu/Mmux_out49_SW0
    SLICE_X17Y45.D4      net (fanout=1)        0.494   test/N69
    SLICE_X17Y45.D       Tilo                  0.259   test/N20
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X13Y42.A6      net (fanout=2)        0.663   test/N20
    SLICE_X13Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X13Y42.CX      net (fanout=3)        0.906   test/M_state_q_FSM_FFd2-In
    SLICE_X13Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_3
    -------------------------------------------------  ---------------------------
    Total                                     12.933ns (5.474ns logic, 7.459ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  7.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.930ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B1      net (fanout=9)        1.901   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/M_alu_op1<8>1
    DSP48_X0Y11.B0       net (fanout=18)       1.860   test/M_alu_op1[0]
    DSP48_X0Y11.M3       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X19Y45.C6      net (fanout=3)        1.635   test/alu/n0107[3]
    SLICE_X19Y45.C       Tilo                  0.259   test/alu/Mmux_out45
                                                       test/alu/Mmux_out49_SW0
    SLICE_X17Y45.D4      net (fanout=1)        0.494   test/N69
    SLICE_X17Y45.D       Tilo                  0.259   test/N20
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X13Y42.A6      net (fanout=2)        0.663   test/N20
    SLICE_X13Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X13Y42.BX      net (fanout=3)        0.903   test/M_state_q_FSM_FFd2-In
    SLICE_X13Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     12.930ns (5.474ns logic, 7.456ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  7.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.906ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B1      net (fanout=9)        1.901   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/M_alu_op1<8>1
    DSP48_X0Y11.B0       net (fanout=18)       1.860   test/M_alu_op1[0]
    DSP48_X0Y11.M4       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X15Y44.C5      net (fanout=2)        1.434   test/alu/n0107[4]
    SLICE_X15Y44.C       Tilo                  0.259   test/alu/N77
                                                       test/alu/Mmux_out511_SW1
    SLICE_X15Y44.B4      net (fanout=1)        0.352   test/alu/N44
    SLICE_X15Y44.B       Tilo                  0.259   test/alu/N77
                                                       test/alu/Mmux_out512
    SLICE_X13Y42.A2      net (fanout=3)        0.979   M_test_out[4]
    SLICE_X13Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X13Y42.CX      net (fanout=3)        0.906   test/M_state_q_FSM_FFd2-In
    SLICE_X13Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_3
    -------------------------------------------------  ---------------------------
    Total                                     12.906ns (5.474ns logic, 7.432ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  7.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.903ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B1      net (fanout=9)        1.901   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/M_alu_op1<8>1
    DSP48_X0Y11.B0       net (fanout=18)       1.860   test/M_alu_op1[0]
    DSP48_X0Y11.M4       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X15Y44.C5      net (fanout=2)        1.434   test/alu/n0107[4]
    SLICE_X15Y44.C       Tilo                  0.259   test/alu/N77
                                                       test/alu/Mmux_out511_SW1
    SLICE_X15Y44.B4      net (fanout=1)        0.352   test/alu/N44
    SLICE_X15Y44.B       Tilo                  0.259   test/alu/N77
                                                       test/alu/Mmux_out512
    SLICE_X13Y42.A2      net (fanout=3)        0.979   M_test_out[4]
    SLICE_X13Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X13Y42.BX      net (fanout=3)        0.903   test/M_state_q_FSM_FFd2-In
    SLICE_X13Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     12.903ns (5.474ns logic, 7.429ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  7.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.883ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B1      net (fanout=9)        1.901   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/M_alu_op1<8>1
    DSP48_X0Y11.B0       net (fanout=18)       1.860   test/M_alu_op1[0]
    DSP48_X0Y11.M3       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X17Y45.C4      net (fanout=3)        1.579   test/alu/n0107[3]
    SLICE_X17Y45.C       Tilo                  0.259   test/N20
                                                       test/alu/Mmux_out49_SW1
    SLICE_X17Y45.D5      net (fanout=1)        0.234   test/N70
    SLICE_X17Y45.D       Tilo                  0.259   test/N20
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X15Y42.B3      net (fanout=2)        0.863   test/N20
    SLICE_X15Y42.B       Tilo                  0.259   test/M_state_q_FSM_FFd1_3
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X15Y42.A5      net (fanout=1)        0.230   test/N40
    SLICE_X15Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X12Y42.AX      net (fanout=3)        0.512   test/M_state_q_FSM_FFd1-In
    SLICE_X12Y42.CLK     Tdick                 0.085   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.883ns (5.704ns logic, 7.179ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack:                  7.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.875ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.288 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B1      net (fanout=9)        1.901   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.B       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/M_alu_op1<8>1
    DSP48_X0Y11.B0       net (fanout=18)       1.860   test/M_alu_op1[0]
    DSP48_X0Y11.M3       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X17Y45.C4      net (fanout=3)        1.579   test/alu/n0107[3]
    SLICE_X17Y45.C       Tilo                  0.259   test/N20
                                                       test/alu/Mmux_out49_SW1
    SLICE_X17Y45.D5      net (fanout=1)        0.234   test/N70
    SLICE_X17Y45.D       Tilo                  0.259   test/N20
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X15Y42.B3      net (fanout=2)        0.863   test/N20
    SLICE_X15Y42.B       Tilo                  0.259   test/M_state_q_FSM_FFd1_3
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X15Y42.A5      net (fanout=1)        0.230   test/N40
    SLICE_X15Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X15Y42.BX      net (fanout=3)        0.475   test/M_state_q_FSM_FFd1-In
    SLICE_X15Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                     12.875ns (5.733ns logic, 7.142ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack:                  7.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.866ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.C3      net (fanout=9)        1.738   test/M_state_q_FSM_FFd2_1
    SLICE_X21Y40.C       Tilo                  0.259   test/M_alu_op1[2]
                                                       test/_n0184<9>1
    DSP48_X0Y11.B1       net (fanout=14)       1.690   test/M_alu_op1[1]
    DSP48_X0Y11.M3       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0107
                                                       test/alu/adder/Mmult_n0107
    SLICE_X19Y45.C6      net (fanout=3)        1.635   test/alu/n0107[3]
    SLICE_X19Y45.C       Tilo                  0.259   test/alu/Mmux_out45
                                                       test/alu/Mmux_out49_SW0
    SLICE_X17Y45.D4      net (fanout=1)        0.494   test/N69
    SLICE_X17Y45.D       Tilo                  0.259   test/N20
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW1
    SLICE_X15Y42.B3      net (fanout=2)        0.863   test/N20
    SLICE_X15Y42.B       Tilo                  0.259   test/M_state_q_FSM_FFd1_3
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X15Y42.A5      net (fanout=1)        0.230   test/N40
    SLICE_X15Y42.A       Tilo                  0.259   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X12Y42.AX      net (fanout=3)        0.512   test/M_state_q_FSM_FFd1-In
    SLICE_X12Y42.CLK     Tdick                 0.085   M_state_q_FSM_FFd2
                                                       test/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.866ns (5.704ns logic, 7.162ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: test/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: test/M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X6Y34.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X6Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X6Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X6Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X6Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X6Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: test/M_counter_q[7]/CLK
  Logical resource: test/M_counter_q_0/CK
  Location pin: SLICE_X9Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: test/M_counter_q[7]/SR
  Logical resource: test/M_counter_q_0/SR
  Location pin: SLICE_X9Y35.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: test/M_counter_q[7]/CLK
  Logical resource: test/M_counter_q_1/CK
  Location pin: SLICE_X9Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: test/M_counter_q[7]/CLK
  Logical resource: test/M_counter_q_2/CK
  Location pin: SLICE_X9Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.762|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 165060 paths, 0 nets, and 1227 connections

Design statistics:
   Minimum period:  13.762ns{1}   (Maximum frequency:  72.664MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 18 17:59:12 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



