<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>FPGA on William Lazcano | Computer &amp; Electrical Engineering</title><link>https://will-l10.github.io/tags/fpga/</link><description>Recent content in FPGA on William Lazcano | Computer &amp; Electrical Engineering</description><generator>Hugo</generator><language>en-us</language><lastBuildDate>Tue, 15 Oct 2024 00:00:00 +0000</lastBuildDate><atom:link href="https://will-l10.github.io/tags/fpga/index.xml" rel="self" type="application/rss+xml"/><item><title>ARM Processor Implementation</title><link>https://will-l10.github.io/blogs/arm-processor/</link><pubDate>Tue, 15 Oct 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/blogs/arm-processor/</guid><description>&lt;h2 id="project-overview"&gt;Project Overview&lt;/h2&gt;
&lt;p&gt;Implemented an ARM processor with extended instruction set on FPGA hardware, demonstrating proficiency in computer architecture and hardware description languages.&lt;/p&gt;
&lt;h2 id="technical-details"&gt;Technical Details&lt;/h2&gt;
&lt;h3 id="architecture"&gt;Architecture&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;Instruction Set&lt;/strong&gt;: Extended ARM ISA with custom instructions&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Pipeline&lt;/strong&gt;: Multi-stage pipeline design&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Memory&lt;/strong&gt;: Harvard architecture with separate instruction and data memory&lt;/li&gt;
&lt;/ul&gt;
&lt;h3 id="implementation"&gt;Implementation&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;Developed using Verilog HDL&lt;/li&gt;
&lt;li&gt;Synthesized and tested on Altera DE2-115 FPGA board&lt;/li&gt;
&lt;li&gt;Clock frequency: 50 MHz&lt;/li&gt;
&lt;li&gt;Verified functionality through comprehensive testbenches&lt;/li&gt;
&lt;/ul&gt;
&lt;h3 id="key-features"&gt;Key Features&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;Implemented standard ARM instructions (ADD, SUB, AND, ORR, etc.)&lt;/li&gt;
&lt;li&gt;Added custom instructions for specialized operations&lt;/li&gt;
&lt;li&gt;Integrated memory-mapped I/O&lt;/li&gt;
&lt;li&gt;Hardware debugging using SignalTap II&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id="code-example"&gt;Code Example&lt;/h2&gt;
&lt;div class="highlight"&gt;&lt;pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"&gt;&lt;code class="language-verilog" data-lang="verilog"&gt;&lt;span style="display:flex;"&gt;&lt;span&gt;&lt;span style="color:#66d9ef"&gt;module&lt;/span&gt; arm_processor (
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;input&lt;/span&gt; clk,
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;input&lt;/span&gt; reset,
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;output&lt;/span&gt; [&lt;span style="color:#ae81ff"&gt;31&lt;/span&gt;&lt;span style="color:#f92672"&gt;:&lt;/span&gt;&lt;span style="color:#ae81ff"&gt;0&lt;/span&gt;] pc,
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;output&lt;/span&gt; [&lt;span style="color:#ae81ff"&gt;31&lt;/span&gt;&lt;span style="color:#f92672"&gt;:&lt;/span&gt;&lt;span style="color:#ae81ff"&gt;0&lt;/span&gt;] instr
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt;);
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#75715e"&gt;// Datapath components
&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt;&lt;span style="color:#75715e"&gt;&lt;/span&gt; &lt;span style="color:#66d9ef"&gt;wire&lt;/span&gt; [&lt;span style="color:#ae81ff"&gt;31&lt;/span&gt;&lt;span style="color:#f92672"&gt;:&lt;/span&gt;&lt;span style="color:#ae81ff"&gt;0&lt;/span&gt;] alu_result;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;wire&lt;/span&gt; [&lt;span style="color:#ae81ff"&gt;3&lt;/span&gt;&lt;span style="color:#f92672"&gt;:&lt;/span&gt;&lt;span style="color:#ae81ff"&gt;0&lt;/span&gt;] alu_flags;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; 
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#75715e"&gt;// Control signals
&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt;&lt;span style="color:#75715e"&gt;&lt;/span&gt; &lt;span style="color:#66d9ef"&gt;wire&lt;/span&gt; reg_write;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;wire&lt;/span&gt; mem_write;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;wire&lt;/span&gt; [&lt;span style="color:#ae81ff"&gt;1&lt;/span&gt;&lt;span style="color:#f92672"&gt;:&lt;/span&gt;&lt;span style="color:#ae81ff"&gt;0&lt;/span&gt;] alu_op;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; 
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#75715e"&gt;// Instantiate datapath and control unit
&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt;&lt;span style="color:#75715e"&gt;&lt;/span&gt; datapath dp(
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; .clk(clk),
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; .reset(reset),
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; .reg_write(reg_write),
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; .alu_result(alu_result)
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; );
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; 
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; control_unit cu(
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; .opcode(instr[&lt;span style="color:#ae81ff"&gt;27&lt;/span&gt;&lt;span style="color:#f92672"&gt;:&lt;/span&gt;&lt;span style="color:#ae81ff"&gt;25&lt;/span&gt;]),
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; .reg_write(reg_write),
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; .mem_write(mem_write)
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; );
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt;&lt;span style="color:#66d9ef"&gt;endmodule&lt;/span&gt;
&lt;/span&gt;&lt;/span&gt;&lt;/code&gt;&lt;/pre&gt;&lt;/div&gt;&lt;h2 id="testing--verification"&gt;Testing &amp;amp; Verification&lt;/h2&gt;
&lt;p&gt;Comprehensive testing methodology:&lt;/p&gt;</description></item><item><title>MIPS Processor with Extended ISA</title><link>https://will-l10.github.io/blogs/mips-processor/</link><pubDate>Fri, 20 Sep 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/blogs/mips-processor/</guid><description>&lt;h2 id="project-overview"&gt;Project Overview&lt;/h2&gt;
&lt;p&gt;Designed and implemented a 5-stage pipelined MIPS processor with hazard detection, data forwarding, and an extended instruction set on FPGA.&lt;/p&gt;
&lt;h2 id="architecture"&gt;Architecture&lt;/h2&gt;
&lt;h3 id="pipeline-stages"&gt;Pipeline Stages&lt;/h3&gt;
&lt;ol&gt;
&lt;li&gt;&lt;strong&gt;Instruction Fetch (IF)&lt;/strong&gt;: Retrieves instruction from memory&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Instruction Decode (ID)&lt;/strong&gt;: Decodes instruction and reads registers&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Execute (EX)&lt;/strong&gt;: Performs ALU operations&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Memory (MEM)&lt;/strong&gt;: Accesses data memory&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Write Back (WB)&lt;/strong&gt;: Writes results to register file&lt;/li&gt;
&lt;/ol&gt;
&lt;h3 id="hazard-handling"&gt;Hazard Handling&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;Data Hazards&lt;/strong&gt;: Implemented forwarding paths to eliminate stalls&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Control Hazards&lt;/strong&gt;: Branch prediction with flush mechanism&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Structural Hazards&lt;/strong&gt;: Resolved through separate instruction/data memory&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id="implementation-details"&gt;Implementation Details&lt;/h2&gt;
&lt;h3 id="extended-instructions"&gt;Extended Instructions&lt;/h3&gt;
&lt;p&gt;Added custom instructions beyond standard MIPS ISA:&lt;/p&gt;</description></item><item><title>Custom 8-Bit Multicycle Processor</title><link>https://will-l10.github.io/blogs/custom-processor/</link><pubDate>Thu, 01 Aug 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/blogs/custom-processor/</guid><description>&lt;p&gt;## Project Overview&lt;/p&gt;
&lt;p&gt;Designed and implemented a complete custom 8-bit multicycle processor from scratch as my final project for CPE 300L. The processor features a 16-instruction ISA, finite state machine-based control unit, and the ability to perform 2Ã—2 matrix operations.&lt;/p&gt;
&lt;p&gt;![Processor Datapath](/images/projects/processor.jpg)&lt;/p&gt;
&lt;p&gt;## Technical Specifications&lt;/p&gt;
&lt;p&gt;**Architecture:**&lt;/p&gt;
&lt;p&gt;- **Instruction Set:** 16 custom instructions&lt;/p&gt;
&lt;p&gt;- **Memory:** 512-byte unified memory&lt;/p&gt;
&lt;p&gt;- **Data Width:** 8-bit operations&lt;/p&gt;
&lt;p&gt;- **Execution:** Multicycle (1-4 cycles)&lt;/p&gt;
&lt;p&gt;- **Platform:** Altera DE2-115 FPGA&lt;/p&gt;</description></item></channel></rss>