Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue Dec 25 12:12:01 2018
| Host         : hummingbird.cis.nagasaki-u.ac.jp running 64-bit CentOS release 6.9 (Final)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file kc705sitcp_timing_summary_routed.rpt -rpx kc705sitcp_timing_summary_routed.rpx
| Design       : kc705sitcp
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.611      -63.015                     48                 8838        0.062        0.000                      0                 8832        1.100        0.000                       0                  4767  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
GMII_RX_CLK      {0.000 4.000}        8.000           125.000         
GMII_TX_CLK      {0.000 20.000}       40.000          25.000          
SYSCLK_200MP_IN  {0.000 2.500}        5.000           200.000         
  CLK_125M       {0.000 4.000}        8.000           125.000         
  PLL_CLKFB      {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GMII_RX_CLK           -0.411       -0.411                      1                  634        0.086        0.000                      0                  634        3.600        0.000                       0                   343  
GMII_TX_CLK           37.582        0.000                      0                  417        0.104        0.000                      0                  417       19.358        0.000                       0                   283  
SYSCLK_200MP_IN        1.474        0.000                      0                 6952        0.062        0.000                      0                 6952        1.100        0.000                       0                  4137  
  CLK_125M             5.553        0.000                      0                  417        0.104        0.000                      0                  417        3.358        0.000                       0                   284  
  PLL_CLKFB                                                                                                                                                        3.929        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
SYSCLK_200MP_IN   GMII_RX_CLK            -0.827       -6.648                      9                    9        0.066        0.000                      0                    9  
GMII_RX_CLK       GMII_TX_CLK             0.690        0.000                      0                   19        2.332        0.000                      0                   19  
SYSCLK_200MP_IN   GMII_TX_CLK            -1.943      -21.089                     22                   23        2.147        0.000                      0                   23  
input port clock  SYSCLK_200MP_IN         6.390        0.000                      0                    2        0.695        0.000                      0                    2  
GMII_RX_CLK       SYSCLK_200MP_IN        -0.539       -5.123                     12                   13        0.104        0.000                      0                   12  
GMII_TX_CLK       SYSCLK_200MP_IN         3.640        0.000                      0                    3        0.081        0.000                      0                    3  
CLK_125M          SYSCLK_200MP_IN        -3.611      -10.755                      3                    3        1.486        0.000                      0                    3  
GMII_RX_CLK       CLK_125M                3.657        0.000                      0                   19        0.222        0.000                      0                   19  
SYSCLK_200MP_IN   CLK_125M               -2.738      -40.079                     23                   23        0.156        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  SYSCLK_200MP_IN    SYSCLK_200MP_IN          1.875        0.000                      0                  778        0.147        0.000                      0                  778  
**default**        CLK_125M                                    0.115        0.000                      0                   10                                                                        
**default**        GMII_TX_CLK                                22.444        0.000                      0                    9        3.576        0.000                      0                    9  
**default**        SYSCLK_200MP_IN                             5.165        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            1  Failing Endpoint ,  Worst Slack       -0.411ns,  Total Violation       -0.411ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.411ns  (required time - arrival time)
  Source:                 GMII_RXD[3]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 1.255ns (17.170%)  route 6.052ns (82.830%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 12.453 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U28                                               0.000     5.500 r  GMII_RXD[3] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[3]
    U28                  IBUF (Prop_ibuf_I_O)         1.255     6.755 r  GMII_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           6.052    12.807    SiTCP/SiTCP/GMII_RXD[3]
    SLICE_X0Y126         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.378    12.453    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y126         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    12.453    
                         clock uncertainty           -0.035    12.418    
    SLICE_X0Y126         FDRE (Setup_fdre_C_D)       -0.022    12.396    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         12.396    
                         arrival time                         -12.807    
  -------------------------------------------------------------------
                         slack                                 -0.411    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 GMII_RXD[1]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.584ns  (logic 1.237ns (18.791%)  route 5.347ns (81.209%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 12.455 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U25                                               0.000     5.500 r  GMII_RXD[1] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[1]
    U25                  IBUF (Prop_ibuf_I_O)         1.237     6.737 r  GMII_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           5.347    12.084    SiTCP/SiTCP/GMII_RXD[1]
    SLICE_X0Y121         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.380    12.455    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y121         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    12.455    
                         clock uncertainty           -0.035    12.420    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)       -0.031    12.389    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                         -12.084    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 GMII_RXD[0]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.425ns  (logic 1.274ns (19.822%)  route 5.151ns (80.178%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 12.455 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U30                                               0.000     5.500 r  GMII_RXD[0] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[0]
    U30                  IBUF (Prop_ibuf_I_O)         1.274     6.774 r  GMII_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           5.151    11.925    SiTCP/SiTCP/GMII_RXD[0]
    SLICE_X0Y121         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.380    12.455    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y121         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    12.455    
                         clock uncertainty           -0.035    12.420    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)       -0.022    12.398    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                         -11.925    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 GMII_RXD[5]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 1.254ns (19.773%)  route 5.088ns (80.227%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 12.453 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T27                                               0.000     5.500 r  GMII_RXD[5] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[5]
    T27                  IBUF (Prop_ibuf_I_O)         1.254     6.754 r  GMII_RXD_IBUF[5]_inst/O
                         net (fo=1, routed)           5.088    11.843    SiTCP/SiTCP/GMII_RXD[5]
    SLICE_X0Y126         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.378    12.453    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y126         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/C
                         clock pessimism              0.000    12.453    
                         clock uncertainty           -0.035    12.418    
    SLICE_X0Y126         FDRE (Setup_fdre_C_D)       -0.031    12.387    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                         -11.843    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 GMII_RX_ER
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 1.240ns (19.751%)  route 5.037ns (80.249%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 12.455 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  GMII_RX_ER (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_ER
    V26                  IBUF (Prop_ibuf_I_O)         1.240     6.740 r  GMII_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           5.037    11.776    SiTCP/SiTCP/GMII_RX_ER
    SLICE_X0Y121         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.380    12.455    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y121         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    12.455    
                         clock uncertainty           -0.035    12.420    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)       -0.019    12.401    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 GMII_RXD[6]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 1.251ns (20.167%)  route 4.951ns (79.833%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T26                                               0.000     5.500 r  GMII_RXD[6] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[6]
    T26                  IBUF (Prop_ibuf_I_O)         1.251     6.751 r  GMII_RXD_IBUF[6]_inst/O
                         net (fo=1, routed)           4.951    11.702    SiTCP/SiTCP/GMII_RXD[6]
    SLICE_X0Y131         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.383    12.458    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y131         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/C
                         clock pessimism              0.000    12.458    
                         clock uncertainty           -0.035    12.423    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)       -0.031    12.392    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                         -11.702    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 GMII_RXD[7]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.822ns (20.877%)  route 3.116ns (79.124%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 10.240 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T28                                               0.000     5.500 r  GMII_RXD[7] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[7]
    T28                  IBUF (Prop_ibuf_I_O)         0.822     6.322 r  GMII_RXD_IBUF[7]_inst/O
                         net (fo=1, routed)           3.116     9.438    SiTCP/SiTCP/GMII_RXD[7]
    SLICE_X0Y131         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.669    10.240    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y131         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
                         clock pessimism              0.000    10.240    
                         clock uncertainty           -0.035    10.205    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)        0.007    10.212    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7
  -------------------------------------------------------------------
                         required time                         10.212    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 GMII_RX_DV
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.818ns (20.830%)  route 3.108ns (79.170%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 10.240 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  GMII_RX_DV (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_DV
    R28                  IBUF (Prop_ibuf_I_O)         0.818     6.318 r  GMII_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           3.108     9.426    SiTCP/SiTCP/GMII_RX_DV
    SLICE_X0Y131         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.669    10.240    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y131         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    10.240    
                         clock uncertainty           -0.035    10.205    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)        0.006    10.211    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         10.211    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 GMII_RXD[2]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.795ns (21.411%)  route 2.919ns (78.589%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 10.236 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T25                                               0.000     5.500 r  GMII_RXD[2] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[2]
    T25                  IBUF (Prop_ibuf_I_O)         0.795     6.295 r  GMII_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.919     9.214    SiTCP/SiTCP/GMII_RXD[2]
    SLICE_X0Y122         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.665    10.236    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y122         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    10.236    
                         clock uncertainty           -0.035    10.201    
    SLICE_X0Y122         FDRE (Setup_fdre_C_D)        0.006    10.207    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         10.207    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 GMII_RXD[4]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.759ns (22.666%)  route 2.590ns (77.334%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 10.196 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R19                                               0.000     5.500 r  GMII_RXD[4] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[4]
    R19                  IBUF (Prop_ibuf_I_O)         0.759     6.259 r  GMII_RXD_IBUF[4]_inst/O
                         net (fo=1, routed)           2.590     8.849    SiTCP/SiTCP/GMII_RXD[4]
    SLICE_X0Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625    10.196    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/C
                         clock pessimism              0.000    10.196    
                         clock uncertainty           -0.035    10.161    
    SLICE_X0Y152         FDRE (Setup_fdre_C_D)        0.014    10.175    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4
  -------------------------------------------------------------------
                         required time                         10.175    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  1.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.676     2.247    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y145         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.100     2.347 r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_7/Q
                         net (fo=1, routed)           0.056     2.403    SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[7]
    SLICE_X2Y145         LUT3 (Prop_lut3_I1_O)        0.028     2.431 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT101/O
                         net (fo=1, routed)           0.000     2.431    SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[7]
    SLICE_X2Y145         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.896     2.706    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y145         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_7/C
                         clock pessimism             -0.448     2.258    
    SLICE_X2Y145         FDRE (Hold_fdre_C_D)         0.087     2.345    SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_7
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.177%)  route 0.155ns (56.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.677     2.248    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y148         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDCE (Prop_fdce_C_Q)         0.118     2.366 r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_8/Q
                         net (fo=6, routed)           0.155     2.521    SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr[8]
    SLICE_X1Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.825     2.635    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                         clock pessimism             -0.247     2.388    
    SLICE_X1Y150         FDCE (Hold_fdce_C_D)         0.040     2.428    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx3Rcvd/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx03Rcvd/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.740%)  route 0.094ns (42.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.623     2.194    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx3Rcvd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.100     2.294 r  SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx3Rcvd/Q
                         net (fo=1, routed)           0.094     2.388    SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx3Rcvd
    SLICE_X2Y158         LUT2 (Prop_lut2_I1_O)        0.028     2.416 r  SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_rxLx3Rcvd_AND_63_o1/O
                         net (fo=1, routed)           0.000     2.416    SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_rxLx3Rcvd_AND_63_o
    SLICE_X2Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx03Rcvd/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.823     2.633    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y158         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx03Rcvd/C
                         clock pessimism             -0.425     2.208    
    SLICE_X2Y158         FDRE (Hold_fdre_C_D)         0.087     2.295    SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx03Rcvd
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/payNblZero/D
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.211%)  route 0.096ns (42.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.622     2.193    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y156         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y156         FDRE (Prop_fdre_C_Q)         0.100     2.293 f  SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_8/Q
                         net (fo=3, routed)           0.096     2.389    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[8]
    SLICE_X6Y156         LUT6 (Prop_lut6_I4_O)        0.028     2.417 r  SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[12]_GND_11_o_equal_104_o<12>1/O
                         net (fo=1, routed)           0.000     2.417    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[12]_GND_11_o_equal_104_o
    SLICE_X6Y156         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/payNblZero/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.823     2.633    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y156         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/payNblZero/C
                         clock pessimism             -0.429     2.204    
    SLICE_X6Y156         FDSE (Hold_fdse_C_D)         0.087     2.291    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblZero
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/muxSel_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxVal/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.152%)  route 0.100ns (43.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.622     2.193    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y154         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxSel_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDCE (Prop_fdce_C_Q)         0.100     2.293 r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxSel_0/Q
                         net (fo=6, routed)           0.100     2.393    SiTCP/SiTCP/GMII/GMII_RXCNT/muxSel[0]
    SLICE_X6Y154         LUT6 (Prop_lut6_I2_O)        0.028     2.421 r  SiTCP/SiTCP/GMII/GMII_RXCNT/longFrmDet_muxSel[3]_OR_114_o1/O
                         net (fo=1, routed)           0.000     2.421    SiTCP/SiTCP/GMII/GMII_RXCNT/longFrmDet_muxSel[3]_OR_114_o
    SLICE_X6Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxVal/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.823     2.633    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxVal/C
                         clock pessimism             -0.426     2.207    
    SLICE_X6Y154         FDRE (Hold_fdre_C_D)         0.087     2.294    SiTCP/SiTCP/GMII/GMII_RXCNT/muxVal
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/rxPay/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/rxPrlVal/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.281%)  route 0.074ns (36.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.622     2.193    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y153         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/rxPay/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y153         FDCE (Prop_fdce_C_Q)         0.100     2.293 r  SiTCP/SiTCP/GMII/GMII_RXCNT/rxPay/Q
                         net (fo=3, routed)           0.074     2.367    SiTCP/SiTCP/GMII/GMII_RXCNT/rxPay
    SLICE_X5Y153         LUT5 (Prop_lut5_I2_O)        0.028     2.395 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_rxPay_miiRxDv_MUX_171_o11/O
                         net (fo=1, routed)           0.000     2.395    SiTCP/SiTCP/GMII/GMII_RXCNT/rxPay_miiRxDv_MUX_171_o
    SLICE_X5Y153         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/rxPrlVal/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.823     2.633    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y153         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/rxPrlVal/C
                         clock pessimism             -0.429     2.204    
    SLICE_X5Y153         FDRE (Hold_fdre_C_D)         0.060     2.264    SiTCP/SiTCP/GMII/GMII_RXCNT/rxPrlVal
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/cmpLdIpIp/C
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.885%)  route 0.105ns (45.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.590     2.161    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y157        FDSE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/cmpLdIpIp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y157        FDSE (Prop_fdse_C_Q)         0.100     2.261 r  SiTCP/SiTCP/GMII/GMII_RXCNT/cmpLdIpIp/Q
                         net (fo=2, routed)           0.105     2.366    SiTCP/SiTCP/GMII/GMII_RXCNT/cmpLdIpIp
    SLICE_X10Y158        LUT6 (Prop_lut6_I1_O)        0.028     2.394 r  SiTCP/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk_rstpot1/O
                         net (fo=1, routed)           0.000     2.394    SiTCP/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk_rstpot1
    SLICE_X10Y158        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.791     2.601    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y158        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk/C
                         clock pessimism             -0.426     2.175    
    SLICE_X10Y158        FDRE (Hold_fdre_C_D)         0.087     2.262    SiTCP/SiTCP/GMII/GMII_RXCNT/ipIpAddrCmpOk
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx8Rcvd/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.490%)  route 0.107ns (45.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.623     2.194    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y157         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx8Rcvd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y157         FDRE (Prop_fdre_C_Q)         0.100     2.294 r  SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx8Rcvd/Q
                         net (fo=4, routed)           0.107     2.401    SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx8Rcvd
    SLICE_X2Y157         LUT4 (Prop_lut4_I2_O)        0.028     2.429 r  SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowCmpOk_rxLx8Rcvd_AND_117_o1/O
                         net (fo=1, routed)           0.000     2.429    SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowCmpOk_rxLx8Rcvd_AND_117_o
    SLICE_X2Y157         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.823     2.633    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y157         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_0/C
                         clock pessimism             -0.425     2.208    
    SLICE_X2Y157         FDRE (Hold_fdre_C_D)         0.087     2.295    SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_0
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_2/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.175ns (73.799%)  route 0.062ns (26.201%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.676     2.247    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.100     2.347 r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_2/Q
                         net (fo=3, routed)           0.062     2.409    SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr[2]
    SLICE_X2Y146         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.484 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Madd_memWa[11]_GND_13_o_add_13_OUT_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.484    SiTCP/SiTCP/GMII/GMII_RXBUF/memWa[11]_GND_13_o_add_13_OUT[2]
    SLICE_X2Y146         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.896     2.706    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y146         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_2/C
                         clock pessimism             -0.448     2.258    
    SLICE_X2Y146         FDCE (Hold_fdce_C_D)         0.092     2.350    SiTCP/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx8Rcvd/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx88Rcvd/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.259%)  route 0.108ns (45.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.623     2.194    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y157         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx8Rcvd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y157         FDRE (Prop_fdre_C_Q)         0.100     2.294 r  SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx8Rcvd/Q
                         net (fo=4, routed)           0.108     2.402    SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx8Rcvd
    SLICE_X2Y157         LUT2 (Prop_lut2_I1_O)        0.028     2.430 r  SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx8Rcvd_rxLx8Rcvd_AND_60_o1/O
                         net (fo=1, routed)           0.000     2.430    SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx8Rcvd_rxLx8Rcvd_AND_60_o
    SLICE_X2Y157         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx88Rcvd/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.823     2.633    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y157         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx88Rcvd/C
                         clock pessimism             -0.425     2.208    
    SLICE_X2Y157         FDRE (Hold_fdre_C_D)         0.087     2.295    SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx88Rcvd
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GMII_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y30   SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y2  GMII_RX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X12Y169  SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X7Y148   SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X6Y154   SiTCP/SiTCP/GMII/GMII_RXCNT/muxEow/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X6Y153   SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_5/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X6Y153   SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_7/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X7Y153   SiTCP/SiTCP/GMII/GMII_RXCNT/orData_1/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X7Y153   SiTCP/SiTCP/GMII/GMII_RXCNT/orEow/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X5Y156   SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X12Y169  SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X6Y154   SiTCP/SiTCP/GMII/GMII_RXCNT/muxEow/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X6Y153   SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X6Y153   SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X7Y153   SiTCP/SiTCP/GMII/GMII_RXCNT/orData_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X7Y153   SiTCP/SiTCP/GMII/GMII_RXCNT/orEow/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y156   SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X2Y161   SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X2Y161   SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X2Y161   SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X6Y159   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_12/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X6Y159   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_12/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X7Y159   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_17/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X7Y159   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_17/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X5Y159   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_20/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X5Y159   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_20/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X5Y159   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_23/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X5Y159   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_23/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X6Y159   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_24/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X6Y159   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_24/C



---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       37.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.582ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.345ns (16.773%)  route 1.712ns (83.227%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 43.954 - 40.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.293     4.295    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y185         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDCE (Prop_fdce_C_Q)         0.259     4.554 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/Q
                         net (fo=5, routed)           0.776     5.330    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[6]
    SLICE_X9Y185         LUT6 (Prop_lut6_I3_O)        0.043     5.373 f  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.480     5.853    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X6Y187         LUT2 (Prop_lut2_I1_O)        0.043     5.896 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_gate_20/O
                         net (fo=1, routed)           0.456     6.352    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_sig_3
    RAMB18_X0Y75         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.186    43.954    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y75         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.343    44.297    
                         clock uncertainty           -0.035    44.262    
    RAMB18_X0Y75         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    43.934    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.934    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                 37.582    

Slack (MET) :             37.648ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.302ns (15.167%)  route 1.689ns (84.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.950ns = ( 43.950 - 40.000 ) 
    Source Clock Delay      (SCD):    4.353ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.351     4.353    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDRE (Prop_fdre_C_Q)         0.259     4.612 f  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.233     5.845    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y181         LUT3 (Prop_lut3_I1_O)        0.043     5.888 r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.456     6.344    SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.182    43.950    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.270    
                         clock uncertainty           -0.035    44.235    
    RAMB18_X0Y72         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    43.992    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.992    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                 37.648    

Slack (MET) :             37.673ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.345ns (17.551%)  route 1.621ns (82.449%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 43.954 - 40.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.293     4.295    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y185         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDCE (Prop_fdce_C_Q)         0.259     4.554 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/Q
                         net (fo=5, routed)           0.776     5.330    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[6]
    SLICE_X9Y185         LUT6 (Prop_lut6_I3_O)        0.043     5.373 f  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.588     5.961    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X6Y187         LUT2 (Prop_lut2_I1_O)        0.043     6.004 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_gate_18/O
                         net (fo=1, routed)           0.256     6.261    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_sig_2
    RAMB18_X0Y74         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.186    43.954    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y74         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.343    44.297    
                         clock uncertainty           -0.035    44.262    
    RAMB18_X0Y74         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    43.934    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.934    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                 37.673    

Slack (MET) :             37.879ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.499ns (28.268%)  route 1.266ns (71.732%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 43.954 - 40.000 ) 
    Source Clock Delay      (SCD):    4.352ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.350     4.352    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y186         FDCE (Prop_fdce_C_Q)         0.236     4.588 f  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/Q
                         net (fo=4, routed)           0.546     5.134    SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[0]
    SLICE_X6Y187         LUT2 (Prop_lut2_I1_O)        0.131     5.265 f  SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot/O
                         net (fo=3, routed)           0.455     5.719    SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot
    SLICE_X6Y186         LUT4 (Prop_lut4_I3_O)        0.132     5.851 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.266     6.117    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_8
    RAMB18_X0Y75         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.186    43.954    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y75         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.274    
                         clock uncertainty           -0.035    44.239    
    RAMB18_X0Y75         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    43.996    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.996    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                 37.879    

Slack (MET) :             37.903ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.499ns (28.662%)  route 1.242ns (71.338%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 43.954 - 40.000 ) 
    Source Clock Delay      (SCD):    4.352ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.350     4.352    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y186         FDCE (Prop_fdce_C_Q)         0.236     4.588 f  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/Q
                         net (fo=4, routed)           0.546     5.134    SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[0]
    SLICE_X6Y187         LUT2 (Prop_lut2_I1_O)        0.131     5.265 f  SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot/O
                         net (fo=3, routed)           0.253     5.517    SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot
    SLICE_X6Y186         LUT4 (Prop_lut4_I3_O)        0.132     5.649 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.444     6.093    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_7
    RAMB18_X0Y74         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.186    43.954    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y74         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.274    
                         clock uncertainty           -0.035    44.239    
    RAMB18_X0Y74         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    43.996    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.996    
                         arrival time                          -6.093    
  -------------------------------------------------------------------
                         slack                                 37.903    

Slack (MET) :             37.969ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
                            (rising edge-triggered cell FDSE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.302ns (18.485%)  route 1.332ns (81.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 43.975 - 40.000 ) 
    Source Clock Delay      (SCD):    4.353ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.351     4.353    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDRE (Prop_fdre_C_Q)         0.259     4.612 f  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          0.927     5.539    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X0Y175         LUT2 (Prop_lut2_I1_O)        0.043     5.582 r  SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.405     5.987    SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X0Y175         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.207    43.975    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y175         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/C
                         clock pessimism              0.320    44.295    
                         clock uncertainty           -0.035    44.260    
    SLICE_X0Y175         FDSE (Setup_fdse_C_S)       -0.304    43.956    SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0
  -------------------------------------------------------------------
                         required time                         43.956    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                 37.969    

Slack (MET) :             37.969ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
                            (rising edge-triggered cell FDSE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.302ns (18.485%)  route 1.332ns (81.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 43.975 - 40.000 ) 
    Source Clock Delay      (SCD):    4.353ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.351     4.353    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDRE (Prop_fdre_C_Q)         0.259     4.612 f  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          0.927     5.539    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X0Y175         LUT2 (Prop_lut2_I1_O)        0.043     5.582 r  SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.405     5.987    SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X0Y175         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.207    43.975    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y175         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
                         clock pessimism              0.320    44.295    
                         clock uncertainty           -0.035    44.260    
    SLICE_X0Y175         FDSE (Setup_fdse_C_S)       -0.304    43.956    SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1
  -------------------------------------------------------------------
                         required time                         43.956    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                 37.969    

Slack (MET) :             38.078ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.302ns (16.555%)  route 1.522ns (83.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 43.981 - 40.000 ) 
    Source Clock Delay      (SCD):    4.353ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.351     4.353    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDRE (Prop_fdre_C_Q)         0.259     4.612 f  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.233     5.845    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y181         LUT3 (Prop_lut3_I1_O)        0.043     5.888 r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.289     6.177    SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    SLICE_X0Y181         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    43.981    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y181         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/C
                         clock pessimism              0.320    44.301    
                         clock uncertainty           -0.035    44.266    
    SLICE_X0Y181         FDRE (Setup_fdre_C_D)       -0.010    44.256    SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv
  -------------------------------------------------------------------
                         required time                         44.256    
                         arrival time                          -6.177    
  -------------------------------------------------------------------
                         slack                                 38.078    

Slack (MET) :             38.122ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.309ns (16.627%)  route 1.549ns (83.373%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 43.984 - 40.000 ) 
    Source Clock Delay      (SCD):    4.353ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.351     4.353    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y187         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y187         FDRE (Prop_fdre_C_Q)         0.223     4.576 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/Q
                         net (fo=6, routed)           0.646     5.222    SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[5]
    SLICE_X0Y187         LUT2 (Prop_lut2_I1_O)        0.043     5.265 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          0.903     6.168    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X2Y184         LUT6 (Prop_lut6_I1_O)        0.043     6.211 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476261/O
                         net (fo=1, routed)           0.000     6.211    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[3]
    SLICE_X2Y184         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.216    43.984    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y184         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/C
                         clock pessimism              0.320    44.304    
                         clock uncertainty           -0.035    44.269    
    SLICE_X2Y184         FDCE (Setup_fdce_C_D)        0.065    44.334    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3
  -------------------------------------------------------------------
                         required time                         44.334    
                         arrival time                          -6.211    
  -------------------------------------------------------------------
                         slack                                 38.122    

Slack (MET) :             38.193ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.309ns (22.593%)  route 1.059ns (77.407%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.950ns = ( 43.950 - 40.000 ) 
    Source Clock Delay      (SCD):    4.346ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.344     4.346    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y181         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y181         FDRE (Prop_fdre_C_Q)         0.223     4.569 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_10/Q
                         net (fo=2, routed)           0.390     4.959    SiTCP/SiTCP/GMII/GMII_TXCNT/memLen[10]
    SLICE_X4Y181         LUT2 (Prop_lut2_I0_O)        0.043     5.002 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut<5>/O
                         net (fo=2, routed)           0.327     5.329    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut[5]
    SLICE_X6Y181         LUT3 (Prop_lut3_I1_O)        0.043     5.372 r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_22/O
                         net (fo=1, routed)           0.342     5.714    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_4
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.182    43.950    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.270    
                         clock uncertainty           -0.035    44.235    
    RAMB18_X0Y72         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    43.907    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.907    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 38.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.118ns (35.828%)  route 0.211ns (64.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.587     1.995    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y186         FDCE (Prop_fdce_C_Q)         0.118     2.113 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/Q
                         net (fo=5, routed)           0.211     2.324    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]
    RAMB18_X0Y74         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.817     2.462    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y74         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.424     2.037    
    RAMB18_X0Y74         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     2.220    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.118ns (35.828%)  route 0.211ns (64.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.587     1.995    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y186         FDCE (Prop_fdce_C_Q)         0.118     2.113 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/Q
                         net (fo=5, routed)           0.211     2.324    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]
    RAMB18_X0Y75         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.817     2.462    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y75         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.424     2.037    
    RAMB18_X0Y75         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     2.220    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.620     2.028    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y184         FDRE (Prop_fdre_C_Q)         0.100     2.128 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_7/Q
                         net (fo=1, routed)           0.055     2.183    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[7]
    SLICE_X3Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.818     2.463    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/C
                         clock pessimism             -0.435     2.028    
    SLICE_X3Y184         FDRE (Hold_fdre_C_D)         0.049     2.077    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.200%)  route 0.052ns (28.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.620     2.028    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y188         FDRE (Prop_fdre_C_Q)         0.100     2.128 r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/Q
                         net (fo=1, routed)           0.052     2.180    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[7]
    SLICE_X5Y188         LUT3 (Prop_lut3_I1_O)        0.028     2.208 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT91/O
                         net (fo=1, routed)           0.000     2.208    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[7]
    SLICE_X5Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.821     2.466    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_7/C
                         clock pessimism             -0.427     2.039    
    SLICE_X5Y188         FDRE (Hold_fdre_C_D)         0.061     2.100    SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_7
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.620     2.028    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y184         FDRE (Prop_fdre_C_Q)         0.100     2.128 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/Q
                         net (fo=1, routed)           0.055     2.183    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[0]
    SLICE_X3Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.818     2.463    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/C
                         clock pessimism             -0.435     2.028    
    SLICE_X3Y184         FDRE (Hold_fdre_C_D)         0.047     2.075    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.620     2.028    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y184         FDRE (Prop_fdre_C_Q)         0.100     2.128 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/Q
                         net (fo=1, routed)           0.055     2.183    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[6]
    SLICE_X3Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.818     2.463    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/C
                         clock pessimism             -0.435     2.028    
    SLICE_X3Y184         FDRE (Hold_fdre_C_D)         0.047     2.075    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.383%)  route 0.054ns (29.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.620     2.028    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y188         FDRE (Prop_fdre_C_Q)         0.100     2.128 r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/Q
                         net (fo=1, routed)           0.054     2.182    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr[5]
    SLICE_X5Y188         LUT3 (Prop_lut3_I2_O)        0.028     2.210 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT71/O
                         net (fo=1, routed)           0.000     2.210    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[5]
    SLICE_X5Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.821     2.466    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_5/C
                         clock pessimism             -0.427     2.039    
    SLICE_X5Y188         FDRE (Hold_fdre_C_D)         0.060     2.099    SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.620     2.028    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y184         FDRE (Prop_fdre_C_Q)         0.100     2.128 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/Q
                         net (fo=1, routed)           0.055     2.183    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[4]
    SLICE_X3Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.818     2.463    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/C
                         clock pessimism             -0.435     2.028    
    SLICE_X3Y184         FDRE (Hold_fdre_C_D)         0.044     2.072    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.337%)  route 0.095ns (42.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.620     2.028    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y185         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y185         FDCE (Prop_fdce_C_Q)         0.100     2.128 r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24/Q
                         net (fo=9, routed)           0.095     2.223    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[24]
    SLICE_X2Y185         LUT6 (Prop_lut6_I4_O)        0.028     2.251 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476161/O
                         net (fo=1, routed)           0.000     2.251    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[23]
    SLICE_X2Y185         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.819     2.464    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y185         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23/C
                         clock pessimism             -0.425     2.039    
    SLICE_X2Y185         FDCE (Hold_fdce_C_D)         0.087     2.126    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.118ns (32.666%)  route 0.243ns (67.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.587     1.995    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y185         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDCE (Prop_fdce_C_Q)         0.118     2.113 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/Q
                         net (fo=5, routed)           0.243     2.356    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[6]
    RAMB18_X0Y74         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.817     2.462    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y74         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.424     2.037    
    RAMB18_X0Y74         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.220    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_TX_CLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { GMII_TX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         40.000      37.905     RAMB18_X0Y72   SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y72   SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y74   SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y75   SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         40.000      38.592     BUFGCTRL_X0Y1  GMIIMUX/I0
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y168  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y164  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y170  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y171  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y179  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y180   SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y180   SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X6Y180   SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X1Y160   SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X0Y162   SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X4Y181   SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X6Y181   SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X3Y184   SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X3Y184   SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X3Y184   SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y180   SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y180   SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X0Y172   SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_0/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         20.000      19.650     SLICE_X0Y172   SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_1/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X0Y172   SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X0Y172   SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X1Y159   SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X1Y159   SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X1Y159   SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X1Y159   SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_3/C



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :            0  Failing Endpoints,  Worst Slack        1.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdWinSize_13/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.236ns (7.183%)  route 3.050ns (92.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 9.146 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.288     4.586    SiTCP/SiTCP/CLK
    SLICE_X8Y169         FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y169         FDRE (Prop_fdre_C_Q)         0.236     4.822 r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData_5/Q
                         net (fo=20, routed)          3.050     7.871    SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData[5]
    SLICE_X51Y162        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdWinSize_13/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.087     9.146    SiTCP/SiTCP/CLK
    SLICE_X51Y162        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdWinSize_13/C
                         clock pessimism              0.324     9.471    
                         clock uncertainty           -0.035     9.435    
    SLICE_X51Y162        FDRE (Setup_fdre_C_D)       -0.090     9.345    SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdWinSize_13
  -------------------------------------------------------------------
                         required time                          9.345    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.554ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdWinSize_5/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.236ns (7.383%)  route 2.961ns (92.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.147ns = ( 9.147 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.288     4.586    SiTCP/SiTCP/CLK
    SLICE_X8Y169         FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y169         FDRE (Prop_fdre_C_Q)         0.236     4.822 r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData_5/Q
                         net (fo=20, routed)          2.961     7.782    SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData[5]
    SLICE_X51Y160        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdWinSize_5/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.088     9.147    SiTCP/SiTCP/CLK
    SLICE_X51Y160        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdWinSize_5/C
                         clock pessimism              0.324     9.472    
                         clock uncertainty           -0.035     9.436    
    SLICE_X51Y160        FDRE (Setup_fdre_C_D)       -0.100     9.336    SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdWinSize_5
  -------------------------------------------------------------------
                         required time                          9.336    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  1.554    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txMemWrEnb/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.204ns (7.126%)  route 2.659ns (92.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 9.209 - 5.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.270     4.568    SiTCP/SiTCP/CLK
    SLICE_X40Y172        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y172        FDRE (Prop_fdre_C_Q)         0.204     4.772 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle/Q
                         net (fo=157, routed)         2.659     7.430    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle
    SLICE_X49Y155        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txMemWrEnb/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.150     9.209    SiTCP/SiTCP/CLK
    SLICE_X49Y155        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txMemWrEnb/C
                         clock pessimism              0.324     9.534    
                         clock uncertainty           -0.035     9.498    
    SLICE_X49Y155        FDRE (Setup_fdre_C_R)       -0.384     9.114    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/txMemWrEnb
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.760ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdBtmAddr_24/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.204ns (7.325%)  route 2.581ns (92.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 9.208 - 5.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.270     4.568    SiTCP/SiTCP/CLK
    SLICE_X40Y172        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y172        FDRE (Prop_fdre_C_Q)         0.204     4.772 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle/Q
                         net (fo=157, routed)         2.581     7.353    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle
    SLICE_X44Y160        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdBtmAddr_24/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.149     9.208    SiTCP/SiTCP/CLK
    SLICE_X44Y160        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdBtmAddr_24/C
                         clock pessimism              0.324     9.533    
                         clock uncertainty           -0.035     9.497    
    SLICE_X44Y160        FDRE (Setup_fdre_C_R)       -0.384     9.113    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdBtmAddr_24
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  1.760    

Slack (MET) :             1.760ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdBtmAddr_25/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.204ns (7.325%)  route 2.581ns (92.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 9.208 - 5.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.270     4.568    SiTCP/SiTCP/CLK
    SLICE_X40Y172        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y172        FDRE (Prop_fdre_C_Q)         0.204     4.772 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle/Q
                         net (fo=157, routed)         2.581     7.353    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle
    SLICE_X44Y160        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdBtmAddr_25/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.149     9.208    SiTCP/SiTCP/CLK
    SLICE_X44Y160        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdBtmAddr_25/C
                         clock pessimism              0.324     9.533    
                         clock uncertainty           -0.035     9.497    
    SLICE_X44Y160        FDRE (Setup_fdre_C_R)       -0.384     9.113    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdBtmAddr_25
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  1.760    

Slack (MET) :             1.760ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdBtmAddr_26/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.204ns (7.325%)  route 2.581ns (92.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 9.208 - 5.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.270     4.568    SiTCP/SiTCP/CLK
    SLICE_X40Y172        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y172        FDRE (Prop_fdre_C_Q)         0.204     4.772 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle/Q
                         net (fo=157, routed)         2.581     7.353    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle
    SLICE_X44Y160        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdBtmAddr_26/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.149     9.208    SiTCP/SiTCP/CLK
    SLICE_X44Y160        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdBtmAddr_26/C
                         clock pessimism              0.324     9.533    
                         clock uncertainty           -0.035     9.497    
    SLICE_X44Y160        FDRE (Setup_fdre_C_R)       -0.384     9.113    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdBtmAddr_26
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  1.760    

Slack (MET) :             1.760ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdBtmAddr_27/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.204ns (7.325%)  route 2.581ns (92.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 9.208 - 5.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.270     4.568    SiTCP/SiTCP/CLK
    SLICE_X40Y172        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y172        FDRE (Prop_fdre_C_Q)         0.204     4.772 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle/Q
                         net (fo=157, routed)         2.581     7.353    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle
    SLICE_X44Y160        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdBtmAddr_27/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.149     9.208    SiTCP/SiTCP/CLK
    SLICE_X44Y160        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdBtmAddr_27/C
                         clock pessimism              0.324     9.533    
                         clock uncertainty           -0.035     9.497    
    SLICE_X44Y160        FDRE (Setup_fdre_C_R)       -0.384     9.113    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdBtmAddr_27
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  1.760    

Slack (MET) :             1.832ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdAck_5/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.236ns (7.805%)  route 2.788ns (92.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 9.210 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.288     4.586    SiTCP/SiTCP/CLK
    SLICE_X8Y169         FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y169         FDRE (Prop_fdre_C_Q)         0.236     4.822 r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData_5/Q
                         net (fo=20, routed)          2.788     7.609    SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData[5]
    SLICE_X42Y156        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdAck_5/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.151     9.210    SiTCP/SiTCP/CLK
    SLICE_X42Y156        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdAck_5/C
                         clock pessimism              0.324     9.535    
                         clock uncertainty           -0.035     9.499    
    SLICE_X42Y156        FDRE (Setup_fdre_C_D)       -0.058     9.441    SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdAck_5
  -------------------------------------------------------------------
                         required time                          9.441    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdAck_13/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.236ns (7.978%)  route 2.722ns (92.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 9.207 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.288     4.586    SiTCP/SiTCP/CLK
    SLICE_X8Y169         FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y169         FDRE (Prop_fdre_C_Q)         0.236     4.822 r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData_5/Q
                         net (fo=20, routed)          2.722     7.544    SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/irEcifRxData[5]
    SLICE_X48Y158        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdAck_13/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.148     9.207    SiTCP/SiTCP/CLK
    SLICE_X48Y158        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdAck_13/C
                         clock pessimism              0.324     9.532    
                         clock uncertainty           -0.035     9.496    
    SLICE_X48Y158        FDRE (Setup_fdre_C_D)       -0.112     9.384    SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdAck_13
  -------------------------------------------------------------------
                         required time                          9.384    
                         arrival time                          -7.544    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdBtmAddr_20/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.204ns (7.851%)  route 2.394ns (92.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 9.209 - 5.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.270     4.568    SiTCP/SiTCP/CLK
    SLICE_X40Y172        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y172        FDRE (Prop_fdre_C_Q)         0.204     4.772 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle/Q
                         net (fo=157, routed)         2.394     7.166    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle
    SLICE_X44Y159        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdBtmAddr_20/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.150     9.209    SiTCP/SiTCP/CLK
    SLICE_X44Y159        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdBtmAddr_20/C
                         clock pessimism              0.324     9.534    
                         clock uncertainty           -0.035     9.498    
    SLICE_X44Y159        FDRE (Setup_fdre_C_R)       -0.384     9.114    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdBtmAddr_20
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                  1.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_7/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/subAddr_7/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.174ns (41.501%)  route 0.245ns (58.499%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.623     2.120    SiTCP/SiTCP/CLK
    SLICE_X7Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y150         FDCE (Prop_fdce_C_Q)         0.100     2.220 r  SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_7/Q
                         net (fo=3, routed)           0.245     2.466    SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr[7]
    SLICE_X6Y149         LUT2 (Prop_lut2_I1_O)        0.028     2.494 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Msub_n0128_lut<7>/O
                         net (fo=1, routed)           0.000     2.494    SiTCP/SiTCP/GMII/GMII_RXBUF/Msub_n0128_lut[7]
    SLICE_X6Y149         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.540 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Msub_n0128_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.540    SiTCP/SiTCP/GMII/GMII_RXBUF/n0128[7]
    SLICE_X6Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/subAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.896     2.550    SiTCP/SiTCP/CLK
    SLICE_X6Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/subAddr_7/C
                         clock pessimism             -0.164     2.385    
    SLICE_X6Y149         FDRE (Hold_fdre_C_D)         0.092     2.477    SiTCP/SiTCP/GMII/GMII_RXBUF/subAddr_7
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/subAddr_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/rdReq/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.146ns (55.330%)  route 0.118ns (44.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.675     2.172    SiTCP/SiTCP/CLK
    SLICE_X6Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/subAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y149         FDRE (Prop_fdre_C_Q)         0.118     2.290 r  SiTCP/SiTCP/GMII/GMII_RXBUF/subAddr_5/Q
                         net (fo=1, routed)           0.118     2.408    SiTCP/SiTCP/GMII/GMII_RXBUF/subAddr[5]
    SLICE_X5Y150         LUT6 (Prop_lut6_I2_O)        0.028     2.436 r  SiTCP/SiTCP/GMII/GMII_RXBUF/rdReq_rstpot/O
                         net (fo=1, routed)           0.000     2.436    SiTCP/SiTCP/GMII/GMII_RXBUF/rdReq_rstpot
    SLICE_X5Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/rdReq/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.824     2.478    SiTCP/SiTCP/CLK
    SLICE_X5Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/rdReq/C
                         clock pessimism             -0.164     2.313    
    SLICE_X5Y150         FDRE (Hold_fdre_C_D)         0.060     2.373    SiTCP/SiTCP/GMII/GMII_RXBUF/rdReq
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 AT93C46_IIC/MEM_SDT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AT93C46_IIC/MEM_WDT_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.381%)  route 0.244ns (65.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.579     2.076    AT93C46_IIC/CLK_200M_BUFG
    SLICE_X9Y200         FDCE                                         r  AT93C46_IIC/MEM_SDT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y200         FDCE (Prop_fdce_C_Q)         0.100     2.176 r  AT93C46_IIC/MEM_SDT_reg[5]/Q
                         net (fo=2, routed)           0.244     2.421    AT93C46_IIC/PCA9548_SW/MEM_SDT_reg[7][5]
    SLICE_X8Y199         LUT5 (Prop_lut5_I2_O)        0.028     2.449 r  AT93C46_IIC/PCA9548_SW/MEM_WDT[5]_i_1/O
                         net (fo=1, routed)           0.000     2.449    AT93C46_IIC/PCA9548_SW_n_8
    SLICE_X8Y199         FDCE                                         r  AT93C46_IIC/MEM_WDT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.793     2.447    AT93C46_IIC/CLK_200M_BUFG
    SLICE_X8Y199         FDCE                                         r  AT93C46_IIC/MEM_WDT_reg[5]/C
                         clock pessimism             -0.156     2.290    
    SLICE_X8Y199         FDCE (Hold_fdce_C_D)         0.087     2.377    AT93C46_IIC/MEM_WDT_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_7/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.583     2.080    SiTCP/SiTCP/CLK
    SLICE_X19Y168        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDRE (Prop_fdre_C_Q)         0.100     2.180 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_7/Q
                         net (fo=1, routed)           0.096     2.276    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/D
    SLICE_X18Y167        RAMS32                                       r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.783     2.437    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/WCLK
    SLICE_X18Y167        RAMS32                                       r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP/CLK
                         clock pessimism             -0.343     2.093    
    SLICE_X18Y167        RAMS32 (Hold_rams32_CLK_I)
                                                      0.106     2.199    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/txWaitFinAck/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/rstTimClr/D
                            (rising edge-triggered cell FDSE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.567     2.064    SiTCP/SiTCP/CLK
    SLICE_X43Y172        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/txWaitFinAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y172        FDRE (Prop_fdre_C_Q)         0.100     2.164 f  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/txWaitFinAck/Q
                         net (fo=1, routed)           0.055     2.219    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/txWaitFinAck
    SLICE_X42Y172        LUT6 (Prop_lut6_I2_O)        0.028     2.247 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/txSendFin_txWaitFinAck_OR_239_o1/O
                         net (fo=1, routed)           0.000     2.247    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/txSendFin_txWaitFinAck_OR_239_o
    SLICE_X42Y172        FDSE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/rstTimClr/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.764     2.418    SiTCP/SiTCP/CLK
    SLICE_X42Y172        FDSE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/rstTimClr/C
                         clock pessimism             -0.342     2.075    
    SLICE_X42Y172        FDSE (Hold_fdse_C_D)         0.087     2.162    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/rstTimClr
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/memRa_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.118ns (37.959%)  route 0.193ns (62.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.540     2.037    SiTCP/SiTCP/CLK
    SLICE_X50Y185        FDRE                                         r  SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/memRa_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y185        FDRE (Prop_fdre_C_Q)         0.118     2.155 r  SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/memRa_5/Q
                         net (fo=1, routed)           0.193     2.348    SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/memRa[5]
    RAMB18_X2Y74         RAMB18E1                                     r  SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.768     2.421    SiTCP/SiTCP/CLK
    RAMB18_X2Y74         RAMB18E1                                     r  SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.341     2.080    
    RAMB18_X2Y74         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.263    SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/I
                            (rising edge-triggered cell RAMS32 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.282%)  route 0.103ns (46.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.585     2.082    SiTCP/SiTCP/CLK
    SLICE_X14Y167        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y167        FDRE (Prop_fdre_C_Q)         0.118     2.200 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_3/Q
                         net (fo=1, routed)           0.103     2.304    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/D
    SLICE_X16Y167        RAMS32                                       r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.783     2.437    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/WCLK
    SLICE_X16Y167        RAMS32                                       r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
                         clock pessimism             -0.324     2.112    
    SLICE_X16Y167        RAMS32 (Hold_rams32_CLK_I)
                                                      0.106     2.218    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 AT93C46_IIC/PCA9548_SW/IIC_SEL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AT93C46_IIC/PCA9548_SW/EXE_SEL_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.155ns (45.730%)  route 0.184ns (54.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.625     2.122    AT93C46_IIC/PCA9548_SW/CLK_200M_BUFG
    SLICE_X3Y199         FDCE                                         r  AT93C46_IIC/PCA9548_SW/IIC_SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y199         FDCE (Prop_fdce_C_Q)         0.091     2.213 r  AT93C46_IIC/PCA9548_SW/IIC_SEL_reg[0]/Q
                         net (fo=3, routed)           0.184     2.397    AT93C46_IIC/PCA9548_SW/IIC_SEL[0]
    SLICE_X3Y200         LUT3 (Prop_lut3_I0_O)        0.064     2.461 r  AT93C46_IIC/PCA9548_SW/EXE_SEL[0]_i_1/O
                         net (fo=1, routed)           0.000     2.461    AT93C46_IIC/PCA9548_SW/EXE_SEL[0]_i_1_n_0
    SLICE_X3Y200         FDCE                                         r  AT93C46_IIC/PCA9548_SW/EXE_SEL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.816     2.470    AT93C46_IIC/PCA9548_SW/CLK_200M_BUFG
    SLICE_X3Y200         FDCE                                         r  AT93C46_IIC/PCA9548_SW/EXE_SEL_reg[0]/C
                         clock pessimism             -0.156     2.313    
    SLICE_X3Y200         FDCE (Hold_fdce_C_D)         0.060     2.373    AT93C46_IIC/PCA9548_SW/EXE_SEL_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/I
                            (rising edge-triggered cell RAMS32 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.584     2.081    SiTCP/SiTCP/CLK
    SLICE_X19Y167        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y167        FDRE (Prop_fdre_C_Q)         0.100     2.181 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_5/Q
                         net (fo=1, routed)           0.107     2.289    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/D
    SLICE_X18Y167        RAMS32                                       r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.783     2.437    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/WCLK
    SLICE_X18Y167        RAMS32                                       r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
                         clock pessimism             -0.344     2.092    
    SLICE_X18Y167        RAMS32 (Hold_rams32_CLK_I)
                                                      0.108     2.200    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 AT93C46_IIC/MEM_RAD_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.091ns (32.517%)  route 0.189ns (67.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.591     2.088    AT93C46_IIC/CLK_200M_BUFG
    SLICE_X9Y194         FDCE                                         r  AT93C46_IIC/MEM_RAD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y194         FDCE (Prop_fdce_C_Q)         0.091     2.179 r  AT93C46_IIC/MEM_RAD_reg[4]/Q
                         net (fo=1, routed)           0.189     2.368    AT93C46_IIC/MIRROR_MEM/Q[4]
    RAMB18_X0Y78         RAMB18E1                                     r  AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.823     2.476    AT93C46_IIC/MIRROR_MEM/CLK_200M_BUFG
    RAMB18_X0Y78         RAMB18E1                                     r  AT93C46_IIC/MIRROR_MEM/RAMB18E1_i/CLKARDCLK
                         clock pessimism             -0.343     2.133    
    RAMB18_X0Y78         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.145     2.278    AT93C46_IIC/MIRROR_MEM/RAMB18E1_i
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_200MP_IN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_200MP_IN }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X2Y74    SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y29    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y29    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X0Y66    SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y32    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y32    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y30    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y30    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X2Y31    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X2Y31    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y167   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y167   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y167   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y167   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y167   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y167   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y167   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y167   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y167   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y167   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y167   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y167   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y167   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y167   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y167   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y167   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        5.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.345ns (16.773%)  route 1.712ns (83.227%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.040ns = ( 15.040 - 8.000 ) 
    Source Clock Delay      (SCD):    7.666ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.293     7.666    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y185         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDCE (Prop_fdce_C_Q)         0.259     7.925 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/Q
                         net (fo=5, routed)           0.776     8.701    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[6]
    SLICE_X9Y185         LUT6 (Prop_lut6_I3_O)        0.043     8.744 f  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.480     9.224    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X6Y187         LUT2 (Prop_lut2_I1_O)        0.043     9.267 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_gate_20/O
                         net (fo=1, routed)           0.456     9.722    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_sig_3
    RAMB18_X0Y75         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.186    15.040    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y75         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.628    15.668    
                         clock uncertainty           -0.064    15.604    
    RAMB18_X0Y75         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    15.276    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.302ns (15.167%)  route 1.689ns (84.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.036ns = ( 15.036 - 8.000 ) 
    Source Clock Delay      (SCD):    7.724ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.351     7.724    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDRE (Prop_fdre_C_Q)         0.259     7.983 f  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.233     9.216    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y181         LUT3 (Prop_lut3_I1_O)        0.043     9.259 r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.456     9.715    SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.182    15.036    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.605    15.641    
                         clock uncertainty           -0.064    15.577    
    RAMB18_X0Y72         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    15.334    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.345ns (17.551%)  route 1.621ns (82.449%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.040ns = ( 15.040 - 8.000 ) 
    Source Clock Delay      (SCD):    7.666ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.293     7.666    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y185         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDCE (Prop_fdce_C_Q)         0.259     7.925 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/Q
                         net (fo=5, routed)           0.776     8.701    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[6]
    SLICE_X9Y185         LUT6 (Prop_lut6_I3_O)        0.043     8.744 f  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.588     9.332    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X6Y187         LUT2 (Prop_lut2_I1_O)        0.043     9.375 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_gate_18/O
                         net (fo=1, routed)           0.256     9.631    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_sig_2
    RAMB18_X0Y74         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.186    15.040    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y74         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.628    15.668    
                         clock uncertainty           -0.064    15.604    
    RAMB18_X0Y74         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    15.276    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.499ns (28.268%)  route 1.266ns (71.732%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.040ns = ( 15.040 - 8.000 ) 
    Source Clock Delay      (SCD):    7.723ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.350     7.723    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y186         FDCE (Prop_fdce_C_Q)         0.236     7.959 f  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/Q
                         net (fo=4, routed)           0.546     8.504    SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[0]
    SLICE_X6Y187         LUT2 (Prop_lut2_I1_O)        0.131     8.635 f  SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot/O
                         net (fo=3, routed)           0.455     9.090    SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot
    SLICE_X6Y186         LUT4 (Prop_lut4_I3_O)        0.132     9.222 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.266     9.488    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_8
    RAMB18_X0Y75         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.186    15.040    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y75         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.605    15.645    
                         clock uncertainty           -0.064    15.581    
    RAMB18_X0Y75         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    15.338    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.499ns (28.662%)  route 1.242ns (71.338%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.040ns = ( 15.040 - 8.000 ) 
    Source Clock Delay      (SCD):    7.723ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.350     7.723    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y186         FDCE (Prop_fdce_C_Q)         0.236     7.959 f  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/Q
                         net (fo=4, routed)           0.546     8.504    SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[0]
    SLICE_X6Y187         LUT2 (Prop_lut2_I1_O)        0.131     8.635 f  SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot/O
                         net (fo=3, routed)           0.253     8.888    SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot
    SLICE_X6Y186         LUT4 (Prop_lut4_I3_O)        0.132     9.020 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.444     9.464    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_7
    RAMB18_X0Y74         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.186    15.040    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y74         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.605    15.645    
                         clock uncertainty           -0.064    15.581    
    RAMB18_X0Y74         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    15.338    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.874    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
                            (rising edge-triggered cell FDSE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.302ns (18.485%)  route 1.332ns (81.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns = ( 15.060 - 8.000 ) 
    Source Clock Delay      (SCD):    7.724ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.351     7.724    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDRE (Prop_fdre_C_Q)         0.259     7.983 f  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          0.927     8.910    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X0Y175         LUT2 (Prop_lut2_I1_O)        0.043     8.953 r  SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.405     9.357    SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X0Y175         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.207    15.060    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y175         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/C
                         clock pessimism              0.605    15.666    
                         clock uncertainty           -0.064    15.601    
    SLICE_X0Y175         FDSE (Setup_fdse_C_S)       -0.304    15.297    SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
                            (rising edge-triggered cell FDSE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.302ns (18.485%)  route 1.332ns (81.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns = ( 15.060 - 8.000 ) 
    Source Clock Delay      (SCD):    7.724ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.351     7.724    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDRE (Prop_fdre_C_Q)         0.259     7.983 f  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          0.927     8.910    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X0Y175         LUT2 (Prop_lut2_I1_O)        0.043     8.953 r  SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.405     9.357    SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X0Y175         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.207    15.060    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y175         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
                         clock pessimism              0.605    15.666    
                         clock uncertainty           -0.064    15.601    
    SLICE_X0Y175         FDSE (Setup_fdse_C_S)       -0.304    15.297    SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.302ns (16.555%)  route 1.522ns (83.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.066ns = ( 15.066 - 8.000 ) 
    Source Clock Delay      (SCD):    7.724ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.351     7.724    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDRE (Prop_fdre_C_Q)         0.259     7.983 f  SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.233     9.216    SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y181         LUT3 (Prop_lut3_I1_O)        0.043     9.259 r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.289     9.548    SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    SLICE_X0Y181         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.213    15.066    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y181         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/C
                         clock pessimism              0.605    15.672    
                         clock uncertainty           -0.064    15.607    
    SLICE_X0Y181         FDRE (Setup_fdre_C_D)       -0.010    15.597    SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv
  -------------------------------------------------------------------
                         required time                         15.597    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.309ns (16.627%)  route 1.549ns (83.373%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.069ns = ( 15.069 - 8.000 ) 
    Source Clock Delay      (SCD):    7.724ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.351     7.724    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y187         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y187         FDRE (Prop_fdre_C_Q)         0.223     7.947 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/Q
                         net (fo=6, routed)           0.646     8.593    SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[5]
    SLICE_X0Y187         LUT2 (Prop_lut2_I1_O)        0.043     8.636 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          0.903     9.539    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X2Y184         LUT6 (Prop_lut6_I1_O)        0.043     9.582 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476261/O
                         net (fo=1, routed)           0.000     9.582    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[3]
    SLICE_X2Y184         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.216    15.069    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y184         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/C
                         clock pessimism              0.605    15.675    
                         clock uncertainty           -0.064    15.610    
    SLICE_X2Y184         FDCE (Setup_fdce_C_D)        0.065    15.675    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3
  -------------------------------------------------------------------
                         required time                         15.675    
                         arrival time                          -9.582    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.309ns (22.593%)  route 1.059ns (77.407%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.036ns = ( 15.036 - 8.000 ) 
    Source Clock Delay      (SCD):    7.717ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.344     7.717    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y181         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y181         FDRE (Prop_fdre_C_Q)         0.223     7.940 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_10/Q
                         net (fo=2, routed)           0.390     8.329    SiTCP/SiTCP/GMII/GMII_TXCNT/memLen[10]
    SLICE_X4Y181         LUT2 (Prop_lut2_I0_O)        0.043     8.372 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut<5>/O
                         net (fo=2, routed)           0.327     8.700    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut[5]
    SLICE_X6Y181         LUT3 (Prop_lut3_I1_O)        0.043     8.743 r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_22/O
                         net (fo=1, routed)           0.342     9.084    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_4
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.182    15.036    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y72         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.605    15.641    
                         clock uncertainty           -0.064    15.577    
    RAMB18_X0Y72         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    15.249    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                  6.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.118ns (35.828%)  route 0.211ns (64.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.031ns
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.587     3.362    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y186         FDCE (Prop_fdce_C_Q)         0.118     3.480 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/Q
                         net (fo=5, routed)           0.211     3.692    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]
    RAMB18_X0Y74         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.817     4.031    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y74         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.626     3.405    
    RAMB18_X0Y74         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     3.588    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -3.588    
                         arrival time                           3.692    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.118ns (35.828%)  route 0.211ns (64.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.031ns
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.587     3.362    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y186         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y186         FDCE (Prop_fdce_C_Q)         0.118     3.480 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_10/Q
                         net (fo=5, routed)           0.211     3.692    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]
    RAMB18_X0Y75         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.817     4.031    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y75         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.626     3.405    
    RAMB18_X0Y75         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     3.588    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -3.588    
                         arrival time                           3.692    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.033ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.620     3.395    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y184         FDRE (Prop_fdre_C_Q)         0.100     3.495 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_7/Q
                         net (fo=1, routed)           0.055     3.550    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[7]
    SLICE_X3Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.818     4.033    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/C
                         clock pessimism             -0.637     3.395    
    SLICE_X3Y184         FDRE (Hold_fdre_C_D)         0.049     3.444    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.200%)  route 0.052ns (28.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.036ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.620     3.395    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y188         FDRE (Prop_fdre_C_Q)         0.100     3.495 r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/Q
                         net (fo=1, routed)           0.052     3.547    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[7]
    SLICE_X5Y188         LUT3 (Prop_lut3_I1_O)        0.028     3.575 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT91/O
                         net (fo=1, routed)           0.000     3.575    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[7]
    SLICE_X5Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.821     4.036    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_7/C
                         clock pessimism             -0.629     3.406    
    SLICE_X5Y188         FDRE (Hold_fdre_C_D)         0.061     3.467    SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_7
  -------------------------------------------------------------------
                         required time                         -3.467    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.033ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.620     3.395    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y184         FDRE (Prop_fdre_C_Q)         0.100     3.495 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/Q
                         net (fo=1, routed)           0.055     3.550    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[0]
    SLICE_X3Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.818     4.033    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/C
                         clock pessimism             -0.637     3.395    
    SLICE_X3Y184         FDRE (Hold_fdre_C_D)         0.047     3.442    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0
  -------------------------------------------------------------------
                         required time                         -3.442    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.033ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.620     3.395    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y184         FDRE (Prop_fdre_C_Q)         0.100     3.495 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_6/Q
                         net (fo=1, routed)           0.055     3.550    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[6]
    SLICE_X3Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.818     4.033    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/C
                         clock pessimism             -0.637     3.395    
    SLICE_X3Y184         FDRE (Hold_fdre_C_D)         0.047     3.442    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6
  -------------------------------------------------------------------
                         required time                         -3.442    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.383%)  route 0.054ns (29.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.036ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.620     3.395    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y188         FDRE (Prop_fdre_C_Q)         0.100     3.495 r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/Q
                         net (fo=1, routed)           0.054     3.549    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr[5]
    SLICE_X5Y188         LUT3 (Prop_lut3_I2_O)        0.028     3.577 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT71/O
                         net (fo=1, routed)           0.000     3.577    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[5]
    SLICE_X5Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.821     4.036    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_5/C
                         clock pessimism             -0.629     3.406    
    SLICE_X5Y188         FDRE (Hold_fdre_C_D)         0.060     3.466    SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -3.466    
                         arrival time                           3.577    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.033ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.620     3.395    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y184         FDRE (Prop_fdre_C_Q)         0.100     3.495 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/Q
                         net (fo=1, routed)           0.055     3.550    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[4]
    SLICE_X3Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.818     4.033    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y184         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/C
                         clock pessimism             -0.637     3.395    
    SLICE_X3Y184         FDRE (Hold_fdre_C_D)         0.044     3.439    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4
  -------------------------------------------------------------------
                         required time                         -3.439    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.337%)  route 0.095ns (42.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.034ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.620     3.395    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y185         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y185         FDCE (Prop_fdce_C_Q)         0.100     3.495 r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24/Q
                         net (fo=9, routed)           0.095     3.591    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[24]
    SLICE_X2Y185         LUT6 (Prop_lut6_I4_O)        0.028     3.619 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476161/O
                         net (fo=1, routed)           0.000     3.619    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[23]
    SLICE_X2Y185         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.819     4.034    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y185         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23/C
                         clock pessimism             -0.627     3.406    
    SLICE_X2Y185         FDCE (Hold_fdce_C_D)         0.087     3.493    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.118ns (32.666%)  route 0.243ns (67.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.031ns
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.587     3.362    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y185         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDCE (Prop_fdce_C_Q)         0.118     3.480 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/Q
                         net (fo=5, routed)           0.243     3.724    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[6]
    RAMB18_X0Y74         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.817     4.031    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y74         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.626     3.405    
    RAMB18_X0Y74         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     3.588    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -3.588    
                         arrival time                           3.724    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X0Y72    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y72    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y74    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y75    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I1         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1   GMIIMUX/I1
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         8.000       6.929      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y168   SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y164   SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y170   SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y171   SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y3  PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y180    SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y180    SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y182    SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y181    SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X6Y186    SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X6Y186    SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X0Y162    SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y184    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y184    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y186    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y180    SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y180    SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X5Y182    SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X5Y182    SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X5Y182    SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_4/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X5Y182    SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_8/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X7Y182    SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X7Y182    SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_8/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X7Y182    SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_9/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X5Y182    SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty/C



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB
  To Clock:  PLL_CLKFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y3  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  GMII_RX_CLK

Setup :            9  Failing Endpoints,  Worst Slack       -0.827ns,  Total Violation       -6.648ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.827ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.505ns  (logic 0.266ns (17.673%)  route 1.239ns (82.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 20.237 - 16.000 ) 
    Source Clock Delay      (SCD):    4.590ns = ( 19.590 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.292    19.590    SiTCP/SiTCP/CLK
    SLICE_X11Y165        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y165        FDCE (Prop_fdce_C_Q)         0.223    19.813 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/Q
                         net (fo=4, routed)           1.239    21.052    SiTCP/SiTCP/IP_ADDR_IN[1]
    SLICE_X10Y164        LUT6 (Prop_lut6_I2_O)        0.043    21.095 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000    21.095    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X10Y164        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.162    20.237    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y164        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000    20.237    
                         clock uncertainty           -0.035    20.202    
    SLICE_X10Y164        FDRE (Setup_fdre_C_D)        0.066    20.268    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         20.268    
                         arrival time                         -21.095    
  -------------------------------------------------------------------
                         slack                                 -0.827    

Slack (VIOLATED) :        -0.783ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.460ns  (logic 0.330ns (22.601%)  route 1.130ns (77.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 20.233 - 16.000 ) 
    Source Clock Delay      (SCD):    4.587ns = ( 19.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.289    19.587    SiTCP/SiTCP/CLK
    SLICE_X11Y168        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDCE (Prop_fdce_C_Q)         0.204    19.791 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/Q
                         net (fo=4, routed)           1.130    20.921    SiTCP/SiTCP/IP_ADDR_IN[29]
    SLICE_X10Y168        LUT6 (Prop_lut6_I4_O)        0.126    21.047 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000    21.047    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X10Y168        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.158    20.233    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y168        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000    20.233    
                         clock uncertainty           -0.035    20.198    
    SLICE_X10Y168        FDRE (Setup_fdre_C_D)        0.066    20.264    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         20.264    
                         arrival time                         -21.047    
  -------------------------------------------------------------------
                         slack                                 -0.783    

Slack (VIOLATED) :        -0.757ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.434ns  (logic 0.359ns (25.043%)  route 1.075ns (74.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 20.231 - 16.000 ) 
    Source Clock Delay      (SCD):    4.586ns = ( 19.586 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.288    19.586    SiTCP/SiTCP/CLK
    SLICE_X10Y169        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y169        FDCE (Prop_fdce_C_Q)         0.236    19.822 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/Q
                         net (fo=4, routed)           1.075    20.896    SiTCP/SiTCP/IP_ADDR_IN[20]
    SLICE_X8Y170         LUT6 (Prop_lut6_I3_O)        0.123    21.019 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000    21.019    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X8Y170         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.156    20.231    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X8Y170         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000    20.231    
                         clock uncertainty           -0.035    20.196    
    SLICE_X8Y170         FDRE (Setup_fdre_C_D)        0.066    20.262    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         20.262    
                         arrival time                         -21.019    
  -------------------------------------------------------------------
                         slack                                 -0.757    

Slack (VIOLATED) :        -0.745ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.392ns  (logic 0.327ns (23.495%)  route 1.065ns (76.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.235ns = ( 20.235 - 16.000 ) 
    Source Clock Delay      (SCD):    4.587ns = ( 19.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.289    19.587    SiTCP/SiTCP/CLK
    SLICE_X11Y168        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDPE (Prop_fdpe_C_Q)         0.204    19.791 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/Q
                         net (fo=4, routed)           1.065    20.855    SiTCP/SiTCP/IP_ADDR_IN[30]
    SLICE_X11Y166        LUT6 (Prop_lut6_I4_O)        0.123    20.978 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000    20.978    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X11Y166        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.160    20.235    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y166        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000    20.235    
                         clock uncertainty           -0.035    20.200    
    SLICE_X11Y166        FDRE (Setup_fdre_C_D)        0.034    20.234    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         20.234    
                         arrival time                         -20.978    
  -------------------------------------------------------------------
                         slack                                 -0.745    

Slack (VIOLATED) :        -0.742ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_3/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.384ns  (logic 0.266ns (19.223%)  route 1.118ns (80.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns = ( 20.230 - 16.000 ) 
    Source Clock Delay      (SCD):    4.587ns = ( 19.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.289    19.587    SiTCP/SiTCP/CLK
    SLICE_X11Y168        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDCE (Prop_fdce_C_Q)         0.223    19.810 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_3/Q
                         net (fo=4, routed)           1.118    20.927    SiTCP/SiTCP/IP_ADDR_IN[27]
    SLICE_X11Y171        LUT6 (Prop_lut6_I4_O)        0.043    20.970 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000    20.970    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X11Y171        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.155    20.230    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y171        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000    20.230    
                         clock uncertainty           -0.035    20.195    
    SLICE_X11Y171        FDRE (Setup_fdre_C_D)        0.034    20.229    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         20.229    
                         arrival time                         -20.970    
  -------------------------------------------------------------------
                         slack                                 -0.742    

Slack (VIOLATED) :        -0.710ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.355ns  (logic 0.302ns (22.290%)  route 1.053ns (77.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.235ns = ( 20.235 - 16.000 ) 
    Source Clock Delay      (SCD):    4.589ns = ( 19.589 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.291    19.589    SiTCP/SiTCP/CLK
    SLICE_X12Y166        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDCE (Prop_fdce_C_Q)         0.259    19.848 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/Q
                         net (fo=4, routed)           1.053    20.901    SiTCP/SiTCP/IP_ADDR_IN[10]
    SLICE_X11Y166        LUT6 (Prop_lut6_I5_O)        0.043    20.944 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000    20.944    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X11Y166        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.160    20.235    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y166        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000    20.235    
                         clock uncertainty           -0.035    20.200    
    SLICE_X11Y166        FDRE (Setup_fdre_C_D)        0.034    20.234    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         20.234    
                         arrival time                         -20.944    
  -------------------------------------------------------------------
                         slack                                 -0.710    

Slack (VIOLATED) :        -0.704ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.379ns  (logic 0.266ns (19.288%)  route 1.113ns (80.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns = ( 20.232 - 16.000 ) 
    Source Clock Delay      (SCD):    4.587ns = ( 19.587 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.289    19.587    SiTCP/SiTCP/CLK
    SLICE_X11Y168        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDPE (Prop_fdpe_C_Q)         0.223    19.810 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/Q
                         net (fo=4, routed)           1.113    20.923    SiTCP/SiTCP/IP_ADDR_IN[31]
    SLICE_X12Y169        LUT6 (Prop_lut6_I4_O)        0.043    20.966 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000    20.966    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X12Y169        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.157    20.232    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y169        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000    20.232    
                         clock uncertainty           -0.035    20.197    
    SLICE_X12Y169        FDRE (Setup_fdre_C_D)        0.065    20.262    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         20.262    
                         arrival time                         -20.966    
  -------------------------------------------------------------------
                         slack                                 -0.704    

Slack (VIOLATED) :        -0.701ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.379ns  (logic 0.266ns (19.286%)  route 1.113ns (80.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 20.233 - 16.000 ) 
    Source Clock Delay      (SCD):    4.586ns = ( 19.586 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.288    19.586    SiTCP/SiTCP/CLK
    SLICE_X9Y169         FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDCE (Prop_fdce_C_Q)         0.223    19.809 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/Q
                         net (fo=4, routed)           1.113    20.922    SiTCP/SiTCP/IP_ADDR_IN[0]
    SLICE_X10Y168        LUT6 (Prop_lut6_I2_O)        0.043    20.965 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000    20.965    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X10Y168        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.158    20.233    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y168        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000    20.233    
                         clock uncertainty           -0.035    20.198    
    SLICE_X10Y168        FDRE (Setup_fdre_C_D)        0.066    20.264    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         20.264    
                         arrival time                         -20.965    
  -------------------------------------------------------------------
                         slack                                 -0.701    

Slack (VIOLATED) :        -0.680ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.303ns  (logic 0.259ns (19.876%)  route 1.044ns (80.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns = ( 20.232 - 16.000 ) 
    Source Clock Delay      (SCD):    4.585ns = ( 19.585 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.287    19.585    SiTCP/SiTCP/CLK
    SLICE_X14Y170        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDCE (Prop_fdce_C_Q)         0.259    19.844 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           1.044    20.888    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X12Y169        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.157    20.232    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y169        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000    20.232    
                         clock uncertainty           -0.035    20.197    
    SLICE_X12Y169        FDRE (Setup_fdre_C_D)        0.011    20.208    SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         20.208    
                         arrival time                         -20.888    
  -------------------------------------------------------------------
                         slack                                 -0.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.128ns (18.307%)  route 0.571ns (81.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.583     2.080    SiTCP/SiTCP/CLK
    SLICE_X11Y169        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y169        FDCE (Prop_fdce_C_Q)         0.100     2.180 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/Q
                         net (fo=4, routed)           0.571     2.752    SiTCP/SiTCP/IP_ADDR_IN[15]
    SLICE_X12Y169        LUT6 (Prop_lut6_I5_O)        0.028     2.780 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000     2.780    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X12Y169        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.781     2.591    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y169        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000     2.591    
                         clock uncertainty            0.035     2.627    
    SLICE_X12Y169        FDRE (Hold_fdre_C_D)         0.087     2.714    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.128ns (18.941%)  route 0.548ns (81.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.587     2.084    SiTCP/SiTCP/CLK
    SLICE_X11Y164        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDCE (Prop_fdce_C_Q)         0.100     2.184 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/Q
                         net (fo=4, routed)           0.548     2.732    SiTCP/SiTCP/IP_ADDR_IN[22]
    SLICE_X11Y166        LUT6 (Prop_lut6_I3_O)        0.028     2.760 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000     2.760    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X11Y166        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.785     2.595    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y166        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000     2.595    
                         clock uncertainty            0.035     2.631    
    SLICE_X11Y166        FDRE (Hold_fdre_C_D)         0.061     2.692    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         -2.692    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.128ns (18.830%)  route 0.552ns (81.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.583     2.080    SiTCP/SiTCP/CLK
    SLICE_X11Y169        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y169        FDPE (Prop_fdpe_C_Q)         0.100     2.180 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/Q
                         net (fo=4, routed)           0.552     2.732    SiTCP/SiTCP/IP_ADDR_IN[11]
    SLICE_X11Y171        LUT6 (Prop_lut6_I5_O)        0.028     2.760 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000     2.760    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X11Y171        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.780     2.590    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y171        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000     2.590    
                         clock uncertainty            0.035     2.626    
    SLICE_X11Y171        FDRE (Hold_fdre_C_D)         0.061     2.687    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         -2.687    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.146ns (20.497%)  route 0.566ns (79.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.583     2.080    SiTCP/SiTCP/CLK
    SLICE_X10Y169        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y169        FDCE (Prop_fdce_C_Q)         0.118     2.198 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/Q
                         net (fo=4, routed)           0.566     2.765    SiTCP/SiTCP/IP_ADDR_IN[16]
    SLICE_X10Y168        LUT6 (Prop_lut6_I3_O)        0.028     2.793 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000     2.793    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X10Y168        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.783     2.593    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y168        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000     2.593    
                         clock uncertainty            0.035     2.629    
    SLICE_X10Y168        FDRE (Hold_fdre_C_D)         0.087     2.716    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.146ns (20.453%)  route 0.568ns (79.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.583     2.080    SiTCP/SiTCP/CLK
    SLICE_X10Y169        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y169        FDPE (Prop_fdpe_C_Q)         0.118     2.198 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/Q
                         net (fo=4, routed)           0.568     2.766    SiTCP/SiTCP/IP_ADDR_IN[21]
    SLICE_X10Y168        LUT6 (Prop_lut6_I3_O)        0.028     2.794 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000     2.794    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X10Y168        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.783     2.593    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y168        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000     2.593    
                         clock uncertainty            0.035     2.629    
    SLICE_X10Y168        FDRE (Hold_fdre_C_D)         0.087     2.716    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.146ns (20.370%)  route 0.571ns (79.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.587     2.084    SiTCP/SiTCP/CLK
    SLICE_X10Y163        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y163        FDCE (Prop_fdce_C_Q)         0.118     2.202 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/Q
                         net (fo=4, routed)           0.571     2.773    SiTCP/SiTCP/IP_ADDR_IN[25]
    SLICE_X10Y164        LUT6 (Prop_lut6_I4_O)        0.028     2.801 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000     2.801    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X10Y164        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.787     2.597    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y164        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000     2.597    
                         clock uncertainty            0.035     2.633    
    SLICE_X10Y164        FDRE (Hold_fdre_C_D)         0.087     2.720    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.146ns (21.132%)  route 0.545ns (78.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.586     2.083    SiTCP/SiTCP/CLK
    SLICE_X12Y166        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDCE (Prop_fdce_C_Q)         0.118     2.201 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/Q
                         net (fo=4, routed)           0.545     2.746    SiTCP/SiTCP/IP_ADDR_IN[10]
    SLICE_X11Y166        LUT6 (Prop_lut6_I5_O)        0.028     2.774 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000     2.774    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X11Y166        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.785     2.595    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y166        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000     2.595    
                         clock uncertainty            0.035     2.631    
    SLICE_X11Y166        FDRE (Hold_fdre_C_D)         0.060     2.691    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.118ns (17.377%)  route 0.561ns (82.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.582     2.079    SiTCP/SiTCP/CLK
    SLICE_X14Y170        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDCE (Prop_fdce_C_Q)         0.118     2.197 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           0.561     2.758    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X12Y169        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.781     2.591    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y169        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000     2.591    
                         clock uncertainty            0.035     2.627    
    SLICE_X12Y169        FDRE (Hold_fdre_C_D)         0.042     2.669    SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.171ns (23.537%)  route 0.556ns (76.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.583     2.080    SiTCP/SiTCP/CLK
    SLICE_X10Y169        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y169        FDCE (Prop_fdce_C_Q)         0.107     2.187 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/Q
                         net (fo=4, routed)           0.556     2.743    SiTCP/SiTCP/IP_ADDR_IN[20]
    SLICE_X8Y170         LUT6 (Prop_lut6_I3_O)        0.064     2.807 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000     2.807    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X8Y170         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.781     2.591    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X8Y170         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000     2.591    
                         clock uncertainty            0.035     2.627    
    SLICE_X8Y170         FDRE (Hold_fdre_C_D)         0.087     2.714    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.093    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.498ns  (logic 0.204ns (3.139%)  route 6.294ns (96.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 43.988 - 40.000 ) 
    Source Clock Delay      (SCD):    4.671ns = ( 36.671 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.354    36.671    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y156         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.204    36.875 r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/Q
                         net (fo=1, routed)           6.294    43.169    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause
    SLICE_X1Y159         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.220    43.988    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y159         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/C
                         clock pessimism              0.000    43.988    
                         clock uncertainty           -0.035    43.952    
    SLICE_X1Y159         FDCE (Setup_fdce_C_D)       -0.093    43.859    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0
  -------------------------------------------------------------------
                         required time                         43.859    
                         arrival time                         -43.169    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.534ns  (logic 0.894ns (13.682%)  route 5.640ns (86.317%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 43.984 - 40.000 ) 
    Source Clock Delay      (SCD):    4.669ns = ( 36.669 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.352    36.669    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.259    36.928 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           5.640    42.568    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.043    42.611 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    42.611    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    42.878 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.878    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.931 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.931    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.984 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.984    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.037 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    43.037    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X1Y165         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    43.203 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    43.203    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X1Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.216    43.984    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    43.984    
                         clock uncertainty           -0.035    43.948    
    SLICE_X1Y165         FDRE (Setup_fdre_C_D)        0.049    43.997    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         43.997    
                         arrival time                         -43.203    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.481ns  (logic 0.841ns (12.977%)  route 5.640ns (87.023%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 43.985 - 40.000 ) 
    Source Clock Delay      (SCD):    4.669ns = ( 36.669 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.352    36.669    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.259    36.928 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           5.640    42.568    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.043    42.611 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    42.611    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    42.878 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.878    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.931 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.931    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.984 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.984    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y164         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    43.150 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    43.150    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X1Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    43.985    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    43.985    
                         clock uncertainty           -0.035    43.949    
    SLICE_X1Y164         FDRE (Setup_fdre_C_D)        0.049    43.998    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         43.998    
                         arrival time                         -43.150    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.479ns  (logic 0.839ns (12.950%)  route 5.640ns (87.050%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 43.984 - 40.000 ) 
    Source Clock Delay      (SCD):    4.669ns = ( 36.669 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.352    36.669    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.259    36.928 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           5.640    42.568    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.043    42.611 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    42.611    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    42.878 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.878    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.931 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.931    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.984 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.984    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.037 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    43.037    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X1Y165         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    43.148 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    43.148    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X1Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.216    43.984    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    43.984    
                         clock uncertainty           -0.035    43.948    
    SLICE_X1Y165         FDRE (Setup_fdre_C_D)        0.049    43.997    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         43.997    
                         arrival time                         -43.148    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.464ns  (logic 0.824ns (12.748%)  route 5.640ns (87.252%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 43.985 - 40.000 ) 
    Source Clock Delay      (SCD):    4.669ns = ( 36.669 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.352    36.669    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.259    36.928 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           5.640    42.568    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.043    42.611 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    42.611    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    42.878 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.878    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.931 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.931    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.984 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.984    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y164         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    43.133 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    43.133    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X1Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    43.985    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    43.985    
                         clock uncertainty           -0.035    43.949    
    SLICE_X1Y164         FDRE (Setup_fdre_C_D)        0.049    43.998    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         43.998    
                         arrival time                         -43.133    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.428ns  (logic 0.788ns (12.259%)  route 5.640ns (87.741%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 43.986 - 40.000 ) 
    Source Clock Delay      (SCD):    4.669ns = ( 36.669 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.352    36.669    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.259    36.928 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           5.640    42.568    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.043    42.611 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    42.611    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    42.878 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.878    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.931 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.931    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y163         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    43.097 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    43.097    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X1Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.218    43.986    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    43.986    
                         clock uncertainty           -0.035    43.950    
    SLICE_X1Y163         FDRE (Setup_fdre_C_D)        0.049    43.999    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         43.999    
                         arrival time                         -43.097    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.426ns  (logic 0.786ns (12.232%)  route 5.640ns (87.768%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 43.985 - 40.000 ) 
    Source Clock Delay      (SCD):    4.669ns = ( 36.669 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.352    36.669    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.259    36.928 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           5.640    42.568    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.043    42.611 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    42.611    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    42.878 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.878    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.931 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.931    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.984 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.984    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y164         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    43.095 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    43.095    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X1Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    43.985    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    43.985    
                         clock uncertainty           -0.035    43.949    
    SLICE_X1Y164         FDRE (Setup_fdre_C_D)        0.049    43.998    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         43.998    
                         arrival time                         -43.095    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.426ns  (logic 0.786ns (12.232%)  route 5.640ns (87.768%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 43.985 - 40.000 ) 
    Source Clock Delay      (SCD):    4.669ns = ( 36.669 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.352    36.669    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.259    36.928 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           5.640    42.568    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.043    42.611 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    42.611    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    42.878 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.878    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.931 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.931    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.984 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.984    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y164         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    43.095 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    43.095    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X1Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    43.985    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    43.985    
                         clock uncertainty           -0.035    43.949    
    SLICE_X1Y164         FDRE (Setup_fdre_C_D)        0.049    43.998    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         43.998    
                         arrival time                         -43.095    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.411ns  (logic 0.771ns (12.026%)  route 5.640ns (87.974%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 43.986 - 40.000 ) 
    Source Clock Delay      (SCD):    4.669ns = ( 36.669 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.352    36.669    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.259    36.928 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           5.640    42.568    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.043    42.611 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    42.611    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    42.878 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.878    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    42.931 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.931    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y163         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    43.080 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    43.080    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X1Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.218    43.986    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    43.986    
                         clock uncertainty           -0.035    43.950    
    SLICE_X1Y163         FDRE (Setup_fdre_C_D)        0.049    43.999    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         43.999    
                         arrival time                         -43.080    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.375ns  (logic 0.735ns (11.530%)  route 5.640ns (88.470%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 43.986 - 40.000 ) 
    Source Clock Delay      (SCD):    4.669ns = ( 36.669 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.352    36.669    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.259    36.928 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           5.640    42.568    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.043    42.611 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    42.611    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    42.878 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.878    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    43.044 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    43.044    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X1Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.218    43.986    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000    43.986    
                         clock uncertainty           -0.035    43.950    
    SLICE_X1Y162         FDRE (Setup_fdre_C_D)        0.049    43.999    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         43.999    
                         arrival time                         -43.044    
  -------------------------------------------------------------------
                         slack                                  0.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.332ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.220ns (8.110%)  route 2.493ns (91.890%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.622     2.193    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.107     2.300 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           2.493     4.793    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.064     4.857 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     4.857    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     4.906 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     4.906    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[3]
    SLICE_X1Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.822     2.467    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/C
                         clock pessimism              0.000     2.467    
                         clock uncertainty            0.035     2.502    
    SLICE_X1Y161         FDRE (Hold_fdre_C_D)         0.071     2.573    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           4.906    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.366ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.222ns (8.084%)  route 2.524ns (91.916%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.622     2.193    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.107     2.300 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           2.524     4.824    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X1Y161         LUT3 (Prop_lut3_I2_O)        0.064     4.888 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     4.888    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     4.939 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     4.939    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[2]
    SLICE_X1Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.822     2.467    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/C
                         clock pessimism              0.000     2.467    
                         clock uncertainty            0.035     2.502    
    SLICE_X1Y161         FDRE (Hold_fdre_C_D)         0.071     2.573    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           4.939    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.410ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.296ns (10.614%)  route 2.493ns (89.386%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.622     2.193    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.107     2.300 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           2.493     4.793    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.064     4.857 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     4.857    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     4.941 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.941    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.982 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     4.982    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[4]
    SLICE_X1Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.820     2.465    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/C
                         clock pessimism              0.000     2.465    
                         clock uncertainty            0.035     2.500    
    SLICE_X1Y162         FDRE (Hold_fdre_C_D)         0.071     2.571    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           4.982    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.421ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.307ns (10.966%)  route 2.493ns (89.034%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.622     2.193    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.107     2.300 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           2.493     4.793    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.064     4.857 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     4.857    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     4.941 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.941    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     4.993 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     4.993    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[6]
    SLICE_X1Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.820     2.465    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/C
                         clock pessimism              0.000     2.465    
                         clock uncertainty            0.035     2.500    
    SLICE_X1Y162         FDRE (Hold_fdre_C_D)         0.071     2.571    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           4.993    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.429ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.315ns (11.219%)  route 2.493ns (88.781%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.622     2.193    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.107     2.300 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           2.493     4.793    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.064     4.857 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     4.857    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     4.941 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.941    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     5.001 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     5.001    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X1Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.820     2.465    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000     2.465    
                         clock uncertainty            0.035     2.500    
    SLICE_X1Y162         FDRE (Hold_fdre_C_D)         0.071     2.571    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           5.001    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.434ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.320ns (11.377%)  route 2.493ns (88.623%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.622     2.193    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.107     2.300 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           2.493     4.793    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.064     4.857 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     4.857    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     4.941 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.941    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     5.006 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     5.006    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[7]
    SLICE_X1Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.820     2.465    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
                         clock pessimism              0.000     2.465    
                         clock uncertainty            0.035     2.500    
    SLICE_X1Y162         FDRE (Hold_fdre_C_D)         0.071     2.571    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           5.006    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.436ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.321ns (11.409%)  route 2.493ns (88.591%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.622     2.193    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.107     2.300 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           2.493     4.793    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.064     4.857 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     4.857    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     4.941 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.941    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.966 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.966    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y163         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     5.007 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     5.007    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X1Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.819     2.464    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000     2.464    
                         clock uncertainty            0.035     2.499    
    SLICE_X1Y163         FDRE (Hold_fdre_C_D)         0.071     2.570    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           5.007    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.447ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.332ns (11.754%)  route 2.493ns (88.246%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.622     2.193    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.107     2.300 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           2.493     4.793    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.064     4.857 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     4.857    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     4.941 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.941    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.966 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.966    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y163         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     5.018 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     5.018    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X1Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.819     2.464    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000     2.464    
                         clock uncertainty            0.035     2.499    
    SLICE_X1Y163         FDRE (Hold_fdre_C_D)         0.071     2.570    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           5.018    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.455ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.340ns (12.003%)  route 2.493ns (87.997%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.622     2.193    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.107     2.300 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           2.493     4.793    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.064     4.857 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     4.857    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     4.941 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.941    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.966 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.966    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y163         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     5.026 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     5.026    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X1Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.819     2.464    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000     2.464    
                         clock uncertainty            0.035     2.499    
    SLICE_X1Y163         FDRE (Hold_fdre_C_D)         0.071     2.570    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           5.026    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.460ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.345ns (12.158%)  route 2.493ns (87.842%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.622     2.193    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.107     2.300 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           2.493     4.793    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.064     4.857 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     4.857    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     4.941 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.941    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     4.966 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.966    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y163         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     5.031 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     5.031    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X1Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.819     2.464    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000     2.464    
                         clock uncertainty            0.035     2.499    
    SLICE_X1Y163         FDRE (Hold_fdre_C_D)         0.071     2.570    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           5.031    
  -------------------------------------------------------------------
                         slack                                  2.460    





---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  GMII_TX_CLK

Setup :           22  Failing Endpoints,  Worst Slack       -1.943ns,  Total Violation      -21.089ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.943ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        6.200ns  (logic 0.204ns (3.290%)  route 5.996ns (96.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 43.987 - 40.000 ) 
    Source Clock Delay      (SCD):    4.596ns = ( 39.596 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.298    39.596    SiTCP/SiTCP/CLK
    SLICE_X9Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y191         FDRE (Prop_fdre_C_Q)         0.204    39.800 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           5.996    45.796    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X7Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.219    43.987    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.000    43.987    
                         clock uncertainty           -0.035    43.951    
    SLICE_X7Y191         FDRE (Setup_fdre_C_D)       -0.099    43.852    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         43.852    
                         arrival time                         -45.796    
  -------------------------------------------------------------------
                         slack                                 -1.943    

Slack (VIOLATED) :        -1.721ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.989ns  (logic 0.204ns (3.407%)  route 5.785ns (96.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 43.985 - 40.000 ) 
    Source Clock Delay      (SCD):    4.594ns = ( 39.594 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.296    39.594    SiTCP/SiTCP/CLK
    SLICE_X9Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y188         FDRE (Prop_fdre_C_Q)         0.204    39.798 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/Q
                         net (fo=1, routed)           5.785    45.582    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[0]
    SLICE_X5Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    43.985    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                         clock pessimism              0.000    43.985    
                         clock uncertainty           -0.035    43.949    
    SLICE_X5Y186         FDRE (Setup_fdre_C_D)       -0.088    43.861    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         43.861    
                         arrival time                         -45.582    
  -------------------------------------------------------------------
                         slack                                 -1.721    

Slack (VIOLATED) :        -1.689ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.952ns  (logic 0.204ns (3.427%)  route 5.748ns (96.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 43.985 - 40.000 ) 
    Source Clock Delay      (SCD):    4.594ns = ( 39.594 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.296    39.594    SiTCP/SiTCP/CLK
    SLICE_X9Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y188         FDRE (Prop_fdre_C_Q)         0.204    39.798 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/Q
                         net (fo=1, routed)           5.748    45.546    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[2]
    SLICE_X4Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    43.985    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                         clock pessimism              0.000    43.985    
                         clock uncertainty           -0.035    43.949    
    SLICE_X4Y186         FDRE (Setup_fdre_C_D)       -0.093    43.856    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         43.856    
                         arrival time                         -45.546    
  -------------------------------------------------------------------
                         slack                                 -1.689    

Slack (VIOLATED) :        -1.582ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.852ns  (logic 0.223ns (3.811%)  route 5.629ns (96.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 43.986 - 40.000 ) 
    Source Clock Delay      (SCD):    4.650ns = ( 39.650 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.352    39.650    SiTCP/SiTCP/CLK
    SLICE_X7Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y189         FDRE (Prop_fdre_C_Q)         0.223    39.873 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/Q
                         net (fo=1, routed)           5.629    45.502    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[6]
    SLICE_X4Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.218    43.986    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                         clock pessimism              0.000    43.986    
                         clock uncertainty           -0.035    43.950    
    SLICE_X4Y189         FDRE (Setup_fdre_C_D)       -0.031    43.919    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         43.919    
                         arrival time                         -45.502    
  -------------------------------------------------------------------
                         slack                                 -1.582    

Slack (VIOLATED) :        -1.435ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.714ns  (logic 0.223ns (3.903%)  route 5.491ns (96.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 43.986 - 40.000 ) 
    Source Clock Delay      (SCD):    4.650ns = ( 39.650 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.352    39.650    SiTCP/SiTCP/CLK
    SLICE_X7Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y189         FDRE (Prop_fdre_C_Q)         0.223    39.873 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           5.491    45.363    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X4Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.218    43.986    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000    43.986    
                         clock uncertainty           -0.035    43.950    
    SLICE_X4Y189         FDRE (Setup_fdre_C_D)       -0.022    43.928    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         43.928    
                         arrival time                         -45.363    
  -------------------------------------------------------------------
                         slack                                 -1.435    

Slack (VIOLATED) :        -1.431ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.777ns  (logic 0.223ns (3.860%)  route 5.554ns (96.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 43.987 - 40.000 ) 
    Source Clock Delay      (SCD):    4.596ns = ( 39.596 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.298    39.596    SiTCP/SiTCP/CLK
    SLICE_X9Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y191         FDRE (Prop_fdre_C_Q)         0.223    39.819 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           5.554    45.373    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X7Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.219    43.987    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000    43.987    
                         clock uncertainty           -0.035    43.951    
    SLICE_X7Y191         FDRE (Setup_fdre_C_D)       -0.010    43.941    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         43.941    
                         arrival time                         -45.373    
  -------------------------------------------------------------------
                         slack                                 -1.431    

Slack (VIOLATED) :        -1.411ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.680ns  (logic 0.259ns (4.559%)  route 5.421ns (95.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 43.985 - 40.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 39.649 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.351    39.649    SiTCP/SiTCP/CLK
    SLICE_X6Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y188         FDRE (Prop_fdre_C_Q)         0.259    39.908 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           5.421    45.329    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X4Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    43.985    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.000    43.985    
                         clock uncertainty           -0.035    43.949    
    SLICE_X4Y188         FDRE (Setup_fdre_C_D)       -0.031    43.918    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         43.918    
                         arrival time                         -45.329    
  -------------------------------------------------------------------
                         slack                                 -1.411    

Slack (VIOLATED) :        -1.380ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.734ns  (logic 0.223ns (3.889%)  route 5.511ns (96.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 43.987 - 40.000 ) 
    Source Clock Delay      (SCD):    4.596ns = ( 39.596 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.298    39.596    SiTCP/SiTCP/CLK
    SLICE_X9Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y191         FDRE (Prop_fdre_C_Q)         0.223    39.819 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/Q
                         net (fo=1, routed)           5.511    45.330    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[10]
    SLICE_X6Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.219    43.987    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                         clock pessimism              0.000    43.987    
                         clock uncertainty           -0.035    43.951    
    SLICE_X6Y191         FDRE (Setup_fdre_C_D)       -0.002    43.949    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         43.949    
                         arrival time                         -45.330    
  -------------------------------------------------------------------
                         slack                                 -1.380    

Slack (VIOLATED) :        -1.146ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.398ns  (logic 0.236ns (4.372%)  route 5.162ns (95.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 43.985 - 40.000 ) 
    Source Clock Delay      (SCD):    4.594ns = ( 39.594 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.296    39.594    SiTCP/SiTCP/CLK
    SLICE_X8Y187         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_fdre_C_Q)         0.236    39.830 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           5.162    44.992    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X5Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    43.985    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism              0.000    43.985    
                         clock uncertainty           -0.035    43.949    
    SLICE_X5Y186         FDRE (Setup_fdre_C_D)       -0.104    43.845    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         43.845    
                         arrival time                         -44.992    
  -------------------------------------------------------------------
                         slack                                 -1.146    

Slack (VIOLATED) :        -1.139ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.485ns  (logic 0.223ns (4.065%)  route 5.262ns (95.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 43.987 - 40.000 ) 
    Source Clock Delay      (SCD):    4.596ns = ( 39.596 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.298    39.596    SiTCP/SiTCP/CLK
    SLICE_X9Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y191         FDRE (Prop_fdre_C_Q)         0.223    39.819 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           5.262    45.081    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X7Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.219    43.987    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.000    43.987    
                         clock uncertainty           -0.035    43.951    
    SLICE_X7Y190         FDRE (Setup_fdre_C_D)       -0.010    43.941    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         43.941    
                         arrival time                         -45.081    
  -------------------------------------------------------------------
                         slack                                 -1.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.147ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.118ns (4.587%)  route 2.454ns (95.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.620     2.117    SiTCP/SiTCP/CLK
    SLICE_X6Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y189         FDRE (Prop_fdre_C_Q)         0.118     2.235 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           2.454     4.690    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X4Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.821     2.466    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.000     2.466    
                         clock uncertainty            0.035     2.501    
    SLICE_X4Y188         FDRE (Hold_fdre_C_D)         0.041     2.542    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           4.690    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.151ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.118ns (4.517%)  route 2.494ns (95.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.588     2.085    SiTCP/SiTCP/CLK
    SLICE_X8Y187         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_fdre_C_Q)         0.118     2.203 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           2.494     4.698    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X7Y187         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.819     2.464    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y187         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.000     2.464    
                         clock uncertainty            0.035     2.499    
    SLICE_X7Y187         FDRE (Hold_fdre_C_D)         0.047     2.546    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           4.698    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.168ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.107ns (4.129%)  route 2.485ns (95.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.588     2.085    SiTCP/SiTCP/CLK
    SLICE_X8Y187         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_fdre_C_Q)         0.107     2.192 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           2.485     4.677    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X5Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.818     2.463    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.000     2.463    
                         clock uncertainty            0.035     2.498    
    SLICE_X5Y186         FDRE (Hold_fdre_C_D)         0.011     2.509    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           4.677    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.194ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.118ns (4.501%)  route 2.504ns (95.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.620     2.117    SiTCP/SiTCP/CLK
    SLICE_X6Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y189         FDRE (Prop_fdre_C_Q)         0.118     2.235 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           2.504     4.739    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X5Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.821     2.466    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.000     2.466    
                         clock uncertainty            0.035     2.501    
    SLICE_X5Y189         FDRE (Hold_fdre_C_D)         0.044     2.545    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           4.739    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.220ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.091ns (3.449%)  route 2.547ns (96.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.589     2.086    SiTCP/SiTCP/CLK
    SLICE_X9Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y188         FDRE (Prop_fdre_C_Q)         0.091     2.177 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           2.547     4.725    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X5Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.818     2.463    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism              0.000     2.463    
                         clock uncertainty            0.035     2.498    
    SLICE_X5Y186         FDRE (Hold_fdre_C_D)         0.007     2.505    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           4.725    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.292ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.091ns (3.362%)  route 2.615ns (96.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.590     2.087    SiTCP/SiTCP/CLK
    SLICE_X9Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y191         FDRE (Prop_fdre_C_Q)         0.091     2.178 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           2.615     4.794    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X7Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.822     2.467    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism              0.000     2.467    
                         clock uncertainty            0.035     2.502    
    SLICE_X7Y190         FDRE (Hold_fdre_C_D)         0.000     2.502    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         -2.502    
                         arrival time                           4.794    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.331ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.100ns (3.620%)  route 2.662ns (96.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.620     2.117    SiTCP/SiTCP/CLK
    SLICE_X7Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y189         FDRE (Prop_fdre_C_Q)         0.100     2.217 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/Q
                         net (fo=1, routed)           2.662     4.880    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[5]
    SLICE_X4Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.821     2.466    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
                         clock pessimism              0.000     2.466    
                         clock uncertainty            0.035     2.501    
    SLICE_X4Y188         FDRE (Hold_fdre_C_D)         0.047     2.548    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -2.548    
                         arrival time                           4.880    
  -------------------------------------------------------------------
                         slack                                  2.331    

Slack (MET) :             2.347ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.118ns (4.248%)  route 2.660ns (95.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.620     2.117    SiTCP/SiTCP/CLK
    SLICE_X6Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y189         FDRE (Prop_fdre_C_Q)         0.118     2.235 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           2.660     4.895    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X5Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.821     2.466    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000     2.466    
                         clock uncertainty            0.035     2.501    
    SLICE_X5Y188         FDRE (Hold_fdre_C_D)         0.047     2.548    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         -2.548    
                         arrival time                           4.895    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.365ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.091ns (3.268%)  route 2.694ns (96.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.589     2.086    SiTCP/SiTCP/CLK
    SLICE_X9Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y188         FDRE (Prop_fdre_C_Q)         0.091     2.177 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/Q
                         net (fo=1, routed)           2.694     4.871    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[2]
    SLICE_X4Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.818     2.463    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
                         clock pessimism              0.000     2.463    
                         clock uncertainty            0.035     2.498    
    SLICE_X4Y186         FDRE (Hold_fdre_C_D)         0.008     2.506    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         -2.506    
                         arrival time                           4.871    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.386ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.091ns (3.243%)  route 2.715ns (96.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.588     2.085    SiTCP/SiTCP/CLK
    SLICE_X9Y187         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y187         FDRE (Prop_fdre_C_Q)         0.091     2.176 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           2.715     4.891    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X7Y187         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.819     2.464    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y187         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000     2.464    
                         clock uncertainty            0.035     2.499    
    SLICE_X7Y187         FDRE (Hold_fdre_C_D)         0.006     2.505    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           4.891    
  -------------------------------------------------------------------
                         slack                                  2.386    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  SYSCLK_200MP_IN

Setup :            0  Failing Endpoints,  Worst Slack        6.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.695ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        8.073ns  (logic 8.073ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        4.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, routed)           0.000     0.000    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         1.230     1.230 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     1.230    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.843     8.073 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.073    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    AD12                                              0.000    10.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    12.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.284    14.343    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_200M_BUFG
    ILOGIC_X0Y192        FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000    14.343    
                         clock uncertainty           -0.025    14.318    
    ILOGIC_X0Y192        FDRE (Setup_fdre_C_D)        0.145    14.463    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        6.628ns  (logic 1.259ns (18.999%)  route 5.369ns (81.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.259     1.259 r  GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           5.369     6.628    SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X3Y183         FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    AD12                                              0.000    10.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    12.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.215    14.274    SiTCP/SiTCP/CLK
    SLICE_X3Y183         FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000    14.274    
                         clock uncertainty           -0.025    14.249    
    SLICE_X3Y183         FDRE (Setup_fdre_C_D)       -0.010    14.239    SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                          -6.628    
  -------------------------------------------------------------------
                         slack                                  7.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.380ns  (logic 3.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        2.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, routed)           0.000     0.000    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         0.620     0.620 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     0.620    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      2.760     3.380 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     3.380    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.853     2.507    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_200M_BUFG
    ILOGIC_X0Y192        FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000     2.507    
                         clock uncertainty            0.025     2.532    
    ILOGIC_X0Y192        FDRE (Hold_fdre_C_D)         0.154     2.686    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        5.639ns  (logic 1.146ns (20.327%)  route 4.493ns (79.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.146     1.146 r  GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           4.493     5.639    SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X3Y183         FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.347     4.645    SiTCP/SiTCP/CLK
    SLICE_X3Y183         FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000     4.645    
                         clock uncertainty            0.025     4.670    
    SLICE_X3Y183         FDRE (Hold_fdre_C_D)         0.105     4.775    SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         -4.775    
                         arrival time                           5.639    
  -------------------------------------------------------------------
                         slack                                  0.864    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  SYSCLK_200MP_IN

Setup :           12  Failing Endpoints,  Worst Slack       -0.539ns,  Total Violation       -5.123ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.539ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        1.039ns  (logic 0.204ns (19.625%)  route 0.835ns (80.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 29.450 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.527    28.844    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y148         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDCE (Prop_fdce_C_Q)         0.204    29.048 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.835    29.884    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X6Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.391    29.450    SiTCP/SiTCP/CLK
    SLICE_X6Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000    29.450    
                         clock uncertainty           -0.035    29.415    
    SLICE_X6Y148         FDRE (Setup_fdre_C_D)       -0.070    29.345    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         29.345    
                         arrival time                         -29.884    
  -------------------------------------------------------------------
                         slack                                 -0.539    

Slack (VIOLATED) :        -0.504ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        1.067ns  (logic 0.223ns (20.906%)  route 0.844ns (79.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 29.281 - 25.000 ) 
    Source Clock Delay      (SCD):    4.673ns = ( 28.673 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.356    28.673    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDCE (Prop_fdce_C_Q)         0.223    28.896 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.844    29.740    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.222    29.281    SiTCP/SiTCP/CLK
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000    29.281    
                         clock uncertainty           -0.035    29.246    
    SLICE_X2Y150         FDRE (Setup_fdre_C_D)       -0.010    29.236    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         29.236    
                         arrival time                         -29.740    
  -------------------------------------------------------------------
                         slack                                 -0.504    

Slack (VIOLATED) :        -0.491ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        1.054ns  (logic 0.223ns (21.157%)  route 0.831ns (78.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 29.451 - 25.000 ) 
    Source Clock Delay      (SCD):    4.845ns = ( 28.845 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.528    28.845    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y148         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDCE (Prop_fdce_C_Q)         0.223    29.068 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.831    29.899    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X0Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.392    29.451    SiTCP/SiTCP/CLK
    SLICE_X0Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000    29.451    
                         clock uncertainty           -0.035    29.416    
    SLICE_X0Y147         FDRE (Setup_fdre_C_D)       -0.008    29.408    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         29.408    
                         arrival time                         -29.899    
  -------------------------------------------------------------------
                         slack                                 -0.491    

Slack (VIOLATED) :        -0.488ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        1.070ns  (logic 0.223ns (20.840%)  route 0.847ns (79.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 29.450 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.527    28.844    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y149         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDCE (Prop_fdce_C_Q)         0.223    29.067 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.847    29.914    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X6Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.391    29.450    SiTCP/SiTCP/CLK
    SLICE_X6Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000    29.450    
                         clock uncertainty           -0.035    29.415    
    SLICE_X6Y149         FDRE (Setup_fdre_C_D)        0.011    29.426    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         29.426    
                         arrival time                         -29.914    
  -------------------------------------------------------------------
                         slack                                 -0.488    

Slack (VIOLATED) :        -0.476ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        1.037ns  (logic 0.223ns (21.514%)  route 0.814ns (78.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 29.450 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.527    28.844    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y147         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDCE (Prop_fdce_C_Q)         0.223    29.067 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.814    29.881    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X5Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.391    29.450    SiTCP/SiTCP/CLK
    SLICE_X5Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000    29.450    
                         clock uncertainty           -0.035    29.415    
    SLICE_X5Y148         FDRE (Setup_fdre_C_D)       -0.010    29.405    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         29.405    
                         arrival time                         -29.881    
  -------------------------------------------------------------------
                         slack                                 -0.476    

Slack (VIOLATED) :        -0.435ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.996ns  (logic 0.223ns (22.384%)  route 0.773ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 29.451 - 25.000 ) 
    Source Clock Delay      (SCD):    4.845ns = ( 28.845 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.528    28.845    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y147         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDCE (Prop_fdce_C_Q)         0.223    29.068 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.773    29.841    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X0Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.392    29.451    SiTCP/SiTCP/CLK
    SLICE_X0Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000    29.451    
                         clock uncertainty           -0.035    29.416    
    SLICE_X0Y147         FDRE (Setup_fdre_C_D)       -0.010    29.406    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         29.406    
                         arrival time                         -29.841    
  -------------------------------------------------------------------
                         slack                                 -0.435    

Slack (VIOLATED) :        -0.408ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.960ns  (logic 0.223ns (23.231%)  route 0.737ns (76.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 29.450 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.527    28.844    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y147         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDCE (Prop_fdce_C_Q)         0.223    29.067 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.737    29.804    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X5Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.391    29.450    SiTCP/SiTCP/CLK
    SLICE_X5Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000    29.450    
                         clock uncertainty           -0.035    29.415    
    SLICE_X5Y148         FDRE (Setup_fdre_C_D)       -0.019    29.396    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         29.396    
                         arrival time                         -29.804    
  -------------------------------------------------------------------
                         slack                                 -0.408    

Slack (VIOLATED) :        -0.395ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.956ns  (logic 0.223ns (23.330%)  route 0.733ns (76.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 29.450 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.527    28.844    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y147         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDCE (Prop_fdce_C_Q)         0.223    29.067 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.733    29.800    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X5Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.391    29.450    SiTCP/SiTCP/CLK
    SLICE_X5Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000    29.450    
                         clock uncertainty           -0.035    29.415    
    SLICE_X5Y148         FDRE (Setup_fdre_C_D)       -0.010    29.405    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         29.405    
                         arrival time                         -29.800    
  -------------------------------------------------------------------
                         slack                                 -0.395    

Slack (VIOLATED) :        -0.389ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.960ns  (logic 0.223ns (23.223%)  route 0.737ns (76.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 29.281 - 25.000 ) 
    Source Clock Delay      (SCD):    4.673ns = ( 28.673 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.356    28.673    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDCE (Prop_fdce_C_Q)         0.223    28.896 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.737    29.633    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.222    29.281    SiTCP/SiTCP/CLK
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000    29.281    
                         clock uncertainty           -0.035    29.246    
    SLICE_X2Y150         FDRE (Setup_fdre_C_D)       -0.002    29.244    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         29.244    
                         arrival time                         -29.633    
  -------------------------------------------------------------------
                         slack                                 -0.389    

Slack (VIOLATED) :        -0.389ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.964ns  (logic 0.223ns (23.130%)  route 0.741ns (76.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 29.450 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.527    28.844    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y149         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDCE (Prop_fdce_C_Q)         0.223    29.067 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.741    29.808    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X6Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.391    29.450    SiTCP/SiTCP/CLK
    SLICE_X6Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000    29.450    
                         clock uncertainty           -0.035    29.415    
    SLICE_X6Y149         FDRE (Setup_fdre_C_D)        0.004    29.419    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         29.419    
                         arrival time                         -29.808    
  -------------------------------------------------------------------
                         slack                                 -0.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.100ns (20.771%)  route 0.381ns (79.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.677     2.248    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y148         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDCE (Prop_fdce_C_Q)         0.100     2.348 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.381     2.730    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X3Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.897     2.551    SiTCP/SiTCP/CLK
    SLICE_X3Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000     2.551    
                         clock uncertainty            0.035     2.586    
    SLICE_X3Y149         FDRE (Hold_fdre_C_D)         0.040     2.626    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         -2.626    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.100ns (18.873%)  route 0.430ns (81.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y147         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDCE (Prop_fdce_C_Q)         0.100     2.346 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.430     2.776    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X5Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.896     2.550    SiTCP/SiTCP/CLK
    SLICE_X5Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000     2.550    
                         clock uncertainty            0.035     2.585    
    SLICE_X5Y148         FDRE (Hold_fdre_C_D)         0.047     2.632    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.776    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.100ns (19.323%)  route 0.418ns (80.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y147         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDCE (Prop_fdce_C_Q)         0.100     2.346 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.418     2.764    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X5Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.896     2.550    SiTCP/SiTCP/CLK
    SLICE_X5Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000     2.550    
                         clock uncertainty            0.035     2.585    
    SLICE_X5Y148         FDRE (Hold_fdre_C_D)         0.032     2.617    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         -2.617    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.100ns (18.764%)  route 0.433ns (81.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y147         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDCE (Prop_fdce_C_Q)         0.100     2.346 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.433     2.779    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X5Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.896     2.550    SiTCP/SiTCP/CLK
    SLICE_X5Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000     2.550    
                         clock uncertainty            0.035     2.585    
    SLICE_X5Y148         FDRE (Hold_fdre_C_D)         0.041     2.626    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         -2.626    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.100ns (18.655%)  route 0.436ns (81.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y149         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDCE (Prop_fdce_C_Q)         0.100     2.346 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.436     2.782    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X6Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.896     2.550    SiTCP/SiTCP/CLK
    SLICE_X6Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000     2.550    
                         clock uncertainty            0.035     2.585    
    SLICE_X6Y149         FDRE (Hold_fdre_C_D)         0.042     2.627    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.100ns (18.510%)  route 0.440ns (81.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.677     2.248    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y147         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDCE (Prop_fdce_C_Q)         0.100     2.348 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.440     2.788    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X0Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.897     2.551    SiTCP/SiTCP/CLK
    SLICE_X0Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000     2.551    
                         clock uncertainty            0.035     2.586    
    SLICE_X0Y147         FDRE (Hold_fdre_C_D)         0.047     2.633    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           2.788    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.100ns (18.853%)  route 0.430ns (81.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625     2.196    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDCE (Prop_fdce_C_Q)         0.100     2.296 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.430     2.727    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.825     2.479    SiTCP/SiTCP/CLK
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000     2.479    
                         clock uncertainty            0.035     2.514    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.040     2.554    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.100ns (16.694%)  route 0.499ns (83.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.677     2.248    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y148         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDCE (Prop_fdce_C_Q)         0.100     2.348 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.499     2.847    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X0Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.897     2.551    SiTCP/SiTCP/CLK
    SLICE_X0Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000     2.551    
                         clock uncertainty            0.035     2.586    
    SLICE_X0Y147         FDRE (Hold_fdre_C_D)         0.049     2.635    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           2.847    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.100ns (17.354%)  route 0.476ns (82.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.625     2.196    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y150         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDCE (Prop_fdce_C_Q)         0.100     2.296 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.476     2.772    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.825     2.479    SiTCP/SiTCP/CLK
    SLICE_X2Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000     2.479    
                         clock uncertainty            0.035     2.514    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.037     2.551    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.100ns (16.691%)  route 0.499ns (83.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y149         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDCE (Prop_fdce_C_Q)         0.100     2.346 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.499     2.845    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X6Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.896     2.550    SiTCP/SiTCP/CLK
    SLICE_X6Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000     2.550    
                         clock uncertainty            0.035     2.585    
    SLICE_X6Y149         FDRE (Hold_fdre_C_D)         0.038     2.623    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         -2.623    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  0.222    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  SYSCLK_200MP_IN

Setup :            0  Failing Endpoints,  Worst Slack        3.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.223ns (18.001%)  route 1.016ns (81.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 9.222 - 5.000 ) 
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.296     4.298    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y187        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y187        FDRE (Prop_fdre_C_Q)         0.223     4.521 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           1.016     5.537    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X11Y188        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.163     9.222    SiTCP/SiTCP/CLK
    SLICE_X11Y188        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     9.222    
                         clock uncertainty           -0.035     9.187    
    SLICE_X11Y188        FDCE (Setup_fdce_C_D)       -0.010     9.177    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.223ns (18.012%)  route 1.015ns (81.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 9.222 - 5.000 ) 
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.296     4.298    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y187        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y187        FDRE (Prop_fdre_C_Q)         0.223     4.521 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           1.015     5.536    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X11Y188        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.163     9.222    SiTCP/SiTCP/CLK
    SLICE_X11Y188        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     9.222    
                         clock uncertainty           -0.035     9.187    
    SLICE_X11Y188        FDCE (Setup_fdce_C_D)       -0.008     9.179    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                          9.179    
                         arrival time                          -5.536    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.716ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.204ns (18.641%)  route 0.890ns (81.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 9.224 - 5.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.299     4.301    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y192         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y192         FDCE (Prop_fdce_C_Q)         0.204     4.505 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.890     5.395    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X8Y192         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.165     9.224    SiTCP/SiTCP/CLK
    SLICE_X8Y192         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     9.224    
                         clock uncertainty           -0.035     9.189    
    SLICE_X8Y192         FDCE (Setup_fdce_C_D)       -0.078     9.111    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                          9.111    
                         arrival time                          -5.395    
  -------------------------------------------------------------------
                         slack                                  3.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.091ns (16.096%)  route 0.474ns (83.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.590     1.998    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y192         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y192         FDCE (Prop_fdce_C_Q)         0.091     2.089 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.474     2.563    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X8Y192         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.791     2.445    SiTCP/SiTCP/CLK
    SLICE_X8Y192         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     2.445    
                         clock uncertainty            0.035     2.480    
    SLICE_X8Y192         FDCE (Hold_fdce_C_D)         0.002     2.482    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.100ns (14.858%)  route 0.573ns (85.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.588     1.996    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y187        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y187        FDRE (Prop_fdre_C_Q)         0.100     2.096 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.573     2.669    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X11Y188        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.790     2.444    SiTCP/SiTCP/CLK
    SLICE_X11Y188        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     2.444    
                         clock uncertainty            0.035     2.479    
    SLICE_X11Y188        FDCE (Hold_fdce_C_D)         0.047     2.526    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.100ns (14.538%)  route 0.588ns (85.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.588     1.996    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y187        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y187        FDRE (Prop_fdre_C_Q)         0.100     2.096 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.588     2.684    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X11Y188        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.790     2.444    SiTCP/SiTCP/CLK
    SLICE_X11Y188        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     2.444    
                         clock uncertainty            0.035     2.479    
    SLICE_X11Y188        FDCE (Hold_fdce_C_D)         0.047     2.526    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  SYSCLK_200MP_IN

Setup :            3  Failing Endpoints,  Worst Slack       -3.611ns,  Total Violation      -10.755ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.611ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        1.239ns  (logic 0.223ns (18.001%)  route 1.016ns (81.999%))
  Logic Levels:           0  
  Clock Path Skew:        -3.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 29.222 - 25.000 ) 
    Source Clock Delay      (SCD):    7.669ns = ( 31.669 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    AD12                                              0.000    24.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    24.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    27.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    27.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442    28.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    28.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    30.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    30.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.296    31.669    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y187        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y187        FDRE (Prop_fdre_C_Q)         0.223    31.892 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           1.016    32.907    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X11Y188        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.163    29.222    SiTCP/SiTCP/CLK
    SLICE_X11Y188        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.238    29.461    
                         clock uncertainty           -0.154    29.307    
    SLICE_X11Y188        FDCE (Setup_fdce_C_D)       -0.010    29.297    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         29.297    
                         arrival time                         -32.907    
  -------------------------------------------------------------------
                         slack                                 -3.611    

Slack (VIOLATED) :        -3.608ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        1.238ns  (logic 0.223ns (18.012%)  route 1.015ns (81.988%))
  Logic Levels:           0  
  Clock Path Skew:        -3.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 29.222 - 25.000 ) 
    Source Clock Delay      (SCD):    7.669ns = ( 31.669 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    AD12                                              0.000    24.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    24.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    27.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    27.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442    28.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    28.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    30.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    30.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.296    31.669    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y187        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y187        FDRE (Prop_fdre_C_Q)         0.223    31.892 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           1.015    32.907    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X11Y188        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.163    29.222    SiTCP/SiTCP/CLK
    SLICE_X11Y188        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.238    29.461    
                         clock uncertainty           -0.154    29.307    
    SLICE_X11Y188        FDCE (Setup_fdce_C_D)       -0.008    29.299    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         29.299    
                         arrival time                         -32.907    
  -------------------------------------------------------------------
                         slack                                 -3.608    

Slack (VIOLATED) :        -3.535ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        1.094ns  (logic 0.204ns (18.641%)  route 0.890ns (81.359%))
  Logic Levels:           0  
  Clock Path Skew:        -3.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 29.224 - 25.000 ) 
    Source Clock Delay      (SCD):    7.672ns = ( 31.672 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    AD12                                              0.000    24.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    24.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    27.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    27.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442    28.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    28.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    30.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    30.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.299    31.672    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y192         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y192         FDCE (Prop_fdce_C_Q)         0.204    31.876 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.890    32.766    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X8Y192         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.165    29.224    SiTCP/SiTCP/CLK
    SLICE_X8Y192         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.238    29.463    
                         clock uncertainty           -0.154    29.309    
    SLICE_X8Y192         FDCE (Setup_fdce_C_D)       -0.078    29.231    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         29.231    
                         arrival time                         -32.766    
  -------------------------------------------------------------------
                         slack                                 -3.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.486ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.091ns (16.096%)  route 0.474ns (83.904%))
  Logic Levels:           0  
  Clock Path Skew:        -1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.590     3.365    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y192         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y192         FDCE (Prop_fdce_C_Q)         0.091     3.456 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.474     3.931    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X8Y192         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.791     2.445    SiTCP/SiTCP/CLK
    SLICE_X8Y192         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism             -0.156     2.288    
                         clock uncertainty            0.154     2.443    
    SLICE_X8Y192         FDCE (Hold_fdce_C_D)         0.002     2.445    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           3.931    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.548ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.100ns (14.858%)  route 0.573ns (85.142%))
  Logic Levels:           0  
  Clock Path Skew:        -1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.588     3.363    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y187        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y187        FDRE (Prop_fdre_C_Q)         0.100     3.463 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.573     4.036    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X11Y188        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.790     2.444    SiTCP/SiTCP/CLK
    SLICE_X11Y188        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism             -0.156     2.287    
                         clock uncertainty            0.154     2.442    
    SLICE_X11Y188        FDCE (Hold_fdce_C_D)         0.047     2.489    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           4.036    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.563ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.100ns (14.538%)  route 0.588ns (85.462%))
  Logic Levels:           0  
  Clock Path Skew:        -1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.588     3.363    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y187        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y187        FDRE (Prop_fdre_C_Q)         0.100     3.463 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.588     4.051    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X11Y188        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.790     2.444    SiTCP/SiTCP/CLK
    SLICE_X11Y188        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism             -0.156     2.287    
                         clock uncertainty            0.154     2.442    
    SLICE_X11Y188        FDCE (Hold_fdce_C_D)         0.047     2.489    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           4.051    
  -------------------------------------------------------------------
                         slack                                  1.563    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        3.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.657ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 0.204ns (3.139%)  route 6.294ns (96.861%))
  Logic Levels:           0  
  Clock Path Skew:        2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.073ns = ( 15.073 - 8.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.354     4.671    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y156         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDRE (Prop_fdre_C_Q)         0.204     4.875 r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/Q
                         net (fo=1, routed)           6.294    11.169    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause
    SLICE_X1Y159         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.220    15.073    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y159         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/C
                         clock pessimism              0.000    15.073    
                         clock uncertainty           -0.154    14.919    
    SLICE_X1Y159         FDCE (Setup_fdce_C_D)       -0.093    14.826    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -11.169    
  -------------------------------------------------------------------
                         slack                                  3.657    

Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 0.894ns (13.682%)  route 5.640ns (86.317%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.069ns = ( 15.069 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.352     4.669    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.259     4.928 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           5.640    10.568    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.043    10.611 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    10.611    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.878 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.878    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.931 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.931    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.984 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.984    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.037 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.037    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X1Y165         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.203 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    11.203    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X1Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.216    15.069    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    15.069    
                         clock uncertainty           -0.154    14.915    
    SLICE_X1Y165         FDRE (Setup_fdre_C_D)        0.049    14.964    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 0.841ns (12.977%)  route 5.640ns (87.023%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        2.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.070ns = ( 15.070 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.352     4.669    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.259     4.928 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           5.640    10.568    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.043    10.611 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    10.611    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.878 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.878    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.931 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.931    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.984 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.984    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y164         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.150 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    11.150    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X1Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    15.070    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    15.070    
                         clock uncertainty           -0.154    14.916    
    SLICE_X1Y164         FDRE (Setup_fdre_C_D)        0.049    14.965    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 0.839ns (12.950%)  route 5.640ns (87.050%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.069ns = ( 15.069 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.352     4.669    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.259     4.928 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           5.640    10.568    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.043    10.611 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    10.611    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.878 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.878    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.931 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.931    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.984 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.984    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.037 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.037    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X1Y165         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.148 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    11.148    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X1Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.216    15.069    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y165         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    15.069    
                         clock uncertainty           -0.154    14.915    
    SLICE_X1Y165         FDRE (Setup_fdre_C_D)        0.049    14.964    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -11.148    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.464ns  (logic 0.824ns (12.748%)  route 5.640ns (87.252%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        2.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.070ns = ( 15.070 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.352     4.669    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.259     4.928 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           5.640    10.568    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.043    10.611 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    10.611    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.878 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.878    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.931 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.931    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.984 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.984    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y164         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.133 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    11.133    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X1Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    15.070    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    15.070    
                         clock uncertainty           -0.154    14.916    
    SLICE_X1Y164         FDRE (Setup_fdre_C_D)        0.049    14.965    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.133    
  -------------------------------------------------------------------
                         slack                                  3.832    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 0.788ns (12.259%)  route 5.640ns (87.741%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.071ns = ( 15.071 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.352     4.669    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.259     4.928 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           5.640    10.568    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.043    10.611 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    10.611    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.878 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.878    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.931 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.931    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y163         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.097 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    11.097    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X1Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.218    15.071    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    15.071    
                         clock uncertainty           -0.154    14.917    
    SLICE_X1Y163         FDRE (Setup_fdre_C_D)        0.049    14.966    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -11.097    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 0.786ns (12.232%)  route 5.640ns (87.768%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        2.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.070ns = ( 15.070 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.352     4.669    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.259     4.928 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           5.640    10.568    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.043    10.611 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    10.611    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.878 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.878    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.931 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.931    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.984 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.984    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y164         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.095 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    11.095    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X1Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    15.070    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    15.070    
                         clock uncertainty           -0.154    14.916    
    SLICE_X1Y164         FDRE (Setup_fdre_C_D)        0.049    14.965    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 0.786ns (12.232%)  route 5.640ns (87.768%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        2.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.070ns = ( 15.070 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.352     4.669    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.259     4.928 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           5.640    10.568    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.043    10.611 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    10.611    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.878 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.878    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.931 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.931    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.984 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.984    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X1Y164         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    11.095 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    11.095    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X1Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    15.070    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    15.070    
                         clock uncertainty           -0.154    14.916    
    SLICE_X1Y164         FDRE (Setup_fdre_C_D)        0.049    14.965    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.411ns  (logic 0.771ns (12.026%)  route 5.640ns (87.974%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.071ns = ( 15.071 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.352     4.669    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.259     4.928 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           5.640    10.568    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.043    10.611 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    10.611    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.878 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.878    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.931 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.931    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y163         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.080 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    11.080    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X1Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.218    15.071    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    15.071    
                         clock uncertainty           -0.154    14.917    
    SLICE_X1Y163         FDRE (Setup_fdre_C_D)        0.049    14.966    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -11.080    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 0.735ns (11.530%)  route 5.640ns (88.470%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.071ns = ( 15.071 - 8.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.352     4.669    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.259     4.928 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           5.640    10.568    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.043    10.611 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    10.611    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.878 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.878    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.044 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    11.044    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X1Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.218    15.071    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000    15.071    
                         clock uncertainty           -0.154    14.917    
    SLICE_X1Y162         FDRE (Setup_fdre_C_D)        0.049    14.966    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -11.044    
  -------------------------------------------------------------------
                         slack                                  3.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.376ns (9.465%)  route 3.597ns (90.535%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.725ns
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.218     4.293    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.189     4.482 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           3.597     8.079    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.100     8.179 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     8.179    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     8.266 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.266    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[3]
    SLICE_X1Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.352     7.725    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/C
                         clock pessimism              0.000     7.725    
                         clock uncertainty            0.154     7.879    
    SLICE_X1Y161         FDRE (Hold_fdre_C_D)         0.165     8.044    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3
  -------------------------------------------------------------------
                         required time                         -8.044    
                         arrival time                           8.266    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.377ns (9.425%)  route 3.623ns (90.575%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.725ns
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.218     4.293    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.189     4.482 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           3.623     8.105    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X1Y161         LUT3 (Prop_lut3_I2_O)        0.100     8.205 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     8.205    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     8.293 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.293    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[2]
    SLICE_X1Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.352     7.725    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/C
                         clock pessimism              0.000     7.725    
                         clock uncertainty            0.154     7.879    
    SLICE_X1Y161         FDRE (Hold_fdre_C_D)         0.165     8.044    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2
  -------------------------------------------------------------------
                         required time                         -8.044    
                         arrival time                           8.293    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.375ns (9.333%)  route 3.643ns (90.667%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.724ns
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.218     4.293    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.189     4.482 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/Q
                         net (fo=2, routed)           3.643     8.125    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[9]
    SLICE_X1Y163         LUT3 (Prop_lut3_I2_O)        0.104     8.229 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000     8.229    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X1Y163         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.082     8.311 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.311    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X1Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.351     7.724    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000     7.724    
                         clock uncertainty            0.154     7.878    
    SLICE_X1Y163         FDRE (Hold_fdre_C_D)         0.165     8.043    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         -8.043    
                         arrival time                           8.311    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.329ns (8.187%)  route 3.690ns (91.813%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.722ns
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.218     4.293    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y162         FDRE (Prop_fdre_C_Q)         0.206     4.499 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/Q
                         net (fo=2, routed)           3.690     8.189    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[15]
    SLICE_X1Y164         LUT3 (Prop_lut3_I2_O)        0.036     8.225 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<15>/O
                         net (fo=1, routed)           0.000     8.225    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[15]
    SLICE_X1Y164         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     8.312 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.312    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X1Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.349     7.722    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000     7.722    
                         clock uncertainty            0.154     7.876    
    SLICE_X1Y164         FDRE (Hold_fdre_C_D)         0.165     8.041    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         -8.041    
                         arrival time                           8.312    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.302ns (7.469%)  route 3.741ns (92.531%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.722ns
    Source Clock Delay      (SCD):    4.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.217     4.292    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDRE (Prop_fdre_C_Q)         0.178     4.470 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           3.741     8.212    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X1Y164         LUT3 (Prop_lut3_I1_O)        0.036     8.248 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000     8.248    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X1Y164         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     8.336 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.336    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X1Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.349     7.722    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y164         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000     7.722    
                         clock uncertainty            0.154     7.876    
    SLICE_X1Y164         FDRE (Hold_fdre_C_D)         0.165     8.041    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         -8.041    
                         arrival time                           8.336    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.329ns (8.066%)  route 3.750ns (91.934%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.725ns
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.218     4.293    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y162         FDRE (Prop_fdre_C_Q)         0.206     4.499 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           3.750     8.249    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X1Y162         LUT3 (Prop_lut3_I1_O)        0.036     8.285 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000     8.285    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X1Y162         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     8.372 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.372    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[7]
    SLICE_X1Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.352     7.725    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
                         clock pessimism              0.000     7.725    
                         clock uncertainty            0.154     7.879    
    SLICE_X1Y162         FDRE (Hold_fdre_C_D)         0.165     8.044    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7
  -------------------------------------------------------------------
                         required time                         -8.044    
                         arrival time                           8.372    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.330ns (8.085%)  route 3.752ns (91.915%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.725ns
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.218     4.293    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y162         FDRE (Prop_fdre_C_Q)         0.206     4.499 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           3.752     8.251    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X1Y162         LUT3 (Prop_lut3_I2_O)        0.036     8.287 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<6>/O
                         net (fo=1, routed)           0.000     8.287    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[6]
    SLICE_X1Y162         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     8.375 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.375    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[6]
    SLICE_X1Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.352     7.725    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/C
                         clock pessimism              0.000     7.725    
                         clock uncertainty            0.154     7.879    
    SLICE_X1Y162         FDRE (Hold_fdre_C_D)         0.165     8.044    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6
  -------------------------------------------------------------------
                         required time                         -8.044    
                         arrival time                           8.375    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.508ns (12.376%)  route 3.597ns (87.624%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.725ns
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.218     4.293    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.189     4.482 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           3.597     8.079    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.100     8.179 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     8.179    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.145     8.324 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.324    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.074     8.398 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.398    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[4]
    SLICE_X1Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.352     7.725    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y162         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/C
                         clock pessimism              0.000     7.725    
                         clock uncertainty            0.154     7.879    
    SLICE_X1Y162         FDRE (Hold_fdre_C_D)         0.165     8.044    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4
  -------------------------------------------------------------------
                         required time                         -8.044    
                         arrival time                           8.398    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 0.381ns (9.230%)  route 3.747ns (90.770%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.724ns
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.218     4.293    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.189     4.482 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/Q
                         net (fo=2, routed)           3.747     8.229    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[9]
    SLICE_X1Y163         LUT3 (Prop_lut3_I1_O)        0.104     8.333 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     8.333    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X1Y163         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     8.421 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.421    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X1Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.351     7.724    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000     7.724    
                         clock uncertainty            0.154     7.878    
    SLICE_X1Y163         FDRE (Hold_fdre_C_D)         0.165     8.043    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         -8.043    
                         arrival time                           8.421    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.551ns (13.285%)  route 3.597ns (86.715%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        3.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.724ns
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.218     4.293    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y161         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDRE (Prop_fdre_C_Q)         0.189     4.482 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           3.597     8.079    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X1Y161         LUT3 (Prop_lut3_I1_O)        0.100     8.179 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     8.179    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X1Y161         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.145     8.324 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.324    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X1Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.043     8.367 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.367    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X1Y163         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.074     8.441 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.441    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X1Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.351     7.724    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y163         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000     7.724    
                         clock uncertainty            0.154     7.878    
    SLICE_X1Y163         FDRE (Hold_fdre_C_D)         0.165     8.043    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         -8.043    
                         arrival time                           8.441    
  -------------------------------------------------------------------
                         slack                                  0.398    





---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  CLK_125M

Setup :           23  Failing Endpoints,  Worst Slack       -2.738ns,  Total Violation      -40.079ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.738ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        6.200ns  (logic 0.204ns (3.290%)  route 5.996ns (96.710%))
  Logic Levels:           0  
  Clock Path Skew:        2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.072ns = ( 23.072 - 16.000 ) 
    Source Clock Delay      (SCD):    4.596ns = ( 19.596 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.298    19.596    SiTCP/SiTCP/CLK
    SLICE_X9Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y191         FDRE (Prop_fdre_C_Q)         0.204    19.800 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           5.996    25.796    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X7Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.219    23.072    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.238    23.311    
                         clock uncertainty           -0.154    23.157    
    SLICE_X7Y191         FDRE (Setup_fdre_C_D)       -0.099    23.058    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         23.058    
                         arrival time                         -25.796    
  -------------------------------------------------------------------
                         slack                                 -2.738    

Slack (VIOLATED) :        -2.516ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.989ns  (logic 0.204ns (3.407%)  route 5.785ns (96.593%))
  Logic Levels:           0  
  Clock Path Skew:        2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.070ns = ( 23.070 - 16.000 ) 
    Source Clock Delay      (SCD):    4.594ns = ( 19.594 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.296    19.594    SiTCP/SiTCP/CLK
    SLICE_X9Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y188         FDRE (Prop_fdre_C_Q)         0.204    19.798 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/Q
                         net (fo=1, routed)           5.785    25.582    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[0]
    SLICE_X5Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    23.070    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                         clock pessimism              0.238    23.309    
                         clock uncertainty           -0.154    23.155    
    SLICE_X5Y186         FDRE (Setup_fdre_C_D)       -0.088    23.067    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         23.067    
                         arrival time                         -25.582    
  -------------------------------------------------------------------
                         slack                                 -2.516    

Slack (VIOLATED) :        -2.484ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.952ns  (logic 0.204ns (3.427%)  route 5.748ns (96.573%))
  Logic Levels:           0  
  Clock Path Skew:        2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.070ns = ( 23.070 - 16.000 ) 
    Source Clock Delay      (SCD):    4.594ns = ( 19.594 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.296    19.594    SiTCP/SiTCP/CLK
    SLICE_X9Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y188         FDRE (Prop_fdre_C_Q)         0.204    19.798 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/Q
                         net (fo=1, routed)           5.748    25.546    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[2]
    SLICE_X4Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    23.070    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                         clock pessimism              0.238    23.309    
                         clock uncertainty           -0.154    23.155    
    SLICE_X4Y186         FDRE (Setup_fdre_C_D)       -0.093    23.062    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         23.062    
                         arrival time                         -25.546    
  -------------------------------------------------------------------
                         slack                                 -2.484    

Slack (VIOLATED) :        -2.377ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.852ns  (logic 0.223ns (3.811%)  route 5.629ns (96.189%))
  Logic Levels:           0  
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.071ns = ( 23.071 - 16.000 ) 
    Source Clock Delay      (SCD):    4.650ns = ( 19.650 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.352    19.650    SiTCP/SiTCP/CLK
    SLICE_X7Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y189         FDRE (Prop_fdre_C_Q)         0.223    19.873 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/Q
                         net (fo=1, routed)           5.629    25.502    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[6]
    SLICE_X4Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.218    23.071    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                         clock pessimism              0.238    23.310    
                         clock uncertainty           -0.154    23.156    
    SLICE_X4Y189         FDRE (Setup_fdre_C_D)       -0.031    23.125    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         23.125    
                         arrival time                         -25.502    
  -------------------------------------------------------------------
                         slack                                 -2.377    

Slack (VIOLATED) :        -2.230ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.714ns  (logic 0.223ns (3.903%)  route 5.491ns (96.097%))
  Logic Levels:           0  
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.071ns = ( 23.071 - 16.000 ) 
    Source Clock Delay      (SCD):    4.650ns = ( 19.650 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.352    19.650    SiTCP/SiTCP/CLK
    SLICE_X7Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y189         FDRE (Prop_fdre_C_Q)         0.223    19.873 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           5.491    25.363    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X4Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.218    23.071    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.238    23.310    
                         clock uncertainty           -0.154    23.156    
    SLICE_X4Y189         FDRE (Setup_fdre_C_D)       -0.022    23.134    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         23.134    
                         arrival time                         -25.363    
  -------------------------------------------------------------------
                         slack                                 -2.230    

Slack (VIOLATED) :        -2.226ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.777ns  (logic 0.223ns (3.860%)  route 5.554ns (96.140%))
  Logic Levels:           0  
  Clock Path Skew:        2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.072ns = ( 23.072 - 16.000 ) 
    Source Clock Delay      (SCD):    4.596ns = ( 19.596 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.298    19.596    SiTCP/SiTCP/CLK
    SLICE_X9Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y191         FDRE (Prop_fdre_C_Q)         0.223    19.819 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           5.554    25.373    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X7Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.219    23.072    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.238    23.311    
                         clock uncertainty           -0.154    23.157    
    SLICE_X7Y191         FDRE (Setup_fdre_C_D)       -0.010    23.147    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         23.147    
                         arrival time                         -25.373    
  -------------------------------------------------------------------
                         slack                                 -2.226    

Slack (VIOLATED) :        -2.206ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.680ns  (logic 0.259ns (4.559%)  route 5.421ns (95.441%))
  Logic Levels:           0  
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.070ns = ( 23.070 - 16.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 19.649 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.351    19.649    SiTCP/SiTCP/CLK
    SLICE_X6Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y188         FDRE (Prop_fdre_C_Q)         0.259    19.908 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           5.421    25.329    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X4Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    23.070    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.238    23.309    
                         clock uncertainty           -0.154    23.155    
    SLICE_X4Y188         FDRE (Setup_fdre_C_D)       -0.031    23.124    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         23.124    
                         arrival time                         -25.329    
  -------------------------------------------------------------------
                         slack                                 -2.206    

Slack (VIOLATED) :        -2.175ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.734ns  (logic 0.223ns (3.889%)  route 5.511ns (96.111%))
  Logic Levels:           0  
  Clock Path Skew:        2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.072ns = ( 23.072 - 16.000 ) 
    Source Clock Delay      (SCD):    4.596ns = ( 19.596 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.298    19.596    SiTCP/SiTCP/CLK
    SLICE_X9Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y191         FDRE (Prop_fdre_C_Q)         0.223    19.819 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/Q
                         net (fo=1, routed)           5.511    25.330    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[10]
    SLICE_X6Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.219    23.072    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                         clock pessimism              0.238    23.311    
                         clock uncertainty           -0.154    23.157    
    SLICE_X6Y191         FDRE (Setup_fdre_C_D)       -0.002    23.155    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         23.155    
                         arrival time                         -25.330    
  -------------------------------------------------------------------
                         slack                                 -2.175    

Slack (VIOLATED) :        -1.941ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.398ns  (logic 0.236ns (4.372%)  route 5.162ns (95.628%))
  Logic Levels:           0  
  Clock Path Skew:        2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.070ns = ( 23.070 - 16.000 ) 
    Source Clock Delay      (SCD):    4.594ns = ( 19.594 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.296    19.594    SiTCP/SiTCP/CLK
    SLICE_X8Y187         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_fdre_C_Q)         0.236    19.830 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           5.162    24.992    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X5Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.217    23.070    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism              0.238    23.309    
                         clock uncertainty           -0.154    23.155    
    SLICE_X5Y186         FDRE (Setup_fdre_C_D)       -0.104    23.051    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         23.051    
                         arrival time                         -24.992    
  -------------------------------------------------------------------
                         slack                                 -1.941    

Slack (VIOLATED) :        -1.934ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.485ns  (logic 0.223ns (4.065%)  route 5.262ns (95.935%))
  Logic Levels:           0  
  Clock Path Skew:        2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.072ns = ( 23.072 - 16.000 ) 
    Source Clock Delay      (SCD):    4.596ns = ( 19.596 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.298    19.596    SiTCP/SiTCP/CLK
    SLICE_X9Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y191         FDRE (Prop_fdre_C_Q)         0.223    19.819 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           5.262    25.081    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X7Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.219    23.072    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.238    23.311    
                         clock uncertainty           -0.154    23.157    
    SLICE_X7Y190         FDRE (Setup_fdre_C_D)       -0.010    23.147    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         23.147    
                         arrival time                         -25.081    
  -------------------------------------------------------------------
                         slack                                 -1.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.206ns (5.599%)  route 3.473ns (94.401%))
  Logic Levels:           0  
  Clock Path Skew:        3.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.724ns
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.162     4.221    SiTCP/SiTCP/CLK
    SLICE_X8Y187         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_fdre_C_Q)         0.206     4.427 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           3.473     7.901    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X7Y187         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.351     7.724    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y187         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism             -0.238     7.485    
                         clock uncertainty            0.154     7.640    
    SLICE_X7Y187         FDRE (Hold_fdre_C_D)         0.105     7.745    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -7.745    
                         arrival time                           7.901    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.206ns (5.511%)  route 3.532ns (94.489%))
  Logic Levels:           0  
  Clock Path Skew:        3.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.724ns
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.218     4.277    SiTCP/SiTCP/CLK
    SLICE_X6Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y189         FDRE (Prop_fdre_C_Q)         0.206     4.483 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           3.532     8.016    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X4Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.351     7.724    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism             -0.238     7.485    
                         clock uncertainty            0.154     7.640    
    SLICE_X4Y188         FDRE (Hold_fdre_C_D)         0.110     7.750    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -7.750    
                         arrival time                           8.016    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.162ns (4.253%)  route 3.647ns (95.747%))
  Logic Levels:           0  
  Clock Path Skew:        3.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.723ns
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.162     4.221    SiTCP/SiTCP/CLK
    SLICE_X9Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y188         FDRE (Prop_fdre_C_Q)         0.162     4.383 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           3.647     8.031    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X5Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.350     7.723    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism             -0.238     7.484    
                         clock uncertainty            0.154     7.639    
    SLICE_X5Y186         FDRE (Hold_fdre_C_D)         0.045     7.684    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -7.684    
                         arrival time                           8.031    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.206ns (5.381%)  route 3.623ns (94.619%))
  Logic Levels:           0  
  Clock Path Skew:        3.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.725ns
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.218     4.277    SiTCP/SiTCP/CLK
    SLICE_X6Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y189         FDRE (Prop_fdre_C_Q)         0.206     4.483 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           3.623     8.106    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X5Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.352     7.725    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism             -0.238     7.486    
                         clock uncertainty            0.154     7.641    
    SLICE_X5Y189         FDRE (Hold_fdre_C_D)         0.099     7.740    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         -7.740    
                         arrival time                           8.106    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.189ns (4.933%)  route 3.643ns (95.067%))
  Logic Levels:           0  
  Clock Path Skew:        3.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.723ns
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.162     4.221    SiTCP/SiTCP/CLK
    SLICE_X8Y187         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_fdre_C_Q)         0.189     4.410 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           3.643     8.053    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X5Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.350     7.723    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism             -0.238     7.484    
                         clock uncertainty            0.154     7.639    
    SLICE_X5Y186         FDRE (Hold_fdre_C_D)         0.040     7.679    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -7.679    
                         arrival time                           8.053    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.214ns (5.299%)  route 3.825ns (94.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.666ns
    Source Clock Delay      (SCD):    4.222ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.163     4.222    SiTCP/SiTCP/CLK
    SLICE_X11Y186        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y186        FDRE (Prop_fdre_C_Q)         0.178     4.400 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/Q
                         net (fo=1, routed)           3.825     8.225    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1
    SLICE_X11Y185        LUT2 (Prop_lut2_I0_O)        0.036     8.261 r  SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     8.261    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X11Y185        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.293     7.666    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y185        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism             -0.238     7.427    
                         clock uncertainty            0.154     7.582    
    SLICE_X11Y185        FDRE (Hold_fdre_C_D)         0.154     7.736    SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -7.736    
                         arrival time                           8.261    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.162ns (4.044%)  route 3.843ns (95.956%))
  Logic Levels:           0  
  Clock Path Skew:        3.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.726ns
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.164     4.223    SiTCP/SiTCP/CLK
    SLICE_X9Y191         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y191         FDRE (Prop_fdre_C_Q)         0.162     4.385 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           3.843     8.229    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X7Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.353     7.726    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y190         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism             -0.238     7.487    
                         clock uncertainty            0.154     7.642    
    SLICE_X7Y190         FDRE (Hold_fdre_C_D)         0.035     7.677    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         -7.677    
                         arrival time                           8.229    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.178ns (4.385%)  route 3.881ns (95.615%))
  Logic Levels:           0  
  Clock Path Skew:        3.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.724ns
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.218     4.277    SiTCP/SiTCP/CLK
    SLICE_X7Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y189         FDRE (Prop_fdre_C_Q)         0.178     4.455 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/Q
                         net (fo=1, routed)           3.881     8.337    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[5]
    SLICE_X4Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.351     7.724    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
                         clock pessimism             -0.238     7.485    
                         clock uncertainty            0.154     7.640    
    SLICE_X4Y188         FDRE (Hold_fdre_C_D)         0.105     7.745    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -7.745    
                         arrival time                           8.337    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.206ns (4.948%)  route 3.958ns (95.052%))
  Logic Levels:           0  
  Clock Path Skew:        3.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.724ns
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.218     4.277    SiTCP/SiTCP/CLK
    SLICE_X6Y189         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y189         FDRE (Prop_fdre_C_Q)         0.206     4.483 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           3.958     8.441    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X5Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.351     7.724    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism             -0.238     7.485    
                         clock uncertainty            0.154     7.640    
    SLICE_X5Y188         FDRE (Hold_fdre_C_D)         0.105     7.745    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         -7.745    
                         arrival time                           8.441    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.162ns (3.903%)  route 3.989ns (96.097%))
  Logic Levels:           0  
  Clock Path Skew:        3.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.723ns
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.162     4.221    SiTCP/SiTCP/CLK
    SLICE_X9Y188         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y188         FDRE (Prop_fdre_C_Q)         0.162     4.383 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/Q
                         net (fo=1, routed)           3.989     8.372    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[2]
    SLICE_X4Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.350     7.723    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y186         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
                         clock pessimism             -0.238     7.484    
                         clock uncertainty            0.154     7.639    
    SLICE_X4Y186         FDRE (Hold_fdre_C_D)         0.034     7.673    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         -7.673    
                         arrival time                           8.372    
  -------------------------------------------------------------------
                         slack                                  0.699    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :            0  Failing Endpoints,  Worst Slack        1.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led0/led_reg[0]/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.266ns (9.061%)  route 2.670ns (90.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 9.319 - 5.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.273     4.571    SiTCP/SiTCP/CLK
    SLICE_X39Y170        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y170        FDRE (Prop_fdre_C_Q)         0.223     4.794 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/Q
                         net (fo=1, routed)           0.213     5.007    SiTCP/TCP_OPEN_ACK
    SLICE_X39Y170        LUT1 (Prop_lut1_I0_O)        0.043     5.050 f  SiTCP/fifo_generator_v11_0_i_1/O
                         net (fo=17, routed)          2.457     7.506    led0/AR[0]
    SLICE_X82Y132        FDCE                                         f  led0/led_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.260     9.319    led0/CLK
    SLICE_X82Y132        FDCE                                         r  led0/led_reg[0]/C
                         clock pessimism              0.251     9.571    
                         clock uncertainty           -0.035     9.535    
    SLICE_X82Y132        FDCE (Recov_fdce_C_CLR)     -0.154     9.381    led0/led_reg[0]
  -------------------------------------------------------------------
                         required time                          9.381    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led0/led_reg[0]_lopt_replica/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.266ns (9.061%)  route 2.670ns (90.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 9.319 - 5.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.273     4.571    SiTCP/SiTCP/CLK
    SLICE_X39Y170        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y170        FDRE (Prop_fdre_C_Q)         0.223     4.794 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/Q
                         net (fo=1, routed)           0.213     5.007    SiTCP/TCP_OPEN_ACK
    SLICE_X39Y170        LUT1 (Prop_lut1_I0_O)        0.043     5.050 f  SiTCP/fifo_generator_v11_0_i_1/O
                         net (fo=17, routed)          2.457     7.506    led0/AR[0]
    SLICE_X82Y132        FDCE                                         f  led0/led_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.260     9.319    led0/CLK
    SLICE_X82Y132        FDCE                                         r  led0/led_reg[0]_lopt_replica/C
                         clock pessimism              0.251     9.571    
                         clock uncertainty           -0.035     9.535    
    SLICE_X82Y132        FDCE (Recov_fdce_C_CLR)     -0.154     9.381    led0/led_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.381    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led0/led_reg[3]/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.266ns (9.061%)  route 2.670ns (90.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 9.319 - 5.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.273     4.571    SiTCP/SiTCP/CLK
    SLICE_X39Y170        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y170        FDRE (Prop_fdre_C_Q)         0.223     4.794 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/openAck/Q
                         net (fo=1, routed)           0.213     5.007    SiTCP/TCP_OPEN_ACK
    SLICE_X39Y170        LUT1 (Prop_lut1_I0_O)        0.043     5.050 f  SiTCP/fifo_generator_v11_0_i_1/O
                         net (fo=17, routed)          2.457     7.506    led0/AR[0]
    SLICE_X82Y132        FDCE                                         f  led0/led_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.260     9.319    led0/CLK
    SLICE_X82Y132        FDCE                                         r  led0/led_reg[3]/C
                         clock pessimism              0.251     9.571    
                         clock uncertainty           -0.035     9.535    
    SLICE_X82Y132        FDCE (Recov_fdce_C_CLR)     -0.154     9.381    led0/led_reg[3]
  -------------------------------------------------------------------
                         required time                          9.381    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1FData_4/PRE
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.204ns (7.866%)  route 2.389ns (92.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 9.213 - 5.000 ) 
    Source Clock Delay      (SCD):    4.593ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.295     4.593    SiTCP/SiTCP/CLK
    SLICE_X19Y188        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y188        FDPE (Prop_fdpe_C_Q)         0.204     4.797 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         2.389     7.186    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X10Y172        FDPE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1FData_4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.154     9.213    SiTCP/SiTCP/CLK
    SLICE_X10Y172        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1FData_4/C
                         clock pessimism              0.324     9.538    
                         clock uncertainty           -0.035     9.502    
    SLICE_X10Y172        FDPE (Recov_fdpe_C_PRE)     -0.270     9.232    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1FData_4
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -7.186    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_3/PRE
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.204ns (7.866%)  route 2.389ns (92.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 9.213 - 5.000 ) 
    Source Clock Delay      (SCD):    4.593ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.295     4.593    SiTCP/SiTCP/CLK
    SLICE_X19Y188        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y188        FDPE (Prop_fdpe_C_Q)         0.204     4.797 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         2.389     7.186    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X11Y172        FDPE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.154     9.213    SiTCP/SiTCP/CLK
    SLICE_X11Y172        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_3/C
                         clock pessimism              0.324     9.538    
                         clock uncertainty           -0.035     9.502    
    SLICE_X11Y172        FDPE (Recov_fdpe_C_PRE)     -0.261     9.241    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_3
  -------------------------------------------------------------------
                         required time                          9.241    
                         arrival time                          -7.186    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.204ns (7.965%)  route 2.357ns (92.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 9.216 - 5.000 ) 
    Source Clock Delay      (SCD):    4.593ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.295     4.593    SiTCP/SiTCP/CLK
    SLICE_X19Y188        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y188        FDPE (Prop_fdpe_C_Q)         0.204     4.797 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         2.357     7.154    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X9Y169         FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.157     9.216    SiTCP/SiTCP/CLK
    SLICE_X9Y169         FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/C
                         clock pessimism              0.324     9.541    
                         clock uncertainty           -0.035     9.505    
    SLICE_X9Y169         FDCE (Recov_fdce_C_CLR)     -0.295     9.210    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0
  -------------------------------------------------------------------
                         required time                          9.210    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.204ns (7.965%)  route 2.357ns (92.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 9.216 - 5.000 ) 
    Source Clock Delay      (SCD):    4.593ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.295     4.593    SiTCP/SiTCP/CLK
    SLICE_X19Y188        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y188        FDPE (Prop_fdpe_C_Q)         0.204     4.797 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         2.357     7.154    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X9Y169         FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.157     9.216    SiTCP/SiTCP/CLK
    SLICE_X9Y169         FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5/C
                         clock pessimism              0.324     9.541    
                         clock uncertainty           -0.035     9.505    
    SLICE_X9Y169         FDCE (Recov_fdce_C_CLR)     -0.295     9.210    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5
  -------------------------------------------------------------------
                         required time                          9.210    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_0/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.204ns (8.036%)  route 2.335ns (91.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 9.204 - 5.000 ) 
    Source Clock Delay      (SCD):    4.593ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.295     4.593    SiTCP/SiTCP/CLK
    SLICE_X19Y188        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y188        FDPE (Prop_fdpe_C_Q)         0.204     4.797 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         2.335     7.131    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X41Y181        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.145     9.204    SiTCP/SiTCP/CLK
    SLICE_X41Y181        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_0/C
                         clock pessimism              0.324     9.529    
                         clock uncertainty           -0.035     9.493    
    SLICE_X41Y181        FDCE (Recov_fdce_C_CLR)     -0.295     9.198    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_0
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_3/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.204ns (8.036%)  route 2.335ns (91.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 9.204 - 5.000 ) 
    Source Clock Delay      (SCD):    4.593ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.295     4.593    SiTCP/SiTCP/CLK
    SLICE_X19Y188        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y188        FDPE (Prop_fdpe_C_Q)         0.204     4.797 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         2.335     7.131    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X41Y181        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.145     9.204    SiTCP/SiTCP/CLK
    SLICE_X41Y181        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_3/C
                         clock pessimism              0.324     9.529    
                         clock uncertainty           -0.035     9.493    
    SLICE_X41Y181        FDCE (Recov_fdce_C_CLR)     -0.295     9.198    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_3
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_7/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.204ns (8.036%)  route 2.335ns (91.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 9.204 - 5.000 ) 
    Source Clock Delay      (SCD):    4.593ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.295     4.593    SiTCP/SiTCP/CLK
    SLICE_X19Y188        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y188        FDPE (Prop_fdpe_C_Q)         0.204     4.797 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         2.335     7.131    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X41Y181        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        1.145     9.204    SiTCP/SiTCP/CLK
    SLICE_X41Y181        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_7/C
                         clock pessimism              0.324     9.529    
                         clock uncertainty           -0.035     9.493    
    SLICE_X41Y181        FDCE (Recov_fdce_C_CLR)     -0.295     9.198    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX23Data_7
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                  2.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_10/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.100ns (29.321%)  route 0.241ns (70.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.577     2.074    fifo_generator_v11_0/clk
    SLICE_X47Y151        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y151        FDPE (Prop_fdpe_C_Q)         0.100     2.174 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=23, routed)          0.241     2.415    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X48Y149        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.848     2.502    fifo_generator_v11_0/clk
    SLICE_X48Y149        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_10/C
                         clock pessimism             -0.164     2.337    
    SLICE_X48Y149        FDCE (Remov_fdce_C_CLR)     -0.069     2.268    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_10
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_11/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.100ns (29.321%)  route 0.241ns (70.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.577     2.074    fifo_generator_v11_0/clk
    SLICE_X47Y151        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y151        FDPE (Prop_fdpe_C_Q)         0.100     2.174 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=23, routed)          0.241     2.415    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X48Y149        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.848     2.502    fifo_generator_v11_0/clk
    SLICE_X48Y149        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_11/C
                         clock pessimism             -0.164     2.337    
    SLICE_X48Y149        FDCE (Remov_fdce_C_CLR)     -0.069     2.268    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_11
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.100ns (29.321%)  route 0.241ns (70.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.577     2.074    fifo_generator_v11_0/clk
    SLICE_X47Y151        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y151        FDPE (Prop_fdpe_C_Q)         0.100     2.174 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=23, routed)          0.241     2.415    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X48Y149        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.848     2.502    fifo_generator_v11_0/clk
    SLICE_X48Y149        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8/C
                         clock pessimism             -0.164     2.337    
    SLICE_X48Y149        FDCE (Remov_fdce_C_CLR)     -0.069     2.268    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_9/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.100ns (29.321%)  route 0.241ns (70.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.577     2.074    fifo_generator_v11_0/clk
    SLICE_X47Y151        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y151        FDPE (Prop_fdpe_C_Q)         0.100     2.174 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=23, routed)          0.241     2.415    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X48Y149        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.848     2.502    fifo_generator_v11_0/clk
    SLICE_X48Y149        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_9/C
                         clock pessimism             -0.164     2.337    
    SLICE_X48Y149        FDCE (Remov_fdce_C_CLR)     -0.069     2.268    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_9
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.389%)  route 0.294ns (74.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.576     2.073    fifo_generator_v11_0/clk
    SLICE_X48Y153        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDPE (Prop_fdpe_C_Q)         0.100     2.173 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=38, routed)          0.294     2.467    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X46Y146        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.847     2.501    fifo_generator_v11_0/clk
    SLICE_X46Y146        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10/C
                         clock pessimism             -0.164     2.336    
    SLICE_X46Y146        FDCE (Remov_fdce_C_CLR)     -0.050     2.286    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.389%)  route 0.294ns (74.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.576     2.073    fifo_generator_v11_0/clk
    SLICE_X48Y153        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDPE (Prop_fdpe_C_Q)         0.100     2.173 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=38, routed)          0.294     2.467    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X46Y146        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.847     2.501    fifo_generator_v11_0/clk
    SLICE_X46Y146        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11/C
                         clock pessimism             -0.164     2.336    
    SLICE_X46Y146        FDCE (Remov_fdce_C_CLR)     -0.050     2.286    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.389%)  route 0.294ns (74.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.576     2.073    fifo_generator_v11_0/clk
    SLICE_X48Y153        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDPE (Prop_fdpe_C_Q)         0.100     2.173 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=38, routed)          0.294     2.467    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X46Y146        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.847     2.501    fifo_generator_v11_0/clk
    SLICE_X46Y146        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8/C
                         clock pessimism             -0.164     2.336    
    SLICE_X46Y146        FDCE (Remov_fdce_C_CLR)     -0.050     2.286    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.389%)  route 0.294ns (74.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.576     2.073    fifo_generator_v11_0/clk
    SLICE_X48Y153        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDPE (Prop_fdpe_C_Q)         0.100     2.173 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=38, routed)          0.294     2.467    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X46Y146        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.847     2.501    fifo_generator_v11_0/clk
    SLICE_X46Y146        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9/C
                         clock pessimism             -0.164     2.336    
    SLICE_X46Y146        FDCE (Remov_fdce_C_CLR)     -0.050     2.286    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.100ns (25.483%)  route 0.292ns (74.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.577     2.074    fifo_generator_v11_0/clk
    SLICE_X47Y151        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y151        FDPE (Prop_fdpe_C_Q)         0.100     2.174 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=23, routed)          0.292     2.467    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X49Y148        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.848     2.502    fifo_generator_v11_0/clk
    SLICE_X49Y148        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8/C
                         clock pessimism             -0.164     2.337    
    SLICE_X49Y148        FDCE (Remov_fdce_C_CLR)     -0.069     2.268    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.389%)  route 0.294ns (74.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.576     2.073    fifo_generator_v11_0/clk
    SLICE_X48Y153        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDPE (Prop_fdpe_C_Q)         0.100     2.173 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=38, routed)          0.294     2.467    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X47Y146        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4136, routed)        0.847     2.501    fifo_generator_v11_0/clk
    SLICE_X47Y146        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10/C
                         clock pessimism             -0.164     2.336    
    SLICE_X47Y146        FDCE (Remov_fdce_C_CLR)     -0.069     2.267    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLK_125M
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.085ns  (logic 3.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         2.719     3.085 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.085    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.077ns  (logic 3.077ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         2.711     3.077 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.077    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.077    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 IOB_GTX/C
                            (rising edge-triggered cell ODDR clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_GTXCLK
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.074ns  (logic 3.074ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y181                                     0.000     0.000 r  IOB_GTX/C
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  IOB_GTX/Q
                         net (fo=1, routed)           0.000     0.366    GMII_GTXCLK_OBUF
    K30                  OBUF (Prop_obuf_I_O)         2.708     3.074 r  GMII_GTXCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.074    GMII_GTXCLK
    K30                                                               r  GMII_GTXCLK (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.071ns  (logic 3.071ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         2.705     3.071 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.071    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.061ns  (logic 3.061ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         2.695     3.061 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.061    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.059ns  (logic 3.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         2.693     3.059 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.059    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.058ns  (logic 3.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         2.692     3.058 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.058    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.048ns  (logic 3.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         2.682     3.048 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.048    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.041ns  (logic 3.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         2.675     3.041 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.041    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.030ns  (logic 3.030ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         2.664     3.030 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.030    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  GMII_TX_CLK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       22.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.444ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.085ns  (logic 3.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.469     4.471    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y183        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.366     4.837 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     4.837    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         2.719     7.556 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.556    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 22.444    

Slack (MET) :             22.458ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.077ns  (logic 3.077ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y179        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         2.711     7.542 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.542    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 22.458    

Slack (MET) :             22.461ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.071ns  (logic 3.071ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y182        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         2.705     7.539 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.539    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                 22.461    

Slack (MET) :             22.475ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.061ns  (logic 3.061ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.462     4.464    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y171        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.366     4.830 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     4.830    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         2.695     7.525 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.525    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                 22.475    

Slack (MET) :             22.476ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.059ns  (logic 3.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y180        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         2.693     7.524 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.524    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                 22.476    

Slack (MET) :             22.477ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.058ns  (logic 3.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y170        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         2.692     7.523 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.523    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                 22.477    

Slack (MET) :             22.484ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.048ns  (logic 3.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         2.682     7.516 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     7.516    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 22.484    

Slack (MET) :             22.491ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.041ns  (logic 3.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y168        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         2.675     7.509 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.509    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 22.491    

Slack (MET) :             22.499ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.030ns  (logic 3.030ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.469     4.471    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.366     4.837 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     4.837    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         2.664     7.501 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.501    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                 22.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.576ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.527ns  (logic 1.527ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.641     2.049    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.192     2.241 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     2.241    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         1.335     3.576 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.576    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.576    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.585ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.538ns  (logic 1.538ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y168        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         1.346     3.585 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.585    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.592ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.545ns  (logic 1.545ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         1.353     3.592 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.592    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.600ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.555ns  (logic 1.555ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y170        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         1.363     3.600 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.600    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.600ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.556ns  (logic 1.556ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y180        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         1.364     3.600 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.600    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.601ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.557ns  (logic 1.557ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.636     2.044    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y171        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.192     2.236 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     2.236    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         1.365     3.601 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.601    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.615ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.568ns  (logic 1.568ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y182        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         1.376     3.615 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.615    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.618ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.573ns  (logic 1.573ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y179        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         1.381     3.618 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.618    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.618    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.630ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.581ns  (logic 1.581ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.641     2.049    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y183        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.192     2.241 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     2.241    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         1.389     3.630 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.630    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  3.630    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  SYSCLK_200MP_IN
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        5.165ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GMII_RSTn
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.835ns  (logic 2.986ns (61.767%)  route 1.849ns (38.233%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y188                                     0.000     0.000 r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
    SLICE_X19Y188        FDPE (Prop_fdpe_C_Q)         0.204     0.204 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.722     0.926    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X1Y187         LUT1 (Prop_lut1_I0_O)        0.126     1.052 r  SiTCP/SiTCP/GMII_RSTn1_INV_0/O
                         net (fo=1, routed)           1.126     2.179    GMII_RSTn_OBUF
    L20                  OBUF (Prop_obuf_I_O)         2.656     4.835 r  GMII_RSTn_OBUF_inst/O
                         net (fo=0)                   0.000     4.835    GMII_RSTn
    L20                                                               r  GMII_RSTn (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdioDir/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GMII_MDIO
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.361ns  (logic 2.769ns (63.495%)  route 1.592ns (36.505%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y183                                      0.000     0.000 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdioDir/C
    SLICE_X3Y183         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdioDir/Q
                         net (fo=1, routed)           0.319     0.523    SiTCP/GMII_MDIO_OE
    SLICE_X3Y189         LUT1 (Prop_lut1_I0_O)        0.124     0.647 f  SiTCP/GMII_MDIO_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.273     1.920    GMII_MDIO_IOBUF_inst/T
    J21                  OBUFT (TriStatE_obuft_T_O)
                                                      2.441     4.361 r  GMII_MDIO_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.361    GMII_MDIO
    J21                                                               r  GMII_MDIO (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -4.361    
  -------------------------------------------------------------------
                         slack                                  5.639    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdc/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GMII_MDC
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.074ns  (logic 2.954ns (72.500%)  route 1.120ns (27.500%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144                                      0.000     0.000 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdc/C
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdc/Q
                         net (fo=1, routed)           1.120     1.356    GMII_MDC_OBUF
    R23                  OBUF (Prop_obuf_I_O)         2.718     4.074 r  GMII_MDC_OBUF_inst/O
                         net (fo=0)                   0.000     4.074    GMII_MDC
    R23                                                               r  GMII_MDC (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SCL_FD/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            I2C_SCL
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.661ns  (logic 3.661ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y191                                     0.000     0.000 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SCL_FD/C
    OLOGIC_X0Y191        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SCL_FD/Q
                         net (fo=1, routed)           0.000     0.366    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OB_SCL
    K21                  OBUF (Prop_obuf_I_O)         3.295     3.661 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SCL_OB/O
                         net (fo=0)                   0.000     3.661    I2C_SCL
    K21                                                               r  I2C_SCL (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -3.661    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OF/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            I2C_SDA
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.479ns  (logic 3.479ns (100.000%)  route 0.537ns (15.435%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y192                                     0.000     0.000 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OF/C
    OLOGIC_X0Y192        FDRE (Prop_fdre_C_Q)         0.426     0.426 f  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OF/Q
                         net (fo=1, routed)           0.000     0.426    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/T
    L21                  OBUFT (TriStatE_obuft_T_O)
                                                      3.053     3.479 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/OBUFT/O
                         net (fo=2, unset)            0.537     4.016    I2C_SDA
    L21                                                               r  I2C_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  6.521    





