Time resolution is 1 ps
$stop called at time : 80 ns : File "D:/project/FPGA/src/01.gate_test/01.gate_test.srcs/sim_1/new/tb_gate_test.v" Line 26
