<div align="center">

# EdgeNPU Design

### High-Performance Neural Processing Unit for Edge AI Applications

[![License](https://img.shields.io/badge/License-MIT-blue.svg)](LICENSE)
[![RTL](https://img.shields.io/badge/RTL-SystemVerilog-orange.svg)](#)
[![Verification](https://img.shields.io/badge/Verification-UVM-green.svg)](#)
[![Documentation](https://img.shields.io/badge/docs-available-brightgreen.svg)](https://buiminhnhut114.github.io/edge-npu-design/)

**EdgeNPU** lÃ  má»™t IP core Neural Processing Unit (NPU) Ä‘Æ°á»£c thiáº¿t káº¿ cho suy luáº­n máº¡ng neural hiá»‡u suáº¥t cao, tiÃªu thá»¥ Ä‘iá»‡n nÄƒng tháº¥p táº¡i edge. ÄÆ°á»£c xÃ¢y dá»±ng trÃªn **kiáº¿n trÃºc systolic array 16Ã—16**, EdgeNPU Ä‘áº¡t hiá»‡u suáº¥t Ä‘á»‰nh **512 GOPS** vá»›i má»©c tiÃªu thá»¥ dÆ°á»›i **500mW**.

[TÃ i liá»‡u](https://buiminhnhut114.github.io/edge-npu-design/) Â· [Báº¯t Ä‘áº§u](#quick-start) Â· [Kiáº¿n trÃºc](#architecture) Â· [ÄÃ³ng gÃ³p](#contributing)

</div>

---

## TÃ­nh nÄƒng chÃ­nh

| TÃ­nh nÄƒng | ThÃ´ng sá»‘ ká»¹ thuáº­t |
|-----------|-------------------|
| **Kiáº¿n trÃºc** | Systolic Array 16Ã—16 Weight-Stationary |
| **Hiá»‡u suáº¥t Ä‘á»‰nh** | 512 GOPS (INT8) @ 1 GHz |
| **Hiá»‡u quáº£ nÄƒng lÆ°á»£ng** | > 1 TOPS/W |
| **Bá»™ nhá»› trÃªn chip** | 528 KB SRAM (Weight + Activation + Instruction) |
| **Kiá»ƒu dá»¯ liá»‡u** | INT8, INT16, FP16, BF16 |
| **Giao diá»‡n** | AXI4 Master (128-bit) + AXI4-Lite Slave (32-bit) |

### CÃ¡c phÃ©p toÃ¡n Ä‘Æ°á»£c há»— trá»£

- **Convolution**: Conv2D, DepthwiseConv2D, TransposeConv2D, Dilated Conv
- **Activation**: ReLU, ReLU6, Sigmoid, Tanh, Swish, GELU, LeakyReLU
- **Pooling**: MaxPool2D, AvgPool2D, GlobalAveragePool
- **Normalization**: BatchNorm (fused), LayerNorm
- **Element-wise**: Add, Multiply, Subtract, Concat, Split, Reshape
- **Linear**: FullyConnected, MatMul

### Äáº·c Ä‘iá»ƒm ká»¹ thuáº­t chi tiáº¿t

- **PE Array**: 16Ã—16 = 256 Processing Elements
- **Instruction Set**: 64-bit RISC-style vá»›i 12 opcodes
- **DMA Engine**: 4-channel vá»›i há»— trá»£ 2D/3D transfers
- **Memory Bandwidth**: 16 GB/s (internal), 12.8 GB/s (external)
- **Clock Domain**: Single clock domain vá»›i optional clock gating
- **Debug Support**: JTAG interface vÃ  performance counters

---

## Kiáº¿n trÃºc

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                     Giao diá»‡n AXI4                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚ DMA Engineâ”‚  â”‚ Weight Bufferâ”‚  â”‚ Activation   â”‚  â”‚ Inst   â”‚  â”‚
â”‚  â”‚ 4-channel â”‚  â”‚   256 KB     â”‚  â”‚ Buffer 256KB â”‚  â”‚ 16 KB  â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚        â”‚               â”‚                  â”‚                      â”‚
â”‚        â–¼               â–¼                  â–¼                      â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚            PE Array (16Ã—16 Systolic)                   â”‚    â”‚
â”‚  â”‚                  256 MACs                              â”‚    â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”                      â”‚    â”‚
â”‚  â”‚  â”‚PE  â”‚ â”‚PE  â”‚ â”‚PE  â”‚ ... â”‚PE  â”‚                      â”‚    â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”˜                      â”‚    â”‚
â”‚  â”‚    â”‚      â”‚      â”‚         â”‚                          â”‚    â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”                      â”‚    â”‚
â”‚  â”‚  â”‚PE  â”‚ â”‚PE  â”‚ â”‚PE  â”‚ ... â”‚PE  â”‚                      â”‚    â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”˜                      â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚        â”‚                                                         â”‚
â”‚        â–¼                                                         â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚ Post-Processing: Activation | Pooling | Quantization   â”‚    â”‚
â”‚  â”‚ â€¢ ReLU, ReLU6, Sigmoid, Tanh, Swish, GELU             â”‚    â”‚
â”‚  â”‚ â€¢ MaxPool, AvgPool, GlobalPool                         â”‚    â”‚
â”‚  â”‚ â€¢ BatchNorm, LayerNorm                                 â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## Cáº¥u trÃºc dá»± Ã¡n

```
EdgeNPU/
â”œâ”€â”€ rtl/                    # Thiáº¿t káº¿ RTL (SystemVerilog)
â”‚   â”œâ”€â”€ core/               # NPU Core
â”‚   â”‚   â”œâ”€â”€ pe_array/       # Processing Element Array
â”‚   â”‚   â”œâ”€â”€ activation/     # Activation Functions
â”‚   â”‚   â”œâ”€â”€ pooling/        # Pooling Operations
â”‚   â”‚   â”œâ”€â”€ controller/     # NPU Controller
â”‚   â”‚   â”œâ”€â”€ conv/           # Convolution Engine
â”‚   â”‚   â”œâ”€â”€ accumulator/    # Accumulator
â”‚   â”‚   â”œâ”€â”€ batchnorm/      # Batch Normalization
â”‚   â”‚   â””â”€â”€ elementwise/    # Element-wise Operations
â”‚   â”œâ”€â”€ memory/             # Memory Subsystem
â”‚   â”‚   â”œâ”€â”€ sram/           # SRAM Controllers
â”‚   â”‚   â”œâ”€â”€ buffer/         # Buffer Management
â”‚   â”‚   â””â”€â”€ dma/            # DMA Engine
â”‚   â”œâ”€â”€ interconnect/       # AXI/APB Interfaces
â”‚   â”œâ”€â”€ debug/              # Debug Interface
â”‚   â””â”€â”€ top/                # Top-level Integration
â”œâ”€â”€ verification/           # Verification Environment
â”‚   â”œâ”€â”€ tb/                 # Testbenches
â”‚   â”œâ”€â”€ uvm/                # UVM Environment
â”‚   â””â”€â”€ formal/             # Formal Verification
â”œâ”€â”€ software/               # Software Stack
â”‚   â”œâ”€â”€ driver/             # Linux & Bare-metal Drivers
â”‚   â”œâ”€â”€ compiler/           # Model Compiler (ONNX, TFLite)
â”‚   â”œâ”€â”€ runtime/            # Runtime Library
â”‚   â”œâ”€â”€ firmware/           # Firmware
â”‚   â””â”€â”€ sdk/                # C/C++/Python SDK
â”œâ”€â”€ ip/                     # IP Cores
â”‚   â”œâ”€â”€ memory/             # Memory IP
â”‚   â”œâ”€â”€ axi/                # AXI IP
â”‚   â”œâ”€â”€ npu/                # NPU-specific IP
â”‚   â””â”€â”€ third_party/        # Third-party IP
â”œâ”€â”€ flow/                   # Build & Synthesis Flow
â”‚   â”œâ”€â”€ build/              # Build Scripts
â”‚   â”œâ”€â”€ scripts/            # Automation Scripts
â”‚   â””â”€â”€ synthesis/          # Synthesis Scripts
â”œâ”€â”€ doc-sites/              # Interactive Documentation Website
â””â”€â”€ docs/                   # Documentation
```

---

## Báº¯t Ä‘áº§u nhanh

### YÃªu cáº§u há»‡ thá»‘ng

- **OS**: Ubuntu 20.04+ / CentOS 7+
- **Simulator**: Icarus Verilog, Verilator, hoáº·c thÆ°Æ¡ng máº¡i (VCS, Questa)
- **Python**: 3.8+ (cho SDK vÃ  compiler)

### CÃ i Ä‘áº·t

```bash
# Clone repository
git clone https://github.com/buiminhnhut114/edge-npu-design.git
cd edge-npu-design

# CÃ i Ä‘áº·t Python dependencies
pip install -r requirements.txt

# CÃ i Ä‘áº·t simulation tools
sudo apt install iverilog verilator gtkwave
```

### Cháº¡y Simulation

```bash
# Cháº¡y táº¥t cáº£ unit tests
make test

# Cháº¡y PE unit test
make sim_pe

# Cháº¡y PE array simulation
make sim_pe_array

# Cháº¡y full system simulation
make sim

# Lint RTL code
make lint

# Xem waveforms
gtkwave npu_tb.vcd

# Clean build artifacts
make clean
```

### VÃ­ dá»¥ sá»­ dá»¥ng RTL

```systemverilog
// Instantiate EdgeNPU trong SoC
npu_top #(
    .PE_ROWS     (16),
    .PE_COLS     (16),
    .DATA_WIDTH  (8),
    .AXI_DATA_W  (128),
    .AXI_ADDR_W  (40)
) u_edgenpu (
    .clk         (npu_clk),
    .rst_n       (npu_rst_n),
    // AXI4 Master interface
    .m_axi_*     (axi_master_*),
    // AXI4-Lite Slave interface  
    .s_axil_*    (axil_slave_*),
    // Interrupt
    .irq         (npu_irq)
);
```

### XÃ¢y dá»±ng Documentation

```bash
cd doc-sites
npm install
npm run dev      # Development server
npm run build    # Production build
```

---

## Benchmark hiá»‡u suáº¥t

| Model | KÃ­ch thÆ°á»›c Ä‘áº§u vÃ o | Latency | Throughput | Power |
|-------|-------------------|---------|------------|-------|
| MobileNetV1 | 224Ã—224 | 2.1 ms | 476 FPS | 320 mW |
| MobileNetV2 | 224Ã—224 | 2.8 ms | 357 FPS | 340 mW |
| MobileNetV3-Small | 224Ã—224 | 1.5 ms | 667 FPS | 280 mW |
| EfficientNet-Lite0 | 224Ã—224 | 3.2 ms | 312 FPS | 360 mW |
| ResNet-18 | 224Ã—224 | 8.5 ms | 118 FPS | 420 mW |
| YOLO-Tiny | 416Ã—416 | 12.3 ms | 81 FPS | 450 mW |
| SSD-MobileNetV2 | 300Ã—300 | 6.8 ms | 147 FPS | 380 mW |

*Benchmark Ä‘Æ°á»£c Ä‘o táº¡i táº§n sá»‘ clock 800 MHz vá»›i quantization INT8*

---

## TÃ i liá»‡u

ğŸ“š **[TÃ i liá»‡u Ä‘áº§y Ä‘á»§](https://buiminhnhut114.github.io/edge-npu-design/)**

- [Kiáº¿n trÃºc há»‡ thá»‘ng](docs/architecture/system_overview.md)
- [Register Map](docs/specification/register_map.md)
- [HÆ°á»›ng dáº«n láº­p trÃ¬nh](docs/user_guide/programming.md)
- [HÆ°á»›ng dáº«n tÃ­ch há»£p](docs/user_guide/integration.md)
- [API Reference](docs/api_reference/)

---

## CÃ´ng nghá»‡ sá»­ dá»¥ng

| Danh má»¥c | CÃ´ng nghá»‡ |
|----------|-----------|
| **Thiáº¿t káº¿ RTL** | SystemVerilog, Verilog-2005 |
| **Verification** | UVM, SystemVerilog Assertions, Formal |
| **Synthesis** | Synopsys DC, Cadence Genus |
| **Simulation** | VCS, Questa, Verilator, Icarus |
| **Software** | C/C++, Python, ONNX, TFLite |
| **Documentation** | React, TypeScript, Vite |

---

## Lá»™ trÃ¬nh phÃ¡t triá»ƒn

- [x] Triá»ƒn khai PE Array (Systolic)
- [x] CÃ¡c hÃ m activation cÆ¡ báº£n (ReLU, ReLU6, Sigmoid, Tanh, Swish, GELU)
- [x] Giao diá»‡n AXI4/AXI4-Lite
- [x] DMA engine 4-channel
- [x] Memory subsystem (Weight, Activation, Instruction buffers)
- [x] Post-processing units (Activation, Pooling, BatchNorm)
- [x] Convolution controller vÃ  Depthwise convolution
- [x] Element-wise operations (Add, Multiply, Concat, Split)
- [x] Instruction decoder vÃ  scheduler
- [x] Debug interface
- [ ] Tá»‘i Æ°u hÃ³a depthwise convolution
- [ ] Há»— trá»£ FP16/BF16 Ä‘áº§y Ä‘á»§
- [ ] Power gating
- [ ] Há»— trá»£ on-device training

---

## ÄÃ³ng gÃ³p

ChÃºng tÃ´i hoan nghÃªnh cÃ¡c Ä‘Ã³ng gÃ³p! Vui lÃ²ng Ä‘á»c [HÆ°á»›ng dáº«n Ä‘Ã³ng gÃ³p](CONTRIBUTING.md) trÆ°á»›c khi gá»­i PR.

1. Fork repository
2. Táº¡o feature branch (`git checkout -b feature/amazing-feature`)
3. Commit thay Ä‘á»•i (`git commit -m 'Add amazing feature'`)
4. Push lÃªn branch (`git push origin feature/amazing-feature`)
5. Má»Ÿ Pull Request

---

## TrÃ­ch dáº«n

Náº¿u báº¡n sá»­ dá»¥ng EdgeNPU trong nghiÃªn cá»©u, vui lÃ²ng trÃ­ch dáº«n:

```bibtex
@misc{edgenpu2026,
  title={EdgeNPU: High-Performance Neural Processing Unit for Edge AI},
  author={Bui Minh Nhut},
  year={2026},
  howpublished={\url{https://github.com/buiminhnhut114/edge-npu-design}}
}
```

---

## Giáº¥y phÃ©p

Dá»± Ã¡n nÃ y Ä‘Æ°á»£c cáº¥p phÃ©p theo MIT License - xem file [LICENSE](LICENSE) Ä‘á»ƒ biáº¿t chi tiáº¿t.

---

<div align="center">

**EdgeNPU** â€” Thiáº¿t káº¿ cho Edge, XÃ¢y dá»±ng cho Hiá»‡u suáº¥t

[â¬† Vá» Ä‘áº§u trang](#edgenpu-design)

</div>
