$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb_SIPO $end
   $var wire 32 8 SIZE_DATA_IN [31:0] $end
   $var wire 32 9 SIZE_DATA_OUT [31:0] $end
   $var wire 1 0 w_clk $end
   $var wire 1 1 w_rst_n $end
   $var wire 1 2 w_start $end
   $var wire 16 3 w_idata [15:0] $end
   $var wire 2 4 w_odata [1:0] $end
   $var wire 1 5 w_valid $end
   $var wire 1 + w_done $end
   $scope module uut $end
    $var wire 32 8 SIZE_DATA_IN [31:0] $end
    $var wire 32 9 SIZE_DATA_OUT [31:0] $end
    $var wire 1 0 i_clk $end
    $var wire 1 1 i_rst_n $end
    $var wire 1 2 i_start $end
    $var wire 16 3 i_data [15:0] $end
    $var wire 2 4 o_data [1:0] $end
    $var wire 1 5 o_valid $end
    $var wire 1 + o_done $end
    $var wire 32 : DEPTH [31:0] $end
    $var wire 32 ; SIZE_DEPTH [31:0] $end
    $var wire 2 # shift_reg[0] [1:0] $end
    $var wire 2 $ shift_reg[1] [1:0] $end
    $var wire 2 % shift_reg[2] [1:0] $end
    $var wire 2 & shift_reg[3] [1:0] $end
    $var wire 2 ' shift_reg[4] [1:0] $end
    $var wire 2 ( shift_reg[5] [1:0] $end
    $var wire 2 ) shift_reg[6] [1:0] $end
    $var wire 2 * shift_reg[7] [1:0] $end
    $var wire 3 , count [2:0] $end
    $var wire 3 6 ncount [2:0] $end
    $var wire 1 7 w_update_count $end
    $var wire 1 - w_count $end
    $var wire 1 5 w_count_next $end
    $var wire 2 . w_output [1:0] $end
    $var wire 1 / w_done $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00 #
b00 $
b00 %
b00 &
b00 '
b00 (
b00 )
b00 *
0+
b000 ,
0-
b00 .
0/
00
01
02
b0000000000000000 3
b00 4
05
b000 6
07
b00000000000000000000000000010000 8
b00000000000000000000000000000010 9
b00000000000000000000000000001000 :
b00000000000000000000000000000011 ;
#5000
11
#10000
b10 #
b10 $
b10 %
b10 &
b10 '
b10 (
b10 )
b10 *
1-
b10 .
10
12
b1010101010101010 3
b10 4
15
b001 6
17
#20000
00
#30000
b001 ,
10
b010 6
#40000
00
#50000
b010 ,
10
b011 6
#60000
00
#70000
b011 ,
10
b100 6
#80000
00
#90000
b100 ,
10
b101 6
#100000
00
#110000
b101 ,
10
b110 6
#120000
00
#130000
b110 ,
10
b111 6
#140000
00
#150000
b111 ,
1/
10
b000 6
#160000
00
#170000
1+
b000 ,
0/
10
b00 4
05
07
#180000
00
#190000
0+
0-
10
17
#200000
00
#210000
1-
10
b10 4
15
b001 6
#220000
00
#230000
b00 #
b01 $
b11 %
b00 &
b00 (
b01 )
b00 *
0-
b00 .
10
02
b0001001000110100 3
b00 4
05
b000 6
07
#240000
00
#250000
10
#260000
00
#270000
10
#280000
00
#290000
10
#300000
00
#310000
10
#320000
00
#330000
10
#340000
00
#350000
10
#360000
00
#370000
10
#380000
00
#390000
10
#400000
00
#410000
10
#420000
00
#430000
10
#440000
00
#450000
10
#455000
01
#460000
00
#470000
10
#475000
11
12
17
#480000
00
#490000
1-
10
15
b001 6
#500000
00
#510000
b001 ,
10
b010 6
#520000
00
#530000
b010 ,
b01 .
10
b01 4
b011 6
#540000
00
#550000
b011 ,
b11 .
10
b11 4
b100 6
#560000
00
#570000
b100 ,
b00 .
10
b00 4
b101 6
#580000
00
#590000
b101 ,
b10 .
10
b10 4
b110 6
#600000
00
#610000
b110 ,
b00 .
10
b00 4
b111 6
#620000
00
#630000
b111 ,
b01 .
1/
10
b01 4
b000 6
#640000
00
#650000
1+
b000 ,
b00 .
0/
10
b00 4
05
07
#660000
00
#670000
0+
0-
10
17
