$date
	Tue Sep 17 18:22:17 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! y $end
$var reg 2 " a [1:0] $end
$var reg 2 # b [1:0] $end
$scope module tm $end
$var wire 2 $ a [1:0] $end
$var wire 2 % b [1:0] $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 %
b1 $
b1 #
b1 "
1!
$end
#100
0!
b0 "
b0 $
#200
