(pcb C:\Users\amlal\softwarelabs\zeta-board\freerouting.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "8.0.2")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  183301 -16401.1  182900 -124200  182300 -124200  137911 -124190
            119273 -103273  87360.4 -103407  88106.8 -16196  183301 -16401.1)
    )
    (via "Via[0-1]_600:300_um")
    (rule
      (width 200)
      (clearance 200)
      (clearance 200 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Allwinner:QFP40P2200X2200X160-177N"
      (place GPU_1 122816.450000 -69400.000000 front 0.000000 (PN "Allwinner-A13"))
    )
    (component "LED_SMD:LED_PLCC-2_3x2mm_AK"
      (place D1 125600.000000 -20400.000000 front 0.000000 (PN LED))
    )
    (component "Package_BGA:BGA-96_9.0x13.0mm_Layout2x3x16_P0.8mm"
      (place DDR_RAM1 142800.000000 -70000.000000 front 0.000000 (PN AS4C256M16D3))
    )
    (component Resistor_SMD:R_0201_0603Metric
      (place CC2_R1 162945.000000 -93500.000000 front 0.000000 (PN R))
      (place GND_R1 172445.000000 -97200.000000 front 0.000000 (PN R))
      (place CPU_GND_VREFCA1 143300.000000 -92500.000000 front 0.000000 (PN R))
      (place CC1_R1 152400.000000 -97300.000000 front 0.000000 (PN R))
      (place CPU_GND_VREFQ1 143145.000000 -80300.000000 front 0.000000 (PN R))
    )
    (component Resistor_SMD:R_0201_0603Metric::1
      (place VSS_FL_2 162580.000000 -34725.000000 front 0.000000 (PN R))
      (place VSS_SD_VSS1 95270.000000 -68800.000000 front 0.000000 (PN R))
      (place CPU_GND_CPU1 158100.000000 -87775.000000 front 0.000000 (PN R))
      (place CPU_GND_USB1 171180.000000 -87900.000000 front 0.000000 (PN R))
      (place R_VDD_3V3 126745.000000 -54000.000000 front 0.000000 (PN R))
      (place RAM_GND_VSSQ_R1 140745.000000 -102000.000000 front 0.000000 (PN R))
      (place RAM_GND_VSS_R1 139300.000000 -87900.000000 front 0.000000 (PN R))
      (place RVSS_S_1 100220.000000 -87200.000000 front 0.000000 (PN R))
      (place RCPU_GND_VDD1 143300.000000 -95000.000000 front 0.000000 (PN R))
      (place VSS_FL_1 178630.000000 -34375.000000 front 0.000000 (PN R))
      (place RVCC_FL_2 155300.000000 -20300.000000 front 0.000000 (PN R))
      (place VBAT_R1 136795.000000 -24830.000000 front 0.000000 (PN R))
      (place VCC_FL_1 177830.000000 -20300.000000 front 0.000000 (PN R))
      (place MCU_PWR_R1 148500.000000 -55200.000000 front 0.000000 (PN R))
      (place NETLIGHT_R1 143795.000000 -27450.000000 front 0.000000 (PN R))
      (place GND_BRIDGE_R1 163945.000000 -55200.000000 front 0.000000 (PN R))
      (place VSS_SD_VDD1 105900.000000 -68800.000000 front 0.000000 (PN R))
      (place R_AUDIO1 175270.000000 -39100.000000 front 0.000000 (PN R))
    )
    (component "Allwinner:QFP40P2200X2200X160-177N::1"
      (place CPU_1 164125.000000 -69635.000000 front 0.000000 (PN "Allwinner-A13"))
    )
    (component "Connector_USB:USB_C_Receptacle_GCT_USB4135-GF-A_6P_TopMnt_Horizontal"
      (place POWER_USB_C1 163000.000000 -101500.000000 front 0.000000 (PN USB_C_Receptacle_PowerOnly_6P))
    )
    (component "RF_Antenna:NiceRF_SW868-TH13_868Mhz"
      (place ANT1 92300.000000 -22100.000000 front 180.000000 (PN Antenna))
    )
    (component "Connector_Card:microSD_HC_Molex_104031-0811"
      (place SD_SLOT_1 101200.000000 -58600.000000 front 90.000000 (PN Micro_SD_Card))
    )
    (component Connector_PinHeader_1.00mm:PinHeader_1x15_P1.00mm_Vertical
      (place J2 112000.000000 -88900.000000 front 90.000000 (PN Conn_01x15))
    )
    (component Resistor_SMD:R_0201_0603Metric::2
      (place RVCC_S_1 109300.000000 -76880.000000 front 90.000000 (PN R))
      (place CPU_GND_VDDQ1 145620.000000 -84200.000000 front 0.000000 (PN R))
    )
    (component Connector_Audio:Jack_3.5mm_PJ320D_Horizontal
      (place J1 175630.000000 -47900.000000 front 0.000000 (PN AudioJack2))
    )
    (component "Package_LGA:LGA-8_8x6mm_P1.27mm"
      (place FLASH_MEM_MASS1 169650.000000 -28125.000000 front 0.000000 (PN XTSD08G))
      (place FLASH_MEM_OS1 155225.000000 -28115.000000 front 0.000000 (PN XTSD08G))
    )
    (component RF_GSM:SIMCom_SIM800C
      (place SIM_CHIP1 133150.000000 -39750.000000 front 0.000000 (PN SIM7020C))
    )
    (component "Package_QFP:LQFP-64_10x10mm_P0.5mm"
      (place BRIDGE_CHIP1 150925.000000 -44405.000000 front 0.000000 (PN "ATSAME70J19A-AN"))
    )
    (component Connector_JAE:JAE_SIM_Card_SF72S006
      (place SIM_SLOT_1 101415.000000 -78980.000000 front -90.000000 (PN JAE_SIM_Card_SF72S006))
    )
  )
  (library
    (image "Allwinner:QFP40P2200X2200X160-177N"
      (outline (path signal 300  -12117.9 8545.36  -12135.1 8475.65  -12182.7 8421.91  -12249.8 8396.45
            -12321.1 8405.11  -12380.2 8445.89  -12413.5 8509.46  -12413.5 8581.26
            -12380.2 8644.83  -12321.1 8685.61  -12249.8 8694.27  -12182.7 8668.81
            -12135.1 8615.07  -12117.9 8545.36))
      (outline (path signal 127  10000 -10000  -10000 -10000))
      (outline (path signal 127  10000 10000  -10000 10000))
      (outline (path signal 127  10000 -10000  10000 10000))
      (outline (path signal 127  -10000 -10000  -10000 10000))
      (outline (path signal 127  10000 -10000  9070 -10000))
      (outline (path signal 127  10000 10000  9070 10000))
      (outline (path signal 127  -10000 -10000  -9070 -10000))
      (outline (path signal 127  -10000 10000  -9070 10000))
      (outline (path signal 127  10000 -10000  10000 -9070))
      (outline (path signal 127  10000 10000  10000 9070))
      (outline (path signal 127  -10000 -10000  -10000 -9070))
      (outline (path signal 127  -10000 10000  -10000 9070))
      (outline (path signal 50  -11710 -11710  11710 -11710))
      (outline (path signal 50  -11710 11710  11710 11710))
      (outline (path signal 50  -11710 -11710  -11710 11710))
      (outline (path signal 50  11710 -11710  11710 11710))
      (outline (path signal 300  -8617.94 8545.36  -8635.12 8475.65  -8682.73 8421.91  -8749.86 8396.45
            -8821.13 8405.11  -8880.22 8445.89  -8913.58 8509.46  -8913.58 8581.26
            -8880.22 8644.83  -8821.13 8685.61  -8749.86 8694.27  -8682.73 8668.81
            -8635.12 8615.07  -8617.94 8545.36))
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 45 -8600 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 46 -8200 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 47 -7800 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 48 -7400 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 49 -7000 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 50 -6600 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 51 -6200 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 52 -5800 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 53 -5400 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 54 -5000 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 55 -4600 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 56 -4200 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 57 -3800 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 58 -3400 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 59 -3000 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 60 -2600 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 61 -2200 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 62 -1800 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 63 -1400 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 64 -1000 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 65 -600 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 66 -200 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 67 200 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 68 600 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 69 1000 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 70 1400 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 71 1800 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 72 2200 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 73 2600 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 74 3000 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 75 3400 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 76 3800 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 77 4200 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 78 4600 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 79 5000 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 80 5400 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 81 5800 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 82 6200 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 83 6600 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 84 7000 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 85 7400 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 86 7800 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 87 8200 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 88 8600 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 133 8600 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 134 8200 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 135 7800 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 136 7400 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 137 7000 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 138 6600 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 139 6200 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 140 5800 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 141 5400 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 142 5000 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 143 4600 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 144 4200 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 145 3800 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 146 3400 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 147 3000 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 148 2600 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 149 2200 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 150 1800 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 151 1400 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 152 1000 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 153 600 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 154 200 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 155 -200 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 156 -600 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 157 -1000 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 158 -1400 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 159 -1800 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 160 -2200 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 161 -2600 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 162 -3000 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 163 -3400 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 164 -3800 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 165 -4200 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 166 -4600 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 167 -5000 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 168 -5400 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 169 -5800 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 170 -6200 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 171 -6600 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 172 -7000 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 173 -7400 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 174 -7800 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 175 -8200 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 176 -8600 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 1 -10680 8600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 2 -10680 8200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 3 -10680 7800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 4 -10680 7400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 5 -10680 7000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 6 -10680 6600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 7 -10680 6200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 8 -10680 5800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 9 -10680 5400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 10 -10680 5000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 11 -10680 4600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 12 -10680 4200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 13 -10680 3800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 14 -10680 3400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 15 -10680 3000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 16 -10680 2600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 17 -10680 2200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 18 -10680 1800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 19 -10680 1400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 20 -10680 1000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 21 -10680 600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 22 -10680 200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 23 -10680 -200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 24 -10680 -600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 25 -10680 -1000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 26 -10680 -1400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 27 -10680 -1800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 28 -10680 -2200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 29 -10680 -2600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 30 -10680 -3000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 31 -10680 -3400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 32 -10680 -3800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 33 -10680 -4200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 34 -10680 -4600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 35 -10680 -5000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 36 -10680 -5400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 37 -10680 -5800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 38 -10680 -6200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 39 -10680 -6600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 40 -10680 -7000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 41 -10680 -7400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 42 -10680 -7800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 43 -10680 -8200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 44 -10680 -8600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 89 10680 -8600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 90 10680 -8200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 91 10680 -7800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 92 10680 -7400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 93 10680 -7000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 94 10680 -6600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 95 10680 -6200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 96 10680 -5800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 97 10680 -5400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 98 10680 -5000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 99 10680 -4600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 100 10680 -4200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 101 10680 -3800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 102 10680 -3400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 103 10680 -3000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 104 10680 -2600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 105 10680 -2200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 106 10680 -1800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 107 10680 -1400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 108 10680 -1000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 109 10680 -600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 110 10680 -200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 111 10680 200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 112 10680 600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 113 10680 1000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 114 10680 1400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 115 10680 1800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 116 10680 2200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 117 10680 2600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 118 10680 3000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 119 10680 3400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 120 10680 3800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 121 10680 4200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 122 10680 4600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 123 10680 5000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 124 10680 5400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 125 10680 5800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 126 10680 6200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 127 10680 6600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 128 10680 7000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 129 10680 7400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 130 10680 7800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 131 10680 8200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 132 10680 8600)
      (pin Rect[T]Pad_6000x6000_um 177 0 0)
    )
    (image "LED_SMD:LED_PLCC-2_3x2mm_AK"
      (outline (path signal 120  -2500 1400  -2500 -1400))
      (outline (path signal 120  -2500 -1400  2200 -1400))
      (outline (path signal 120  350 1100  -350 1100))
      (outline (path signal 120  350 -1100  -350 -1100))
      (outline (path signal 120  2200 1400  -2500 1400))
      (outline (path signal 50  -2450 1350  2450 1350))
      (outline (path signal 50  -2450 -1350  -2450 1350))
      (outline (path signal 50  2450 1350  2450 -1350))
      (outline (path signal 50  2450 -1350  -2450 -1350))
      (outline (path signal 100  -1500 1000  -1500 -1000))
      (outline (path signal 100  -1500 400  -900 1000))
      (outline (path signal 100  -1500 -1000  1500 -1000))
      (outline (path signal 100  -550 700  550 700))
      (outline (path signal 100  -550 -700  550 -700))
      (outline (path signal 100  1500 1000  -1500 1000))
      (outline (path signal 100  1500 -1000  1500 1000))
      (outline (path signal 0  -514.645 735.355  -500 700  -514.645 664.645  -550 650  -694.639 633.703
            -832.024 585.63  -955.268 508.19  -1058.19 405.268  -1135.63 282.024
            -1183.7 144.639  -1200 0  -1183.7 -144.639  -1135.63 -282.024
            -1058.19 -405.268  -955.268 -508.19  -832.024 -585.63  -694.639 -633.703
            -550 -650  -514.645 -664.645  -500 -700  -514.645 -735.355  -550 -750
            -705.934 -733.611  -855.052 -685.159  -990.839 -606.763  -1107.36 -501.848
            -1199.52 -375  -1263.29 -231.763  -1295.89 -78.396  -1295.89 78.396
            -1263.29 231.763  -1199.52 375  -1107.36 501.848  -990.839 606.763
            -855.052 685.159  -705.934 733.611  -550 750))
      (outline (path signal 0  705.934 733.611  855.052 685.159  990.839 606.763  1107.36 501.848
            1199.52 375  1263.29 231.763  1295.89 78.396  1295.89 -78.396
            1263.29 -231.763  1199.52 -375  1107.36 -501.848  990.839 -606.763
            855.052 -685.159  705.934 -733.611  550 -750  514.645 -735.355
            500 -700  514.645 -664.645  550 -650  694.639 -633.703  832.024 -585.63
            955.268 -508.19  1058.19 -405.268  1135.63 -282.024  1183.7 -144.639
            1200 0  1183.7 144.639  1135.63 282.024  1058.19 405.268  955.268 508.19
            832.024 585.63  694.639 633.703  550 650  514.645 664.645  500 700
            514.645 735.355  550 750))
      (pin Rect[T]Pad_1550x2200_um 1 1425 0)
      (pin Rect[T]Pad_1550x2200_um 2 -1425 0)
    )
    (image "Package_BGA:BGA-96_9.0x13.0mm_Layout2x3x16_P0.8mm"
      (outline (path signal 100  4500 -6500  4500 6500))
      (outline (path signal 100  4500 6500  -4000 6500))
      (outline (path signal 100  -4000 6500  -4500 6000))
      (outline (path signal 100  -4500 -6500  4500 -6500))
      (outline (path signal 100  -4500 6000  -4500 -6500))
      (outline (path signal 50  5500 -7500  5500 7500))
      (outline (path signal 50  5500 -7500  -5500 -7500))
      (outline (path signal 50  -5500 7500  5500 7500))
      (outline (path signal 50  -5500 7500  -5500 -7500))
      (outline (path signal 120  4600 -6600  4600 6600))
      (outline (path signal 120  4600 6600  -4280 6600))
      (outline (path signal 120  -4600 -6600  4600 -6600))
      (outline (path signal 120  -4600 6280  -4600 -6600))
      (pin Round[T]Pad_400_um T9 3200 -6000)
      (pin Round[T]Pad_400_um T8 2400 -6000)
      (pin Round[T]Pad_400_um T7 1600 -6000)
      (pin Round[T]Pad_400_um T3 -1600 -6000)
      (pin Round[T]Pad_400_um T2 -2400 -6000)
      (pin Round[T]Pad_400_um T1 -3200 -6000)
      (pin Round[T]Pad_400_um R9 3200 -5200)
      (pin Round[T]Pad_400_um R8 2400 -5200)
      (pin Round[T]Pad_400_um R7 1600 -5200)
      (pin Round[T]Pad_400_um R3 -1600 -5200)
      (pin Round[T]Pad_400_um R2 -2400 -5200)
      (pin Round[T]Pad_400_um R1 -3200 -5200)
      (pin Round[T]Pad_400_um P9 3200 -4400)
      (pin Round[T]Pad_400_um P8 2400 -4400)
      (pin Round[T]Pad_400_um P7 1600 -4400)
      (pin Round[T]Pad_400_um P3 -1600 -4400)
      (pin Round[T]Pad_400_um P2 -2400 -4400)
      (pin Round[T]Pad_400_um P1 -3200 -4400)
      (pin Round[T]Pad_400_um N9 3200 -3600)
      (pin Round[T]Pad_400_um N8 2400 -3600)
      (pin Round[T]Pad_400_um N7 1600 -3600)
      (pin Round[T]Pad_400_um N3 -1600 -3600)
      (pin Round[T]Pad_400_um N2 -2400 -3600)
      (pin Round[T]Pad_400_um N1 -3200 -3600)
      (pin Round[T]Pad_400_um M9 3200 -2800)
      (pin Round[T]Pad_400_um M8 2400 -2800)
      (pin Round[T]Pad_400_um M7 1600 -2800)
      (pin Round[T]Pad_400_um M3 -1600 -2800)
      (pin Round[T]Pad_400_um M2 -2400 -2800)
      (pin Round[T]Pad_400_um M1 -3200 -2800)
      (pin Round[T]Pad_400_um L9 3200 -2000)
      (pin Round[T]Pad_400_um L8 2400 -2000)
      (pin Round[T]Pad_400_um L7 1600 -2000)
      (pin Round[T]Pad_400_um L3 -1600 -2000)
      (pin Round[T]Pad_400_um L2 -2400 -2000)
      (pin Round[T]Pad_400_um L1 -3200 -2000)
      (pin Round[T]Pad_400_um K9 3200 -1200)
      (pin Round[T]Pad_400_um K8 2400 -1200)
      (pin Round[T]Pad_400_um K7 1600 -1200)
      (pin Round[T]Pad_400_um K3 -1600 -1200)
      (pin Round[T]Pad_400_um K2 -2400 -1200)
      (pin Round[T]Pad_400_um K1 -3200 -1200)
      (pin Round[T]Pad_400_um J9 3200 -400)
      (pin Round[T]Pad_400_um J8 2400 -400)
      (pin Round[T]Pad_400_um J7 1600 -400)
      (pin Round[T]Pad_400_um J3 -1600 -400)
      (pin Round[T]Pad_400_um J2 -2400 -400)
      (pin Round[T]Pad_400_um J1 -3200 -400)
      (pin Round[T]Pad_400_um H9 3200 400)
      (pin Round[T]Pad_400_um H8 2400 400)
      (pin Round[T]Pad_400_um H7 1600 400)
      (pin Round[T]Pad_400_um H3 -1600 400)
      (pin Round[T]Pad_400_um H2 -2400 400)
      (pin Round[T]Pad_400_um H1 -3200 400)
      (pin Round[T]Pad_400_um G9 3200 1200)
      (pin Round[T]Pad_400_um G8 2400 1200)
      (pin Round[T]Pad_400_um G7 1600 1200)
      (pin Round[T]Pad_400_um G3 -1600 1200)
      (pin Round[T]Pad_400_um G2 -2400 1200)
      (pin Round[T]Pad_400_um G1 -3200 1200)
      (pin Round[T]Pad_400_um F9 3200 2000)
      (pin Round[T]Pad_400_um F8 2400 2000)
      (pin Round[T]Pad_400_um F7 1600 2000)
      (pin Round[T]Pad_400_um F3 -1600 2000)
      (pin Round[T]Pad_400_um F2 -2400 2000)
      (pin Round[T]Pad_400_um F1 -3200 2000)
      (pin Round[T]Pad_400_um E9 3200 2800)
      (pin Round[T]Pad_400_um E8 2400 2800)
      (pin Round[T]Pad_400_um E7 1600 2800)
      (pin Round[T]Pad_400_um E3 -1600 2800)
      (pin Round[T]Pad_400_um E2 -2400 2800)
      (pin Round[T]Pad_400_um E1 -3200 2800)
      (pin Round[T]Pad_400_um D9 3200 3600)
      (pin Round[T]Pad_400_um D8 2400 3600)
      (pin Round[T]Pad_400_um D7 1600 3600)
      (pin Round[T]Pad_400_um D3 -1600 3600)
      (pin Round[T]Pad_400_um D2 -2400 3600)
      (pin Round[T]Pad_400_um D1 -3200 3600)
      (pin Round[T]Pad_400_um C9 3200 4400)
      (pin Round[T]Pad_400_um C8 2400 4400)
      (pin Round[T]Pad_400_um C7 1600 4400)
      (pin Round[T]Pad_400_um C3 -1600 4400)
      (pin Round[T]Pad_400_um C2 -2400 4400)
      (pin Round[T]Pad_400_um C1 -3200 4400)
      (pin Round[T]Pad_400_um B9 3200 5200)
      (pin Round[T]Pad_400_um B8 2400 5200)
      (pin Round[T]Pad_400_um B7 1600 5200)
      (pin Round[T]Pad_400_um B3 -1600 5200)
      (pin Round[T]Pad_400_um B2 -2400 5200)
      (pin Round[T]Pad_400_um B1 -3200 5200)
      (pin Round[T]Pad_400_um A9 3200 6000)
      (pin Round[T]Pad_400_um A8 2400 6000)
      (pin Round[T]Pad_400_um A7 1600 6000)
      (pin Round[T]Pad_400_um A3 -1600 6000)
      (pin Round[T]Pad_400_um A2 -2400 6000)
      (pin Round[T]Pad_400_um A1 -3200 6000)
    )
    (image Resistor_SMD:R_0201_0603Metric
      (outline (path signal 100  300 -150  -300 -150))
      (outline (path signal 100  300 150  300 -150))
      (outline (path signal 100  -300 -150  -300 150))
      (outline (path signal 100  -300 150  300 150))
      (outline (path signal 50  700 -350  -700 -350))
      (outline (path signal 50  700 350  700 -350))
      (outline (path signal 50  -700 -350  -700 350))
      (outline (path signal 50  -700 350  700 350))
      (pin RoundRect[T]Pad_460x400_100.381_um_0.000000_0 2 320 0)
      (pin RoundRect[T]Pad_460x400_100.381_um_0.000000_0 1 -320 0)
    )
    (image Resistor_SMD:R_0201_0603Metric::1
      (outline (path signal 50  -700 350  700 350))
      (outline (path signal 50  -700 -350  -700 350))
      (outline (path signal 50  700 350  700 -350))
      (outline (path signal 50  700 -350  -700 -350))
      (outline (path signal 100  -300 150  300 150))
      (outline (path signal 100  -300 -150  -300 150))
      (outline (path signal 100  300 150  300 -150))
      (outline (path signal 100  300 -150  -300 -150))
      (pin RoundRect[T]Pad_460x400_100.381_um_0.000000_0 1 -320 0)
      (pin RoundRect[T]Pad_460x400_100.381_um_0.000000_0 2 320 0)
    )
    (image "Allwinner:QFP40P2200X2200X160-177N::1"
      (outline (path signal 127  -10000 10000  -10000 9070))
      (outline (path signal 127  -10000 10000  -9070 10000))
      (outline (path signal 127  -10000 -10000  -10000 -9070))
      (outline (path signal 127  -10000 -10000  -9070 -10000))
      (outline (path signal 127  10000 10000  9070 10000))
      (outline (path signal 127  10000 10000  10000 9070))
      (outline (path signal 127  10000 -10000  9070 -10000))
      (outline (path signal 127  10000 -10000  10000 -9070))
      (outline (path signal 300  -12117.9 8545.36  -12135.1 8475.65  -12182.7 8421.91  -12249.8 8396.45
            -12321.1 8405.11  -12380.2 8445.89  -12413.5 8509.46  -12413.5 8581.26
            -12380.2 8644.83  -12321.1 8685.61  -12249.8 8694.27  -12182.7 8668.81
            -12135.1 8615.07  -12117.9 8545.36))
      (outline (path signal 50  -11710 11710  11710 11710))
      (outline (path signal 50  -11710 -11710  -11710 11710))
      (outline (path signal 50  -11710 -11710  11710 -11710))
      (outline (path signal 50  11710 -11710  11710 11710))
      (outline (path signal 127  -10000 -10000  -10000 10000))
      (outline (path signal 127  10000 10000  -10000 10000))
      (outline (path signal 127  10000 -10000  -10000 -10000))
      (outline (path signal 127  10000 -10000  10000 10000))
      (outline (path signal 300  -8617.94 8545.36  -8635.12 8475.65  -8682.73 8421.91  -8749.86 8396.45
            -8821.13 8405.11  -8880.22 8445.89  -8913.58 8509.46  -8913.58 8581.26
            -8880.22 8644.83  -8821.13 8685.61  -8749.86 8694.27  -8682.73 8668.81
            -8635.12 8615.07  -8617.94 8545.36))
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 1 -10680 8600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 2 -10680 8200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 3 -10680 7800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 4 -10680 7400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 5 -10680 7000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 6 -10680 6600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 7 -10680 6200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 8 -10680 5800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 9 -10680 5400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 10 -10680 5000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 11 -10680 4600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 12 -10680 4200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 13 -10680 3800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 14 -10680 3400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 15 -10680 3000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 16 -10680 2600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 17 -10680 2200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 18 -10680 1800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 19 -10680 1400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 20 -10680 1000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 21 -10680 600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 22 -10680 200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 23 -10680 -200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 24 -10680 -600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 25 -10680 -1000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 26 -10680 -1400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 27 -10680 -1800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 28 -10680 -2200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 29 -10680 -2600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 30 -10680 -3000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 31 -10680 -3400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 32 -10680 -3800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 33 -10680 -4200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 34 -10680 -4600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 35 -10680 -5000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 36 -10680 -5400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 37 -10680 -5800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 38 -10680 -6200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 39 -10680 -6600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 40 -10680 -7000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 41 -10680 -7400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 42 -10680 -7800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 43 -10680 -8200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 44 -10680 -8600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 45 -8600 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 46 -8200 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 47 -7800 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 48 -7400 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 49 -7000 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 50 -6600 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 51 -6200 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 52 -5800 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 53 -5400 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 54 -5000 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 55 -4600 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 56 -4200 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 57 -3800 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 58 -3400 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 59 -3000 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 60 -2600 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 61 -2200 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 62 -1800 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 63 -1400 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 64 -1000 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 65 -600 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 66 -200 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 67 200 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 68 600 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 69 1000 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 70 1400 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 71 1800 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 72 2200 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 73 2600 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 74 3000 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 75 3400 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 76 3800 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 77 4200 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 78 4600 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 79 5000 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 80 5400 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 81 5800 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 82 6200 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 83 6600 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 84 7000 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 85 7400 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 86 7800 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 87 8200 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 88 8600 -10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 89 10680 -8600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 90 10680 -8200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 91 10680 -7800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 92 10680 -7400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 93 10680 -7000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 94 10680 -6600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 95 10680 -6200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 96 10680 -5800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 97 10680 -5400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 98 10680 -5000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 99 10680 -4600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 100 10680 -4200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 101 10680 -3800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 102 10680 -3400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 103 10680 -3000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 104 10680 -2600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 105 10680 -2200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 106 10680 -1800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 107 10680 -1400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 108 10680 -1000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 109 10680 -600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 110 10680 -200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 111 10680 200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 112 10680 600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 113 10680 1000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 114 10680 1400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 115 10680 1800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 116 10680 2200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 117 10680 2600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 118 10680 3000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 119 10680 3400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 120 10680 3800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 121 10680 4200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 122 10680 4600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 123 10680 5000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 124 10680 5400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 125 10680 5800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 126 10680 6200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 127 10680 6600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 128 10680 7000)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 129 10680 7400)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 130 10680 7800)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 131 10680 8200)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 132 10680 8600)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 133 8600 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 134 8200 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 135 7800 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 136 7400 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 137 7000 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 138 6600 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 139 6200 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 140 5800 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 141 5400 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 142 5000 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 143 4600 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 144 4200 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 145 3800 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 146 3400 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 147 3000 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 148 2600 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 149 2200 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 150 1800 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 151 1400 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 152 1000 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 153 600 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 154 200 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 155 -200 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 156 -600 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 157 -1000 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 158 -1400 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 159 -1800 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 160 -2200 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 161 -2600 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 162 -3000 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 163 -3400 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 164 -3800 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 165 -4200 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 166 -4600 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 167 -5000 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 168 -5400 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 169 -5800 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 170 -6200 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 171 -6600 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 172 -7000 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 173 -7400 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 174 -7800 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 175 -8200 10680)
      (pin RoundRect[T]Pad_1560x240_30.114_um_0.000000_0 (rotate 90) 176 -8600 10680)
      (pin Rect[T]Pad_6000x6000_um 177 0 0)
    )
    (image "Connector_USB:USB_C_Receptacle_GCT_USB4135-GF-A_6P_TopMnt_Horizontal"
      (outline (path signal 100  -4470 3452.5  4470 3452.5  4470 -3452.5  -4470 -3452.5))
      (outline (path signal 50  6550 -1900  5000 -1900))
      (outline (path signal 50  6550 650  6550 -1900))
      (outline (path signal 50  6550 650  5000 650))
      (outline (path signal 50  6550 4200  6550 1800))
      (outline (path signal 50  6550 4200  -6550 4200))
      (outline (path signal 50  5000 -1900  5000 -4000))
      (outline (path signal 50  5000 1800  6550 1800))
      (outline (path signal 50  5000 1800  5000 650))
      (outline (path signal 50  -5000 -4000  5000 -4000))
      (outline (path signal 50  -5000 -1900  -5000 -4000))
      (outline (path signal 50  -5000 -1900  -6550 -1900))
      (outline (path signal 50  -5000 650  -6550 650))
      (outline (path signal 50  -5000 1800  -5000 650))
      (outline (path signal 50  -6550 650  -6550 -1900))
      (outline (path signal 50  -6550 1800  -5000 1800))
      (outline (path signal 50  -6550 4200  -6550 1800))
      (outline (path signal 100  -4750 -3452.5  4750 -3452.5))
      (outline (path signal 120  4600 2040  4600 410))
      (outline (path signal 120  -4600 2040  -4600 410))
      (pin RoundRect[T]Pad_1800x1500_250.951_um_0.000000_0 S1 5125 -602.5)
      (pin RoundRect[T]Pad_1800x1350_250.951_um_0.000000_0 S1@1 5125 2977.5)
      (pin RoundRect[T]Pad_1800x1500_250.951_um_0.000000_0 S1@2 -5125 -602.5)
      (pin RoundRect[T]Pad_1800x1350_250.951_um_0.000000_0 S1@3 -5125 2977.5)
      (pin RoundRect[T]Pad_800x1200_200.761_um_0.000000_0 B12 -2750 3032.5)
      (pin RoundRect[T]Pad_760x1200_190.723_um_0.000000_0 B9 -1520 3032.5)
      (pin RoundRect[T]Pad_700x1200_175.666_um_0.000000_0 (rotate 180) B5 500 3032.5)
      (pin RoundRect[T]Pad_800x1200_200.761_um_0.000000_0 (rotate 180) A12 2750 3032.5)
      (pin RoundRect[T]Pad_760x1200_190.723_um_0.000000_0 (rotate 180) A9 1520 3032.5)
      (pin RoundRect[T]Pad_700x1200_175.666_um_0.000000_0 A5 -500 3032.5)
    )
    (image "RF_Antenna:NiceRF_SW868-TH13_868Mhz"
      (outline (path signal 120  750 -1010  -1010 -1010))
      (outline (path signal 120  -1010 -1010  -1010 1010))
      (outline (path signal 120  -1010 1010  750 1010))
      (outline (path signal 50  20250 -3000  20250 3000))
      (outline (path signal 50  20250 3000  4750 3000))
      (outline (path signal 50  4750 -3000  20250 -3000))
      (outline (path signal 50  4750 -650  4750 -3000))
      (outline (path signal 50  4750 3000  4750 650))
      (outline (path signal 50  1000 -1000  -1000 -1000))
      (outline (path signal 50  1000 -650  4750 -650))
      (outline (path signal 50  1000 -650  1000 -1000))
      (outline (path signal 50  1000 650  4750 650))
      (outline (path signal 50  1000 1000  1000 650))
      (outline (path signal 50  -1000 -1000  -1000 1000))
      (outline (path signal 50  -1000 1000  1000 1000))
      (outline (path signal 100  20000 2750  5000 2750  5000 -2750  20000 -2750))
      (outline (path signal 100  -400 400  5000 400  5000 -400  -400 -400))
      (pin RoundRect[A]Pad_1500x1500_246.999_um_0.000000_0 (rotate 270) 1 0 0)
    )
    (image "Connector_Card:microSD_HC_Molex_104031-0811"
      (outline (path signal 120  -4590 5820  -3730 5820))
      (outline (path signal 120  -6070 4450  -6070 0))
      (outline (path signal 120  -6070 -1400  -6070 -3700))
      (outline (path signal 120  -6070 -5100  -6070 -5820))
      (outline (path signal 120  6110 -5820  6110 4000))
      (outline (path signal 120  4880 -5820  6110 -5820))
      (outline (path signal 120  -1090 -5820  2580 -5820))
      (outline (path signal 120  -6070 -5820  -3390 -5820))
      (outline (path signal 50  6840 6500  6840 -6550))
      (outline (path signal 50  -6840 6500  6840 6500))
      (outline (path signal 50  6840 -6550  -6840 -6550))
      (outline (path signal 50  -6840 -6550  -6840 6500))
      (outline (path signal 100  -4905 9700  5095 9700))
      (outline (path signal 100  -5405 9200  -5405 5700))
      (outline (path signal 100  5995 5700  5210 5700))
      (outline (path signal 100  5595 5700  5595 9200))
      (outline (path signal 100  -5955 5700  -4260 5700))
      (outline (path signal 100  -5955 5700  -5955 -5700))
      (outline (path signal 100  4900 5400  4900 4800))
      (outline (path signal 100  -3760 4800  -3760 5200))
      (outline (path signal 100  4400 4300  -3260 4300))
      (outline (path signal 100  5995 -5700  5995 5700))
      (outline (path signal 100  5995 -5700  -5955 -5700))
      (outline (path signal 0  5630.35 9164.65  5595 9150  5559.65 9164.65  5545 9200  5529.67 9316.47
            5484.71 9425  5413.2 9518.2  5320 9589.71  5211.47 9634.67  5095 9650
            5059.65 9664.65  5045 9700  5059.65 9735.35  5095 9750  5217.39 9736.21
            5333.64 9695.53  5437.92 9630.01  5525.01 9542.92  5590.53 9438.64
            5631.21 9322.39  5645 9200))
      (outline (path signal 0  -4869.65 9664.65  -4905 9650  -5021.47 9634.67  -5130 9589.71
            -5223.2 9518.2  -5294.71 9425  -5339.67 9316.47  -5355 9200
            -5369.65 9164.65  -5405 9150  -5440.35 9164.65  -5455 9200  -5441.21 9322.39
            -5400.53 9438.64  -5335.01 9542.92  -5247.92 9630.01  -5143.64 9695.53
            -5027.39 9736.21  -4905 9750  -4869.65 9735.35  -4855 9700))
      (outline (path signal 0  -3724.64 5164.65  -3760 5150  -3795.36 5164.65  -3810 5200
            -3825.33 5316.47  -3870.29 5425  -3941.8 5518.2  -4035 5589.71
            -4143.53 5634.67  -4260 5650  -4295.35 5664.65  -4310 5700  -4295.35 5735.35
            -4260 5750  -4137.61 5736.21  -4021.36 5695.53  -3917.08 5630.01
            -3829.99 5542.92  -3764.47 5438.64  -3723.79 5322.39  -3710 5200))
      (outline (path signal 0  5235.35 5664.65  5200 5650  5122.75 5637.76  5053.05 5602.25
            4997.75 5546.95  4962.24 5477.25  4950 5400  4935.35 5364.65
            4900 5350  4864.65 5364.65  4850 5400  4861.93 5490.59  4896.89 5575
            4952.51 5647.49  5025 5703.11  5109.41 5738.07  5200 5750  5235.35 5735.35
            5250 5700))
      (outline (path signal 0  4936.21 4677.61  4895.53 4561.36  4830.01 4457.08  4742.92 4369.99
            4638.64 4304.47  4522.39 4263.79  4400 4250  4364.65 4264.65
            4350 4300  4364.65 4335.35  4400 4350  4516.47 4365.33  4625 4410.29
            4718.2 4481.8  4789.71 4575  4834.67 4683.53  4850 4800  4864.65 4835.35
            4900 4850  4935.35 4835.35  4950 4800))
      (outline (path signal 0  -3224.64 4264.65  -3260 4250  -3382.39 4263.79  -3498.64 4304.47
            -3602.92 4369.99  -3690.01 4457.08  -3755.53 4561.36  -3796.21 4677.61
            -3810 4800  -3795.36 4835.35  -3760 4850  -3724.64 4835.35  -3710 4800
            -3694.67 4683.53  -3649.71 4575  -3578.2 4481.8  -3485 4410.29
            -3376.47 4365.33  -3260 4350  -3224.64 4335.35  -3210 4300))
      (pin Rect[T]Pad_850x1100_um 1 -3105 5450)
      (pin Rect[T]Pad_850x1100_um 2 -2005 5450)
      (pin Rect[T]Pad_850x1100_um 3 -905 5450)
      (pin Rect[T]Pad_850x1100_um 4 195 5450)
      (pin Rect[T]Pad_850x1100_um 5 1295 5450)
      (pin Rect[T]Pad_850x1100_um 6 2395 5450)
      (pin Rect[T]Pad_850x1100_um 7 3495 5450)
      (pin Rect[T]Pad_750x1100_um 8 4545 5450)
      (pin Rect[T]Pad_1200x1000_um 9 -5740 -700)
      (pin Rect[T]Pad_1200x1000_um 10 -5740 -4400)
      (pin Rect[T]Pad_1550x1350_um 11 -5565 5325)
      (pin Rect[T]Pad_1900x1350_um 11@1 -2240 -5375)
      (pin Rect[T]Pad_1900x1350_um 11@2 3730 -5375)
      (pin Rect[T]Pad_1170x1800_um 11@3 5755 5100)
    )
    (image Connector_PinHeader_1.00mm:PinHeader_1x15_P1.00mm_Vertical
      (outline (path signal 120  -695 685  0 685))
      (outline (path signal 120  -695 0  -695 685))
      (outline (path signal 120  695 -685  695 -14560))
      (outline (path signal 120  608.276 -685  695 -685))
      (outline (path signal 120  -695 -685  -608.276 -685))
      (outline (path signal 120  -695 -685  -695 -14560))
      (outline (path signal 120  394.493 -14560  695 -14560))
      (outline (path signal 120  -695 -14560  -394.493 -14560))
      (outline (path signal 50  1150 1000  -1150 1000))
      (outline (path signal 50  -1150 1000  -1150 -15000))
      (outline (path signal 50  1150 -15000  1150 1000))
      (outline (path signal 50  -1150 -15000  1150 -15000))
      (outline (path signal 100  635 500  635 -14500))
      (outline (path signal 100  -317.5 500  635 500))
      (outline (path signal 100  -635 182.5  -317.5 500))
      (outline (path signal 100  635 -14500  -635 -14500))
      (outline (path signal 100  -635 -14500  -635 182.5))
      (pin Rect[A]Pad_850x850_um 1 0 0)
      (pin Oval[A]Pad_850x850_um 2 0 -1000)
      (pin Oval[A]Pad_850x850_um 3 0 -2000)
      (pin Oval[A]Pad_850x850_um 4 0 -3000)
      (pin Oval[A]Pad_850x850_um 5 0 -4000)
      (pin Oval[A]Pad_850x850_um 6 0 -5000)
      (pin Oval[A]Pad_850x850_um 7 0 -6000)
      (pin Oval[A]Pad_850x850_um 8 0 -7000)
      (pin Oval[A]Pad_850x850_um 9 0 -8000)
      (pin Oval[A]Pad_850x850_um 10 0 -9000)
      (pin Oval[A]Pad_850x850_um 11 0 -10000)
      (pin Oval[A]Pad_850x850_um 12 0 -11000)
      (pin Oval[A]Pad_850x850_um 13 0 -12000)
      (pin Oval[A]Pad_850x850_um 14 0 -13000)
      (pin Oval[A]Pad_850x850_um 15 0 -14000)
    )
    (image Resistor_SMD:R_0201_0603Metric::2
      (outline (path signal 50  700 350  700 -350))
      (outline (path signal 50  -700 350  700 350))
      (outline (path signal 50  700 -350  -700 -350))
      (outline (path signal 50  -700 -350  -700 350))
      (outline (path signal 100  300 150  300 -150))
      (outline (path signal 100  -300 150  300 150))
      (outline (path signal 100  300 -150  -300 -150))
      (outline (path signal 100  -300 -150  -300 150))
      (pin RoundRect[T]Pad_460x400_100.381_um_0.000000_0 1 -320 0)
      (pin RoundRect[T]Pad_460x400_100.381_um_0.000000_0 2 320 0)
    )
    (image Connector_Audio:Jack_3.5mm_PJ320D_Horizontal
      (outline (path signal 120  -8375 2500  -8375 -2500))
      (outline (path signal 120  -6375 3100  -6375 2500))
      (outline (path signal 120  -6375 3100  -4000 3100))
      (outline (path signal 120  -6375 2500  -8375 2500))
      (outline (path signal 120  -6375 -2500  -8375 -2500))
      (outline (path signal 120  -6375 -2500  -6375 -3100))
      (outline (path signal 120  -2350 3100  -1000 3100))
      (outline (path signal 120  650 3100  3050 3100))
      (outline (path signal 120  3050 3100  3050 4500))
      (outline (path signal 120  4150 -3100  -6375 -3100))
      (outline (path signal 120  4600 3100  4600 4500))
      (outline (path signal 120  4600 3100  5725 3100))
      (outline (path signal 120  5725 -3100  5725 3100))
      (outline (path signal 50  -8730 5000  6070 5000))
      (outline (path signal 50  -8730 -5000  -8730 5000))
      (outline (path signal 50  -8730 -5000  6070 -5000))
      (outline (path signal 50  6070 -5000  6070 5000))
      (outline (path signal 100  -8225 2300  -6225 2300))
      (outline (path signal 100  -8225 -2300  -8225 2300))
      (outline (path signal 100  -6225 2900  5575 2900))
      (outline (path signal 100  -6225 2300  -6225 2900))
      (outline (path signal 100  -6225 -2300  -8225 -2300))
      (outline (path signal 100  -6225 -2900  -6225 -2300))
      (outline (path signal 100  5575 2900  5575 -2900))
      (outline (path signal 100  5575 -2900  -6225 -2900))
      (outline (path signal 120  4154.95 2350  4137.73 2257.9  4088.41 2178.24  4013.64 2121.78
            3923.52 2096.14  3830.23 2104.78  3746.36 2146.55  3683.24 2215.79
            3649.39 2303.15  3649.39 2396.85  3683.24 2484.21  3746.36 2553.45
            3830.23 2595.22  3923.52 2603.86  4013.64 2578.22  4088.41 2521.76
            4137.73 2442.1  4154.95 2350))
      (pin Rect[T]Pad_1200x2500_um R1 -175 3250)
      (pin Rect[T]Pad_1200x2500_um R2 -3175 3250)
      (pin Rect[T]Pad_1200x2500_um S 4925 -3250)
      (pin Rect[T]Pad_1200x2500_um T 3825 3250)
      (keepout "" (circle F.Cu 2000 -4775 0))
      (keepout "" (circle B.Cu 2000 -4775 0))
      (keepout "" (circle F.Cu 2000 2225 0))
      (keepout "" (circle B.Cu 2000 2225 0))
    )
    (image "Package_LGA:LGA-8_8x6mm_P1.27mm"
      (outline (path signal 120  -4000 3110  4000 3110))
      (outline (path signal 120  -4000 -3110  4000 -3110))
      (outline (path signal 50  -4610 3250  -4610 -3250))
      (outline (path signal 50  -4610 -3250  4610 -3250))
      (outline (path signal 50  4610 3250  -4610 3250))
      (outline (path signal 50  4610 -3250  4610 3250))
      (outline (path signal 100  -4000 2000  -3000 3000))
      (outline (path signal 100  -4000 -3000  -4000 2000))
      (outline (path signal 100  -3000 3000  4000 3000))
      (outline (path signal 100  4000 3000  4000 -3000))
      (outline (path signal 100  4000 -3000  -4000 -3000))
      (pin RoundRect[T]Pad_1200x600_150.571_um_0.000000_0 1 -3750 1905)
      (pin RoundRect[T]Pad_1200x600_150.571_um_0.000000_0 2 -3750 635)
      (pin RoundRect[T]Pad_1200x600_150.571_um_0.000000_0 3 -3750 -635)
      (pin RoundRect[T]Pad_1200x600_150.571_um_0.000000_0 4 -3750 -1905)
      (pin RoundRect[T]Pad_1200x600_150.571_um_0.000000_0 5 3750 -1905)
      (pin RoundRect[T]Pad_1200x600_150.571_um_0.000000_0 6 3750 -635)
      (pin RoundRect[T]Pad_1200x600_150.571_um_0.000000_0 7 3750 635)
      (pin RoundRect[T]Pad_1200x600_150.571_um_0.000000_0 8 3750 1905)
    )
    (image RF_GSM:SIMCom_SIM800C
      (outline (path signal 120  -7960 -8910  -7960 -6600))
      (outline (path signal 120  -7960 -8910  -5000 -8910))
      (outline (path signal 120  -7850 8910  -5000 8910))
      (outline (path signal 120  7960 8910  5000 8910))
      (outline (path signal 120  7960 8910  7960 6600))
      (outline (path signal 120  7960 -8910  5000 -8910))
      (outline (path signal 120  7960 -8910  7960 -6600))
      (outline (path signal 100  4650 7430  4650 2480))
      (outline (path signal 100  4650 7430  6800 7430))
      (outline (path signal 100  4650 7100  4970 7420))
      (outline (path signal 100  4650 6330  5780 7420))
      (outline (path signal 100  4650 5560  6510 7420))
      (outline (path signal 100  4650 4790  6800 6940))
      (outline (path signal 100  4650 4020  6800 6170))
      (outline (path signal 100  4650 3250  6800 5400))
      (outline (path signal 100  4650 2480  6800 4630))
      (outline (path signal 100  4650 2480  6800 2480))
      (outline (path signal 100  5415 2486  6800 3860))
      (outline (path signal 100  6180 2480  6800 3090))
      (outline (path signal 100  6800 7430  6800 2480))
      (outline (path signal 50  -9100 10050  -9100 -10050))
      (outline (path signal 50  -9100 10050  9100 10050))
      (outline (path signal 50  -9100 -10050  9100 -10050))
      (outline (path signal 50  9100 10050  9100 -10050))
      (outline (path signal 100  -7850 8800  -7850 -8800))
      (outline (path signal 100  -7850 8800  7850 8800))
      (outline (path signal 100  -7850 6300  -7100 6050))
      (outline (path signal 100  -7850 5800  -7100 6050))
      (outline (path signal 100  -7850 -8800  7850 -8800))
      (outline (path signal 100  7850 8800  7850 -8800))
      (pin Oval[T]Pad_1600x600_um 1 -7850 6050)
      (pin Oval[T]Pad_1600x600_um 2 -7850 4950)
      (pin Oval[T]Pad_1600x600_um 3 -7850 3850)
      (pin Oval[T]Pad_1600x600_um 4 -7850 2750)
      (pin Oval[T]Pad_1600x600_um 5 -7850 1650)
      (pin Oval[T]Pad_1600x600_um 6 -7850 550)
      (pin Oval[T]Pad_1600x600_um 7 -7850 -550)
      (pin Oval[T]Pad_1600x600_um 8 -7850 -1650)
      (pin Oval[T]Pad_1600x600_um 9 -7850 -2750)
      (pin Oval[T]Pad_1600x600_um 10 -7850 -3850)
      (pin Oval[T]Pad_1600x600_um 11 -7850 -4950)
      (pin Oval[T]Pad_1600x600_um 12 -7850 -6050)
      (pin Oval[T]Pad_600x1600_um 13 -4400 -8800)
      (pin Oval[T]Pad_600x1600_um 14 -3300 -8800)
      (pin Oval[T]Pad_600x1600_um 15 -2200 -8800)
      (pin Oval[T]Pad_600x1600_um 16 -1100 -8800)
      (pin Oval[T]Pad_600x1600_um 17 0 -8800)
      (pin Oval[T]Pad_600x1600_um 18 1100 -8800)
      (pin Oval[T]Pad_600x1600_um 19 2200 -8800)
      (pin Oval[T]Pad_600x1600_um 20 3300 -8800)
      (pin Oval[T]Pad_600x1600_um 21 4400 -8800)
      (pin Oval[T]Pad_1600x600_um 22 7850 -6050)
      (pin Oval[T]Pad_1600x600_um 23 7850 -4950)
      (pin Oval[T]Pad_1600x600_um 24 7850 -3850)
      (pin Oval[T]Pad_1600x600_um 25 7850 -2750)
      (pin Oval[T]Pad_1600x600_um 26 7850 -1650)
      (pin Oval[T]Pad_1600x600_um 27 7850 -550)
      (pin Oval[T]Pad_1600x600_um 28 7850 550)
      (pin Oval[T]Pad_1600x600_um 29 7850 1650)
      (pin Oval[T]Pad_1600x600_um 30 7850 2750)
      (pin Oval[T]Pad_1600x600_um 31 7850 3850)
      (pin Oval[T]Pad_1600x600_um 32 7850 4950)
      (pin Oval[T]Pad_1600x600_um 33 7850 6050)
      (pin Oval[T]Pad_600x1600_um 34 4400 8800)
      (pin Oval[T]Pad_600x1600_um 35 3300 8800)
      (pin Oval[T]Pad_600x1600_um 36 2200 8800)
      (pin Oval[T]Pad_600x1600_um 37 1100 8800)
      (pin Oval[T]Pad_600x1600_um 38 0 8800)
      (pin Oval[T]Pad_600x1600_um 39 -1100 8800)
      (pin Oval[T]Pad_600x1600_um 40 -2200 8800)
      (pin Oval[T]Pad_600x1600_um 41 -3300 8800)
      (pin Oval[T]Pad_600x1600_um 42 -4400 8800)
    )
    (image "Package_QFP:LQFP-64_10x10mm_P0.5mm"
      (outline (path signal 120  -5110 5110  -5110 4160))
      (outline (path signal 120  -5110 -5110  -5110 -4160))
      (outline (path signal 120  -4160 5110  -5110 5110))
      (outline (path signal 120  -4160 -5110  -5110 -5110))
      (outline (path signal 120  4160 5110  5110 5110))
      (outline (path signal 120  4160 -5110  5110 -5110))
      (outline (path signal 120  5110 5110  5110 4160))
      (outline (path signal 120  5110 -5110  5110 -4160))
      (outline (path signal 50  -6700 4150  -6700 0))
      (outline (path signal 50  -6700 -4150  -6700 0))
      (outline (path signal 50  -5250 5250  -5250 4150))
      (outline (path signal 50  -5250 4150  -6700 4150))
      (outline (path signal 50  -5250 -4150  -6700 -4150))
      (outline (path signal 50  -5250 -5250  -5250 -4150))
      (outline (path signal 50  -4150 6700  -4150 5250))
      (outline (path signal 50  -4150 5250  -5250 5250))
      (outline (path signal 50  -4150 -5250  -5250 -5250))
      (outline (path signal 50  -4150 -6700  -4150 -5250))
      (outline (path signal 50  0 6700  -4150 6700))
      (outline (path signal 50  0 6700  4150 6700))
      (outline (path signal 50  0 -6700  -4150 -6700))
      (outline (path signal 50  0 -6700  4150 -6700))
      (outline (path signal 50  4150 6700  4150 5250))
      (outline (path signal 50  4150 5250  5250 5250))
      (outline (path signal 50  4150 -5250  5250 -5250))
      (outline (path signal 50  4150 -6700  4150 -5250))
      (outline (path signal 50  5250 5250  5250 4150))
      (outline (path signal 50  5250 4150  6700 4150))
      (outline (path signal 50  5250 -4150  6700 -4150))
      (outline (path signal 50  5250 -5250  5250 -4150))
      (outline (path signal 50  6700 4150  6700 0))
      (outline (path signal 50  6700 -4150  6700 0))
      (outline (path signal 100  -5000 4000  -4000 5000))
      (outline (path signal 100  -5000 -5000  -5000 4000))
      (outline (path signal 100  -4000 5000  5000 5000))
      (outline (path signal 100  5000 5000  5000 -5000))
      (outline (path signal 100  5000 -5000  -5000 -5000))
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 1 -5675 3750)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 2 -5675 3250)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 3 -5675 2750)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 4 -5675 2250)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 5 -5675 1750)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 6 -5675 1250)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 7 -5675 750)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 8 -5675 250)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 9 -5675 -250)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 10 -5675 -750)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 11 -5675 -1250)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 12 -5675 -1750)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 13 -5675 -2250)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 14 -5675 -2750)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 15 -5675 -3250)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 16 -5675 -3750)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 17 -3750 -5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 18 -3250 -5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 19 -2750 -5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 20 -2250 -5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 21 -1750 -5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 22 -1250 -5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 23 -750 -5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 24 -250 -5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 25 250 -5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 26 750 -5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 27 1250 -5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 28 1750 -5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 29 2250 -5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 30 2750 -5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 31 3250 -5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 32 3750 -5675)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 33 5675 -3750)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 34 5675 -3250)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 35 5675 -2750)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 36 5675 -2250)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 37 5675 -1750)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 38 5675 -1250)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 39 5675 -750)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 40 5675 -250)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 41 5675 250)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 42 5675 750)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 43 5675 1250)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 44 5675 1750)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 45 5675 2250)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 46 5675 2750)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 47 5675 3250)
      (pin RoundRect[T]Pad_1550x300_75.285_um_0.000000_0 48 5675 3750)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 49 3750 5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 50 3250 5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 51 2750 5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 52 2250 5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 53 1750 5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 54 1250 5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 55 750 5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 56 250 5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 57 -250 5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 58 -750 5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 59 -1250 5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 60 -1750 5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 61 -2250 5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 62 -2750 5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 63 -3250 5675)
      (pin RoundRect[T]Pad_300x1550_75.285_um_0.000000_0 64 -3750 5675)
    )
    (image Connector_JAE:JAE_SIM_Card_SF72S006
      (outline (path signal 100  4620 5060  -6580 5060))
      (outline (path signal 100  4620 5060  4620 -8840))
      (outline (path signal 100  4620 -8840  -4180 -8840))
      (outline (path signal 100  -4180 -8840  -4180 -9290))
      (outline (path signal 100  -4180 -9290  -6580 -9290))
      (outline (path signal 100  -6580 -9290  -6580 5060))
      (outline (path signal 50  5020 5460  -6980 5460))
      (outline (path signal 50  -6980 5460  -6980 -9690))
      (outline (path signal 50  5020 -9690  5020 5460))
      (outline (path signal 50  -6980 -9690  5020 -9690))
      (outline (path signal 120  4820 5270.5  -6794.5 5270.5))
      (outline (path signal 120  4820 5270.5  4820 4762.5))
      (outline (path signal 120  -6794.5 4762.5  -6794.5 5270.5))
      (outline (path signal 120  4826 1524  4826 -571.5))
      (outline (path signal 120  -6794.5 -571.5  -6794.5 1524))
      (outline (path signal 120  4826 -2815  4826 -9015))
      (outline (path signal 120  -6794.5 -5461  -6794.5 -2815))
      (outline (path signal 120  4826 -9015  3048 -9015))
      (outline (path signal 120  -3048 -9015  -4000.5 -9015))
      (outline (path signal 120  1397 -9017  -1397 -9015))
      (outline (path signal 120  -4000.5 -9461.5  -4000.5 -9017))
      (outline (path signal 120  -4000.5 -9461.5  -6794.5 -9461.5))
      (outline (path signal 120  -6794.5 -9461.5  -6794.5 -8191.5))
      (pin Rect[T]Pad_450x1900_um (rotate 180) SH 4595 -1690)
      (pin Rect[T]Pad_450x2900_um (rotate 180) SH@1 4595 3160)
      (pin Rect[T]Pad_750x700_um (rotate 180) SH@2 4095 -5840)
      (pin Rect[T]Pad_1400x500_um (rotate 180) SH@3 2220 -8790)
      (pin Rect[T]Pad_300x600_um (rotate 180) SH@4 1220 4310)
      (pin Rect[T]Pad_300x600_um (rotate 180) SH@5 -1220 4310)
      (pin Rect[T]Pad_1400x500_um (rotate 180) SH@6 -2200 -8790)
      (pin Rect[T]Pad_450x2400_um (rotate 180) SH@7 -6555 -6840)
      (pin Rect[T]Pad_450x1900_um (rotate 180) SH@8 -6555 -1690)
      (pin Rect[T]Pad_450x2900_um (rotate 180) SH@9 -6555 3160)
      (pin Rect[T]Pad_1200x650_um (rotate 180) DSW 550 -7715)
      (pin Rect[T]Pad_700x700_um (rotate 180) CSW 4270 -4040)
      (pin Rect[T]Pad_900x700_um (rotate 180) C7 2540 -710)
      (pin Rect[T]Pad_900x700_um (rotate 180) C6 0 -710)
      (pin Rect[T]Pad_900x700_um (rotate 180) C5 -2540 -710)
      (pin Rect[T]Pad_900x700_um (rotate 180) C3 2540 2460)
      (pin Rect[T]Pad_900x700_um (rotate 180) C2 0 2460)
      (pin Rect[T]Pad_900x700_um (rotate 180) C1 -2540 2460)
    )
    (padstack Round[T]Pad_400_um
      (shape (circle F.Cu 400))
      (attach off)
    )
    (padstack Oval[T]Pad_1600x600_um
      (shape (path F.Cu 600  -500 0  500 0))
      (attach off)
    )
    (padstack Oval[T]Pad_600x1600_um
      (shape (path F.Cu 600  0 -500  0 500))
      (attach off)
    )
    (padstack Oval[A]Pad_850x850_um
      (shape (path F.Cu 850  0 0  0 0))
      (shape (path B.Cu 850  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[T]Pad_300x1550_75.285_um_0.000000_0
      (shape (polygon F.Cu 0  -150.285 700  -144.554 728.81  -128.235 753.235  -103.81 769.554
            -74.999 775.284  75 775.285  103.81 769.554  128.235 753.235
            144.554 728.81  150.284 699.999  150.285 -700  144.554 -728.81
            128.235 -753.235  103.81 -769.554  74.999 -775.284  -75 -775.285
            -103.81 -769.554  -128.235 -753.235  -144.554 -728.81  -150.284 -699.999
            -150.285 700))
      (attach off)
    )
    (padstack RoundRect[T]Pad_460x400_100.381_um_0.000000_0
      (shape (polygon F.Cu 0  -230.381 100  -222.74 138.414  -200.98 170.98  -168.414 192.74
            -129.999 200.38  130 200.381  168.414 192.74  200.98 170.98
            222.74 138.414  230.38 99.999  230.381 -100  222.74 -138.414
            200.98 -170.98  168.414 -192.74  129.999 -200.38  -130 -200.381
            -168.414 -192.74  -200.98 -170.98  -222.74 -138.414  -230.38 -99.999
            -230.381 100))
      (attach off)
    )
    (padstack RoundRect[T]Pad_700x1200_175.666_um_0.000000_0
      (shape (polygon F.Cu 0  -350.666 425  -337.294 492.224  -299.215 549.215  -242.224 587.294
            -175 600.666  175 600.666  242.224 587.294  299.215 549.215
            337.294 492.224  350.666 425  350.666 -425  337.294 -492.224
            299.215 -549.215  242.224 -587.294  175 -600.666  -175 -600.666
            -242.224 -587.294  -299.215 -549.215  -337.294 -492.224  -350.666 -425
            -350.666 425))
      (attach off)
    )
    (padstack RoundRect[T]Pad_760x1200_190.723_um_0.000000_0
      (shape (polygon F.Cu 0  -380.723 410  -366.205 482.987  -324.862 544.862  -262.987 586.205
            -189.999 600.722  190 600.723  262.987 586.205  324.862 544.862
            366.205 482.987  380.722 409.999  380.723 -410  366.205 -482.987
            324.862 -544.862  262.987 -586.205  189.999 -600.722  -190 -600.723
            -262.987 -586.205  -324.862 -544.862  -366.205 -482.987  -380.722 -409.999
            -380.723 410))
      (attach off)
    )
    (padstack RoundRect[T]Pad_800x1200_200.761_um_0.000000_0
      (shape (polygon F.Cu 0  -400.761 400  -385.479 476.828  -341.959 541.959  -276.828 585.479
            -199.999 600.76  200 600.761  276.828 585.479  341.959 541.959
            385.479 476.828  400.76 399.999  400.761 -400  385.479 -476.828
            341.959 -541.959  276.828 -585.479  199.999 -600.76  -200 -600.761
            -276.828 -585.479  -341.959 -541.959  -385.479 -476.828  -400.76 -399.999
            -400.761 400))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1200x600_150.571_um_0.000000_0
      (shape (polygon F.Cu 0  -600.571 150  -589.109 207.621  -556.47 256.47  -507.621 289.109
            -449.999 300.57  450 300.571  507.621 289.109  556.47 256.47
            589.109 207.621  600.57 149.999  600.571 -150  589.109 -207.621
            556.47 -256.47  507.621 -289.109  449.999 -300.57  -450 -300.571
            -507.621 -289.109  -556.47 -256.47  -589.109 -207.621  -600.57 -149.999
            -600.571 150))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1500x1500_246.999_um_0.000000_0
      (shape (polygon F.Cu 0  -750.936 503.937  -732.134 598.459  -678.592 678.592  -598.459 732.134
            -503.936 750.935  503.937 750.936  598.459 732.134  678.592 678.592
            732.134 598.459  750.935 503.936  750.936 -503.937  732.134 -598.459
            678.592 -678.592  598.459 -732.134  503.936 -750.935  -503.937 -750.936
            -598.459 -732.134  -678.592 -678.592  -732.134 -598.459  -750.935 -503.936
            -750.936 503.937))
      (shape (polygon B.Cu 0  -750.936 503.937  -732.134 598.459  -678.592 678.592  -598.459 732.134
            -503.936 750.935  503.937 750.936  598.459 732.134  678.592 678.592
            732.134 598.459  750.935 503.936  750.936 -503.937  732.134 -598.459
            678.592 -678.592  598.459 -732.134  503.936 -750.935  -503.937 -750.936
            -598.459 -732.134  -678.592 -678.592  -732.134 -598.459  -750.935 -503.936
            -750.936 503.937))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1550x300_75.285_um_0.000000_0
      (shape (polygon F.Cu 0  -775.285 75  -769.554 103.81  -753.235 128.235  -728.81 144.554
            -699.999 150.284  700 150.285  728.81 144.554  753.235 128.235
            769.554 103.81  775.284 74.999  775.285 -75  769.554 -103.81
            753.235 -128.235  728.81 -144.554  699.999 -150.284  -700 -150.285
            -728.81 -144.554  -753.235 -128.235  -769.554 -103.81  -775.284 -74.999
            -775.285 75))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1560x240_30.114_um_0.000000_0
      (shape (polygon F.Cu 0  -780.114 90  -777.822 101.524  -771.294 111.294  -761.524 117.822
            -750 120.114  750 120.114  761.524 117.822  771.294 111.294
            777.822 101.524  780.114 90  780.114 -90  777.822 -101.524  771.294 -111.294
            761.524 -117.822  750 -120.114  -750 -120.114  -761.524 -117.822
            -771.294 -111.294  -777.822 -101.524  -780.114 -90  -780.114 90))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1800x1350_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -900.951 425  -881.848 521.035  -827.449 602.449  -746.035 656.848
            -649.999 675.95  650 675.951  746.035 656.848  827.449 602.449
            881.848 521.035  900.95 424.999  900.951 -425  881.848 -521.035
            827.449 -602.449  746.035 -656.848  649.999 -675.95  -650 -675.951
            -746.035 -656.848  -827.449 -602.449  -881.848 -521.035  -900.95 -424.999
            -900.951 425))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1800x1500_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -900.951 500  -881.848 596.035  -827.449 677.449  -746.035 731.848
            -649.999 750.95  650 750.951  746.035 731.848  827.449 677.449
            881.848 596.035  900.95 499.999  900.951 -500  881.848 -596.035
            827.449 -677.449  746.035 -731.848  649.999 -750.95  -650 -750.951
            -746.035 -731.848  -827.449 -677.449  -881.848 -596.035  -900.95 -499.999
            -900.951 500))
      (attach off)
    )
    (padstack Rect[T]Pad_300x600_um
      (shape (rect F.Cu -150 -300 150 300))
      (attach off)
    )
    (padstack Rect[T]Pad_450x2400_um
      (shape (rect F.Cu -225 -1200 225 1200))
      (attach off)
    )
    (padstack Rect[T]Pad_450x2900_um
      (shape (rect F.Cu -225 -1450 225 1450))
      (attach off)
    )
    (padstack Rect[T]Pad_450x1900_um
      (shape (rect F.Cu -225 -950 225 950))
      (attach off)
    )
    (padstack Rect[T]Pad_6000x6000_um
      (shape (rect F.Cu -3000 -3000 3000 3000))
      (attach off)
    )
    (padstack Rect[T]Pad_700x700_um
      (shape (rect F.Cu -350 -350 350 350))
      (attach off)
    )
    (padstack Rect[T]Pad_750x700_um
      (shape (rect F.Cu -375 -350 375 350))
      (attach off)
    )
    (padstack Rect[T]Pad_750x1100_um
      (shape (rect F.Cu -375 -550 375 550))
      (attach off)
    )
    (padstack Rect[A]Pad_850x850_um
      (shape (rect F.Cu -425 -425 425 425))
      (shape (rect B.Cu -425 -425 425 425))
      (attach off)
    )
    (padstack Rect[T]Pad_850x1100_um
      (shape (rect F.Cu -425 -550 425 550))
      (attach off)
    )
    (padstack Rect[T]Pad_900x700_um
      (shape (rect F.Cu -450 -350 450 350))
      (attach off)
    )
    (padstack Rect[T]Pad_1170x1800_um
      (shape (rect F.Cu -585 -900 585 900))
      (attach off)
    )
    (padstack Rect[T]Pad_1200x2500_um
      (shape (rect F.Cu -600 -1250 600 1250))
      (attach off)
    )
    (padstack Rect[T]Pad_1200x650_um
      (shape (rect F.Cu -600 -325 600 325))
      (attach off)
    )
    (padstack Rect[T]Pad_1200x1000_um
      (shape (rect F.Cu -600 -500 600 500))
      (attach off)
    )
    (padstack Rect[T]Pad_1400x500_um
      (shape (rect F.Cu -700 -250 700 250))
      (attach off)
    )
    (padstack Rect[T]Pad_1550x2200_um
      (shape (rect F.Cu -775 -1100 775 1100))
      (attach off)
    )
    (padstack Rect[T]Pad_1550x1350_um
      (shape (rect F.Cu -775 -675 775 675))
      (attach off)
    )
    (padstack Rect[T]Pad_1900x1350_um
      (shape (rect F.Cu -950 -675 950 675))
      (attach off)
    )
    (padstack "Via[0-1]_600:300_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net MCU_PWR
      (pins MCU_PWR_R1-1 BRIDGE_CHIP1-4 BRIDGE_CHIP1-10 BRIDGE_CHIP1-13 BRIDGE_CHIP1-24
        BRIDGE_CHIP1-42 BRIDGE_CHIP1-52 BRIDGE_CHIP1-58 BRIDGE_CHIP1-61 BRIDGE_CHIP1-64)
    )
    (net +3.3V
      (pins CPU_1-4 CPU_1-5 CPU_1-9 CPU_1-11 CPU_1-16 CPU_1-23 CPU_1-30 CPU_1-35 CPU_1-43
        CPU_1-53 CPU_1-62 CPU_1-73 CPU_1-81 CPU_1-98 CPU_1-100 CPU_1-109 CPU_1-142
        CPU_1-149 CPU_1-156 CPU_1-163 CPU_1-164 CPU_1-169 CPU_1-173 R_VDD_3V3-1 VBAT_R1-1
        MCU_PWR_R1-2)
    )
    (net "Net-(BRIDGE_CHIP1-GND-Pad14)"
      (pins BRIDGE_CHIP1-6 BRIDGE_CHIP1-14 BRIDGE_CHIP1-31 GND_BRIDGE_R1-1)
    )
    (net "unconnected-(BRIDGE_CHIP1-VDDOUT-Pad3)"
      (pins BRIDGE_CHIP1-3)
    )
    (net GND
      (pins D1-1 CC2_R1-1 VSS_FL_2-2 GND_R1-1 CPU_GND_CPU1-1 CPU_1-84 CPU_1-86 CPU_1-87
        CPU_1-88 CPU_1-89 CPU_1-90 CPU_GND_USB1-1 RAM_GND_VSS_R1-1 RVSS_S_1-2 VSS_FL_1-2
        CC1_R1-1 SIM_CHIP1-8 SIM_CHIP1-12 SIM_CHIP1-13 SIM_CHIP1-19 SIM_CHIP1-21 SIM_CHIP1-24
        SIM_CHIP1-27 SIM_CHIP1-30 SIM_CHIP1-31 SIM_CHIP1-33 SIM_CHIP1-36 SIM_CHIP1-37
        SIM_CHIP1-39 BRIDGE_CHIP1-5 BRIDGE_CHIP1-45 GND_BRIDGE_R1-2 R_AUDIO1-2)
    )
    (net "unconnected-(BRIDGE_CHIP1-DP-Pad60)"
      (pins BRIDGE_CHIP1-60)
    )
    (net VDD
      (pins RCPU_GND_VDD1-2)
    )
    (net "unconnected-(BRIDGE_CHIP1-DM-Pad59)"
      (pins BRIDGE_CHIP1-59)
    )
    (net "Net-(CPU_1A-SVREF)"
      (pins CPU_1-18 CPU_1-76 CPU_1-85 CPU_1-97 CPU_GND_USB1-2)
    )
    (net "Net-(CPU_1A-GND)"
      (pins CPU_GND_CPU1-2 CPU_1-177)
    )
    (net "unconnected-(CPU_1A-DDR3_DM1-Pad28)"
      (pins CPU_1-28)
    )
    (net "unconnected-(CPU_1A-UDP1-Pad96)"
      (pins CPU_1-96)
    )
    (net "unconnected-(CPU_1A-HPBP-Pad75)"
      (pins CPU_1-75)
    )
    (net "unconnected-(CPU_1A-HPOUTL-Pad74)"
      (pins CPU_1-74)
    )
    (net "unconnected-(CPU_1A-DDR3_DM0-Pad29)"
      (pins CPU_1-29)
    )
    (net "unconnected-(CPU_1A-HPCOM-Pad77)"
      (pins CPU_1-77)
    )
    (net "unconnected-(CPU_1A-UDP0-Pad94)"
      (pins CPU_1-94)
    )
    (net "unconnected-(CPU_1A-VRA2-Pad82)"
      (pins CPU_1-82)
    )
    (net "unconnected-(CPU_1A-VRP-Pad80)"
      (pins CPU_1-80)
    )
    (net VSSQ
      (pins RAM_GND_VSSQ_R1-2)
    )
    (net RESET
      (pins CPU_1-159 J2-2 BRIDGE_CHIP1-36)
    )
    (net "unconnected-(CPU_1A-UDM1-Pad95)"
      (pins CPU_1-95)
    )
    (net "unconnected-(CPU_1A-HPOUTR-Pad78)"
      (pins CPU_1-78)
    )
    (net "unconnected-(CPU_1A-AGND-Pad79)"
      (pins CPU_1-79)
    )
    (net "Net-(J1-PadS)"
      (pins J1-S R_AUDIO1-1)
    )
    (net CTS1
      (pins SIM_CHIP1-4 BRIDGE_CHIP1-11)
    )
    (net TX1
      (pins SIM_CHIP1-1 BRIDGE_CHIP1-7)
    )
    (net TX2
      (pins BRIDGE_CHIP1-46)
    )
    (net GSM_RST
      (pins SIM_CHIP1-17 SIM_SLOT_1-C2)
    )
    (net DTR1
      (pins SIM_CHIP1-6 BRIDGE_CHIP1-17)
    )
    (net GSM_VPP
      (pins SIM_CHIP1-14 BRIDGE_CHIP1-34 SIM_SLOT_1-C6)
    )
    (net CONN_NMI_N
      (pins CPU_1-158 J2-4)
    )
    (net DCD1
      (pins SIM_CHIP1-5 BRIDGE_CHIP1-30)
    )
    (net RX1
      (pins SIM_CHIP1-2 BRIDGE_CHIP1-9)
    )
    (net "unconnected-(CPU_1A-VRA1-Pad83)"
      (pins CPU_1-83)
    )
    (net RX2
      (pins BRIDGE_CHIP1-47)
    )
    (net GSM_GPIO_1
      (pins SIM_CHIP1-29 BRIDGE_CHIP1-15)
    )
    (net GSM_STATUS
      (pins SIM_CHIP1-42 BRIDGE_CHIP1-38)
    )
    (net RI1
      (pins SIM_CHIP1-7 BRIDGE_CHIP1-23)
    )
    (net SND_IN
      (pins J1-T SIM_CHIP1-38)
    )
    (net "unconnected-(CPU_1A-UDM0-Pad93)"
      (pins CPU_1-93)
    )
    (net RTS1
      (pins SIM_CHIP1-3 BRIDGE_CHIP1-8)
    )
    (net GSM_IO
      (pins SIM_CHIP1-15 BRIDGE_CHIP1-40 SIM_SLOT_1-C7)
    )
    (net GSM_GPIO_0
      (pins SIM_CHIP1-10 BRIDGE_CHIP1-32)
    )
    (net "Net-(DDR_RAM1-VSSQ-PadB1)"
      (pins DDR_RAM1-G9 DDR_RAM1-G1 DDR_RAM1-F9 DDR_RAM1-E8 DDR_RAM1-E2 DDR_RAM1-D8
        DDR_RAM1-D1 DDR_RAM1-B9 DDR_RAM1-B1 RAM_GND_VSSQ_R1-1)
    )
    (net SD2_F1
      (pins FLASH_MEM_MASS1-1 BRIDGE_CHIP1-16)
    )
    (net "A12{slash}BC_N"
      (pins DDR_RAM1-N7 CPU_1-50 BRIDGE_CHIP1-20)
    )
    (net A3
      (pins DDR_RAM1-N2 CPU_1-65 BRIDGE_CHIP1-50)
    )
    (net A0
      (pins DDR_RAM1-N3 CPU_1-64 BRIDGE_CHIP1-54)
    )
    (net A4
      (pins DDR_RAM1-P8 CPU_1-51 BRIDGE_CHIP1-49)
    )
    (net SD2_F2
      (pins BRIDGE_CHIP1-29 FLASH_MEM_OS1-1)
    )
    (net SD3_F1
      (pins FLASH_MEM_MASS1-2 BRIDGE_CHIP1-33)
    )
    (net SD1_F2
      (pins BRIDGE_CHIP1-12 FLASH_MEM_OS1-7)
    )
    (net SD_DAT1
      (pins SD_SLOT_1-8 BRIDGE_CHIP1-63)
    )
    (net A5
      (pins DDR_RAM1-P2 CPU_1-67 BRIDGE_CHIP1-48)
    )
    (net SD_CMD
      (pins SD_SLOT_1-3 BRIDGE_CHIP1-1 BRIDGE_CHIP1-57)
    )
    (net A8
      (pins DDR_RAM1-T8 CPU_1-55 BRIDGE_CHIP1-41)
    )
    (net A6
      (pins DDR_RAM1-R8 CPU_1-54 BRIDGE_CHIP1-44)
    )
    (net SD3_F2
      (pins BRIDGE_CHIP1-18 FLASH_MEM_OS1-2)
    )
    (net SD0_F1
      (pins FLASH_MEM_MASS1-6 BRIDGE_CHIP1-28)
    )
    (net A14
      (pins DDR_RAM1-T7 CPU_1-57 BRIDGE_CHIP1-2)
    )
    (net A9
      (pins DDR_RAM1-R3 CPU_1-69 BRIDGE_CHIP1-26)
    )
    (net SD_CD_OR_DAT3
      (pins SD_SLOT_1-2 BRIDGE_CHIP1-39)
    )
    (net CMD_F1
      (pins FLASH_MEM_MASS1-5 BRIDGE_CHIP1-56)
    )
    (net A1
      (pins DDR_RAM1-P7 CPU_1-52 BRIDGE_CHIP1-53)
    )
    (net A13
      (pins DDR_RAM1-T3 CPU_1-68 BRIDGE_CHIP1-21)
    )
    (net A7
      (pins DDR_RAM1-R2 CPU_1-71 BRIDGE_CHIP1-43)
    )
    (net SD1_F1
      (pins FLASH_MEM_MASS1-7 BRIDGE_CHIP1-27)
    )
    (net SD0_F2
      (pins BRIDGE_CHIP1-19 FLASH_MEM_OS1-6)
    )
    (net "A10{slash}AP"
      (pins DDR_RAM1-L7 CPU_1-48 BRIDGE_CHIP1-25)
    )
    (net SD_DAT2
      (pins SD_SLOT_1-1 BRIDGE_CHIP1-35)
    )
    (net A11
      (pins DDR_RAM1-R7 CPU_1-56 BRIDGE_CHIP1-22)
    )
    (net SD_DAT0
      (pins SD_SLOT_1-7 BRIDGE_CHIP1-62)
    )
    (net A2
      (pins DDR_RAM1-P3 CPU_1-66 BRIDGE_CHIP1-51)
    )
    (net "unconnected-(DDR_RAM1-NC-PadL1)"
      (pins DDR_RAM1-L1)
    )
    (net PWR_TST
      (pins BRIDGE_CHIP1-37)
    )
    (net CMD_F2
      (pins BRIDGE_CHIP1-55 FLASH_MEM_OS1-5)
    )
    (net RAM_ODT
      (pins DDR_RAM1-K1 CPU_1-72)
    )
    (net DQ02
      (pins DDR_RAM1-F2 CPU_1-21)
    )
    (net RAM_LDQS
      (pins DDR_RAM1-F3 CPU_1-33)
    )
    (net "Net-(DDR_RAM1-VSS-PadA9)"
      (pins DDR_RAM1-T9 DDR_RAM1-T1 DDR_RAM1-P9 DDR_RAM1-P1 DDR_RAM1-M9 DDR_RAM1-M1
        DDR_RAM1-J8 DDR_RAM1-J2 DDR_RAM1-G8 DDR_RAM1-E1 DDR_RAM1-B3 DDR_RAM1-A9 RAM_GND_VSS_R1-2)
    )
    (net RAM_UDQS_N
      (pins DDR_RAM1-B7 CPU_1-32)
    )
    (net DQ05
      (pins DDR_RAM1-H8 CPU_1-44)
    )
    (net RAM_CKE
      (pins DDR_RAM1-K9 CPU_1-47)
    )
    (net DQ08
      (pins DDR_RAM1-D7 CPU_1-37)
    )
    (net RAM_CK_N
      (pins DDR_RAM1-K7 CPU_1-46)
    )
    (net DQ10
      (pins DDR_RAM1-C8 CPU_1-39)
    )
    (net RAM_BA2
      (pins DDR_RAM1-M3 CPU_1-61)
    )
    (net RAM_LDQS_N
      (pins DDR_RAM1-G3 CPU_1-34)
    )
    (net DQ13
      (pins DDR_RAM1-A2 CPU_1-26)
    )
    (net ZQ
      (pins DDR_RAM1-L8 CPU_1-17)
    )
    (net DQ00
      (pins DDR_RAM1-E3 CPU_1-22)
    )
    (net "unconnected-(DDR_RAM1-NC-PadM7)"
      (pins DDR_RAM1-M7)
    )
    (net RAM_CAS_N
      (pins DDR_RAM1-K3 CPU_1-58)
    )
    (net DQ14
      (pins DDR_RAM1-B8 CPU_1-38)
    )
    (net DQ01
      (pins DDR_RAM1-F7 CPU_1-40)
    )
    (net LDM_RAM
      (pins DDR_RAM1-E7)
    )
    (net UDM_RAM
      (pins DDR_RAM1-D3)
    )
    (net RAM_WE_N
      (pins DDR_RAM1-L3 CPU_1-60)
    )
    (net DQ06
      (pins DDR_RAM1-G2 CPU_1-20)
    )
    (net RAM_UDQS
      (pins DDR_RAM1-C7 CPU_1-31)
    )
    (net RAM_CS_N
      (pins DDR_RAM1-L2)
    )
    (net RAM_CK
      (pins DDR_RAM1-J7 CPU_1-45)
    )
    (net RAM_BA0
      (pins DDR_RAM1-M2 CPU_1-63)
    )
    (net RAM_RAS_N
      (pins DDR_RAM1-J3 CPU_1-59)
    )
    (net "unconnected-(DDR_RAM1-NC-PadJ9)"
      (pins DDR_RAM1-J9)
    )
    (net DQ15
      (pins DDR_RAM1-A3 CPU_1-27)
    )
    (net DQ07
      (pins DDR_RAM1-H7 CPU_1-42)
    )
    (net DQ04
      (pins DDR_RAM1-H3 CPU_1-19)
    )
    (net DQ11
      (pins DDR_RAM1-C2 CPU_1-24)
    )
    (net DQ03
      (pins DDR_RAM1-F8 CPU_1-41)
    )
    (net DQ12
      (pins DDR_RAM1-A7 CPU_1-36)
    )
    (net "Net-(DDR_RAM1-VDD-PadB2)"
      (pins DDR_RAM1-R9 DDR_RAM1-R1 DDR_RAM1-N9 DDR_RAM1-N1 DDR_RAM1-K8 DDR_RAM1-K2
        DDR_RAM1-G7 DDR_RAM1-D9 DDR_RAM1-B2 RCPU_GND_VDD1-1)
    )
    (net RAM_BA1
      (pins DDR_RAM1-N8 CPU_1-49)
    )
    (net DQ09
      (pins DDR_RAM1-C3 CPU_1-25)
    )
    (net "Net-(DDR_RAM1-VREFDQ)"
      (pins DDR_RAM1-H1 CPU_GND_VREFQ1-2)
    )
    (net "unconnected-(DDR_RAM1-NC-PadJ1)"
      (pins DDR_RAM1-J1)
    )
    (net "unconnected-(DDR_RAM1-NC-PadL9)"
      (pins DDR_RAM1-L9)
    )
    (net "Net-(DDR_RAM1-VREFCA)"
      (pins DDR_RAM1-M8 CPU_GND_VREFCA1-2)
    )
    (net "Net-(FLASH_MEM_MASS1-VDD)"
      (pins VCC_FL_1-2 FLASH_MEM_MASS1-8)
    )
    (net "Net-(FLASH_MEM_MASS1-VSS)"
      (pins VSS_FL_1-1 FLASH_MEM_MASS1-4)
    )
    (net "Net-(FLASH_MEM_OS1-VSS)"
      (pins VSS_FL_2-1 FLASH_MEM_OS1-4)
    )
    (net "Net-(FLASH_MEM_OS1-VDD)"
      (pins RVCC_FL_2-2 FLASH_MEM_OS1-8)
    )
    (net RTC_IN
      (pins CPU_1-92 J2-3 SIM_CHIP1-16)
    )
    (net RAM_RST
      (pins DDR_RAM1-T2 CPU_1-70)
    )
    (net "Net-(POWER_USB_C1-CC2)"
      (pins CC2_R1-2 POWER_USB_C1-B5)
    )
    (net "Net-(POWER_USB_C1-CC1)"
      (pins POWER_USB_C1-A5 CC1_R1-2)
    )
    (net "Net-(SIM_CHIP1-NETLIGHT)"
      (pins SIM_CHIP1-41 NETLIGHT_R1-2)
    )
    (net UBOOT
      (pins CPU_1-157 J2-1)
    )
    (net RTC_OUT
      (pins CPU_1-91 SD_SLOT_1-5 FLASH_MEM_MASS1-3 FLASH_MEM_OS1-3 SIM_SLOT_1-C3)
    )
    (net "Net-(SD_SLOT_1-VDD)"
      (pins SD_SLOT_1-4 VSS_SD_VDD1-1)
    )
    (net "Net-(SIM_CHIP1-VDD_3V3)"
      (pins R_VDD_3V3-2 SIM_CHIP1-9)
    )
    (net "Net-(SD_SLOT_1-VSS)"
      (pins VSS_SD_VSS1-1 SD_SLOT_1-6)
    )
    (net "Net-(SIM_SLOT_1-GND)"
      (pins RVSS_S_1-1 SIM_SLOT_1-C5)
    )
    (net "Net-(SIM_SLOT_1-VCC)"
      (pins RVCC_S_1-1 SIM_SLOT_1-C1)
    )
    (net "Net-(D1-A)"
      (pins D1-2 NETLIGHT_R1-1)
    )
    (net "unconnected-(SIM_CHIP1-NC-Pad20)"
      (pins SIM_CHIP1-20)
    )
    (net "unconnected-(SIM_CHIP1-SIM_VDD-Pad18)"
      (pins SIM_CHIP1-18)
    )
    (net "unconnected-(SIM_CHIP1-UART2_TXD-Pad22)"
      (pins SIM_CHIP1-22)
    )
    (net "unconnected-(SIM_CHIP1-~{RESET}-Pad28)"
      (pins SIM_CHIP1-28)
    )
    (net "unconnected-(SIM_CHIP1-UART2_RXD-Pad23)"
      (pins SIM_CHIP1-23)
    )
    (net "unconnected-(SIM_CHIP1-RTC_GPIO0-Pad11)"
      (pins SIM_CHIP1-11)
    )
    (net "unconnected-(SIM_CHIP1-VDD_EXT-Pad40)"
      (pins SIM_CHIP1-40)
    )
    (net "unconnected-(SIM_CHIP1-USB_DP-Pad25)"
      (pins SIM_CHIP1-25)
    )
    (net "unconnected-(SIM_CHIP1-USB_DM-Pad26)"
      (pins SIM_CHIP1-26)
    )
    (net "unconnected-(SIM_SLOT_1-PadDSW)"
      (pins SIM_SLOT_1-DSW)
    )
    (net "unconnected-(SIM_SLOT_1-PadCSW)"
      (pins SIM_SLOT_1-CSW)
    )
    (net VBUS_USBC
      (pins VSS_SD_VSS1-2 POWER_USB_C1-B9 POWER_USB_C1-A9 RVCC_FL_2-1 RVCC_S_1-2 VCC_FL_1-1
        CPU_GND_VDDQ1-1 VSS_SD_VDD1-2)
    )
    (net VREFDQ
      (pins CPU_GND_VREFQ1-1)
    )
    (net VREFCA
      (pins CPU_GND_VREFCA1-1)
    )
    (net "unconnected-(J2-Pin_6-Pad6)"
      (pins J2-6)
    )
    (net "unconnected-(J2-Pin_14-Pad14)"
      (pins J2-14)
    )
    (net "unconnected-(J2-Pin_5-Pad5)"
      (pins J2-5)
    )
    (net "unconnected-(J2-Pin_9-Pad9)"
      (pins J2-9)
    )
    (net "unconnected-(J2-Pin_11-Pad11)"
      (pins J2-11)
    )
    (net "unconnected-(J2-Pin_12-Pad12)"
      (pins J2-12)
    )
    (net "unconnected-(J2-Pin_15-Pad15)"
      (pins J2-15)
    )
    (net "unconnected-(J2-Pin_7-Pad7)"
      (pins J2-7)
    )
    (net "unconnected-(J2-Pin_13-Pad13)"
      (pins J2-13)
    )
    (net "unconnected-(J2-Pin_10-Pad10)"
      (pins J2-10)
    )
    (net "unconnected-(J2-Pin_8-Pad8)"
      (pins J2-8)
    )
    (net "Net-(CPU_GND_VDDQ1-Pad2)"
      (pins DDR_RAM1-H9 DDR_RAM1-H2 DDR_RAM1-F1 DDR_RAM1-E9 DDR_RAM1-D2 DDR_RAM1-C9
        DDR_RAM1-C1 DDR_RAM1-A8 DDR_RAM1-A1 CPU_GND_VDDQ1-2)
    )
    (net "Net-(GND_R1-Pad2)"
      (pins GND_R1-2 POWER_USB_C1-B12 POWER_USB_C1-A12)
    )
    (net "unconnected-(POWER_USB_C1-SHIELD-PadS1)"
      (pins POWER_USB_C1-S1@3)
    )
    (net "Net-(SIM_CHIP1-VBAT-Pad34)"
      (pins VBAT_R1-2 SIM_CHIP1-34 SIM_CHIP1-35)
    )
    (net "unconnected-(POWER_USB_C1-SHIELD-PadS1)_0"
      (pins POWER_USB_C1-S1)
    )
    (net "unconnected-(GPU_1B-SDC0_D1{slash}PF0-Pad107)"
      (pins GPU_1-107)
    )
    (net "unconnected-(GPU_1B-PG10{slash}SPI1_CLK{slash}UART3_RX{slash}EINT10-Pad13)"
      (pins GPU_1-13)
    )
    (net "unconnected-(GPU_1B-CSI_MCLK{slash}SPI2_CLK{slash}EINT15{slash}PE1-Pad115)"
      (pins GPU_1-115)
    )
    (net "unconnected-(GPU_1B-PG3{slash}UART1_TX{slash}EINT3-Pad152)"
      (pins GPU_1-152)
    )
    (net "unconnected-(GPU_1B-SDC0_D2{slash}PF5-Pad113)"
      (pins GPU_1-113)
    )
    (net "unconnected-(GPU_1B-PG11{slash}SPI1_MOSI{slash}UART3_CTS{slash}EINT11-Pad14)"
      (pins GPU_1-14)
    )
    (net "unconnected-(GPU_1B-LCD_D23{slash}PD23-Pad130)"
      (pins GPU_1-130)
    )
    (net "unconnected-(GPU_1B-CSI_D3{slash}SDC2_D3{slash}PE7-Pad121)"
      (pins GPU_1-121)
    )
    (net "unconnected-(GPU_1B-LCD_DE{slash}PD25-Pad128)"
      (pins GPU_1-128)
    )
    (net "unconnected-(GPU_1B-NDQ1{slash}SDC2_D1{slash}PC9-Pad172)"
      (pins GPU_1-172)
    )
    (net "unconnected-(GPU_1B-LCD_D13{slash}PD13-Pad138)"
      (pins GPU_1-138)
    )
    (net "unconnected-(GPU_1B-NRB0{slash}SDC2_CMD{slash}PC6-Pad176)"
      (pins GPU_1-176)
    )
    (net "unconnected-(GPU_1B-PB16-Pad106)"
      (pins GPU_1-106)
    )
    (net "unconnected-(GPU_1B-LCD_D19{slash}PD19-Pad134)"
      (pins GPU_1-134)
    )
    (net "unconnected-(GPU_1B-CSI_D5{slash}SDC2_CLK{slash}PE9-Pad123)"
      (pins GPU_1-123)
    )
    (net "unconnected-(GPU_1B-LCD_D4{slash}PD4-Pad146)"
      (pins GPU_1-146)
    )
    (net "unconnected-(GPU_1B-NCE1{slash}SPI0_CS0{slash}PC3-Pad3)"
      (pins GPU_1-3)
    )
    (net "unconnected-(GPU_1B-CSI_D1{slash}SDC2_D1{slash}PE5-Pad119)"
      (pins GPU_1-119)
    )
    (net "unconnected-(GPU_1B-CSI_D6{slash}UART1_TX{slash}PE10-Pad124)"
      (pins GPU_1-124)
    )
    (net "unconnected-(GPU_1B-PG1{slash}EINT1-Pad154)"
      (pins GPU_1-154)
    )
    (net "unconnected-(GPU_1B-PB2{slash}EINT16-Pad103)"
      (pins GPU_1-103)
    )
    (net "unconnected-(GPU_1B-CSI_D7{slash}UART1_RX{slash}PE11-Pad125)"
      (pins GPU_1-125)
    )
    (net "unconnected-(GPU_1B-LCD_D7{slash}PD7-Pad143)"
      (pins GPU_1-143)
    )
    (net "unconnected-(GPU_1B-PG0{slash}EINT0-Pad155)"
      (pins GPU_1-155)
    )
    (net "unconnected-(GPU_1B-LCD_D22{slash}PD22-Pad131)"
      (pins GPU_1-131)
    )
    (net "unconnected-(GPU_1B-CSI_VSYNC{slash}SPI2_MISO{slash}PE3-Pad117)"
      (pins GPU_1-117)
    )
    (net "unconnected-(GPU_1B-CSI_HSYNC{slash}SPI2_MOSI{slash}PE2-Pad116)"
      (pins GPU_1-116)
    )
    (net "unconnected-(GPU_1B-NRB1{slash}SDC2_CLK{slash}PC7-Pad175)"
      (pins GPU_1-175)
    )
    (net "unconnected-(GPU_1B-LCD_D12{slash}PD12-Pad139)"
      (pins GPU_1-139)
    )
    (net "unconnected-(GPU_1B-LCD_D6{slash}PD6-Pad144)"
      (pins GPU_1-144)
    )
    (net "unconnected-(GPU_1B-LCD_D20{slash}PD20-Pad133)"
      (pins GPU_1-133)
    )
    (net "unconnected-(GPU_1B-LCD_D18{slash}PD18-Pad135)"
      (pins GPU_1-135)
    )
    (net "unconnected-(GPU_1B-NDQ6{slash}SDC2_D6{slash}PC14-Pad166)"
      (pins GPU_1-166)
    )
    (net "unconnected-(GPU_1B-LCD_D21{slash}PD21-Pad132)"
      (pins GPU_1-132)
    )
    (net "unconnected-(GPU_1B-NWE{slash}SPI0_MOSI{slash}PC0-Pad8)"
      (pins GPU_1-8)
    )
    (net "unconnected-(GPU_1B-PG2{slash}EINT2-Pad153)"
      (pins GPU_1-153)
    )
    (net "unconnected-(GPU_1B-NCE0{slash}PC4-Pad2)"
      (pins GPU_1-2)
    )
    (net "unconnected-(GPU_1B-LCD_D11{slash}PD11-Pad140)"
      (pins GPU_1-140)
    )
    (net "unconnected-(GPU_1B-NDQ0{slash}SDC2_D0{slash}PC8-Pad174)"
      (pins GPU_1-174)
    )
    (net "unconnected-(GPU_1B-NDQ3{slash}SDC2_D3{slash}PC11-Pad170)"
      (pins GPU_1-170)
    )
    (net "unconnected-(GPU_1B-LCD_VSYNC{slash}PD27-Pad126)"
      (pins GPU_1-126)
    )
    (net "unconnected-(GPU_1B-CSI_PCLK{slash}SPI2_CS0{slash}EINT14{slash}PE0-Pad114)"
      (pins GPU_1-114)
    )
    (net "unconnected-(GPU_1B-PB10{slash}EINT24-Pad10)"
      (pins GPU_1-10)
    )
    (net "unconnected-(GPU_1B-NCLE{slash}SPI0_CLK{slash}PC2-Pad6)"
      (pins GPU_1-6)
    )
    (net "unconnected-(GPU_1B-SDC0_D0{slash}PF1-Pad108)"
      (pins GPU_1-108)
    )
    (net "unconnected-(GPU_1B-CSI_D2{slash}SDC2_D2{slash}PE6-Pad120)"
      (pins GPU_1-120)
    )
    (net "unconnected-(GPU_1B-PB18-Pad160)"
      (pins GPU_1-160)
    )
    (net "unconnected-(GPU_1B-LCD_HSYNC{slash}PD26-Pad127)"
      (pins GPU_1-127)
    )
    (net "unconnected-(GPU_1B-CSI_D0{slash}SDC2_D0{slash}PE4-Pad118)"
      (pins GPU_1-118)
    )
    (net "unconnected-(GPU_1B-PG12{slash}SPI1_MISO{slash}UART3_RTS{slash}EINT12-Pad15)"
      (pins GPU_1-15)
    )
    (net "unconnected-(GPU_1B-NALE{slash}SPI0_MISO{slash}PC1-Pad7)"
      (pins GPU_1-7)
    )
    (net "unconnected-(GPU_1B-NDQS{slash}PC19-Pad162)"
      (pins GPU_1-162)
    )
    (net "unconnected-(GPU_1B-SDC0_D3{slash}PF4-Pad112)"
      (pins GPU_1-112)
    )
    (net "unconnected-(GPU_1B-CSI_D4{slash}SDC2_CMD{slash}PE8-Pad122)"
      (pins GPU_1-122)
    )
    (net "unconnected-(GPU_1B-LCD_D10{slash}PD10-Pad141)"
      (pins GPU_1-141)
    )
    (net "unconnected-(GPU_1B-PB15-Pad105)"
      (pins GPU_1-105)
    )
    (net "unconnected-(GPU_1B-PG4{slash}UART1_RX{slash}EINT4-Pad151)"
      (pins GPU_1-151)
    )
    (net "unconnected-(GPU_1B-TWI0-SDA{slash}PB1-Pad102)"
      (pins GPU_1-102)
    )
    (net "unconnected-(GPU_1B-NDQ2{slash}SDC2_D2{slash}PC10-Pad171)"
      (pins GPU_1-171)
    )
    (net "unconnected-(GPU_1B-LCD_D3{slash}PD3-Pad147)"
      (pins GPU_1-147)
    )
    (net "unconnected-(GPU_1B-LCD_D2{slash}PD2-Pad148)"
      (pins GPU_1-148)
    )
    (net "unconnected-(GPU_1B-TWI0-SCK{slash}PB0-Pad101)"
      (pins GPU_1-101)
    )
    (net "unconnected-(GPU_1B-PB3{slash}EINT17-Pad150)"
      (pins GPU_1-150)
    )
    (net "unconnected-(GPU_1B-NRE{slash}PC5-Pad1)"
      (pins GPU_1-1)
    )
    (net "unconnected-(GPU_1B-LCD_D15{slash}PD15-Pad136)"
      (pins GPU_1-136)
    )
    (net "unconnected-(GPU_1B-SDC0_CLK{slash}PF2-Pad110)"
      (pins GPU_1-110)
    )
    (net "unconnected-(GPU_1B-LCD_D5{slash}PD5-Pad145)"
      (pins GPU_1-145)
    )
    (net "unconnected-(GPU_1B-PB17-Pad161)"
      (pins GPU_1-161)
    )
    (net "unconnected-(GPU_1B-NDQ7{slash}SDC2_D7{slash}PC15-Pad165)"
      (pins GPU_1-165)
    )
    (net "unconnected-(GPU_1B-SDC0_CMD{slash}PF3-Pad111)"
      (pins GPU_1-111)
    )
    (net "unconnected-(GPU_1B-NDQ5{slash}SDC2_D5{slash}PC13-Pad167)"
      (pins GPU_1-167)
    )
    (net "unconnected-(GPU_1B-LCD_CLK{slash}PD24-Pad129)"
      (pins GPU_1-129)
    )
    (net "unconnected-(GPU_1B-PG9{slash}SPI1_CS0{slash}UART3_TX{slash}EINT9-Pad12)"
      (pins GPU_1-12)
    )
    (net "unconnected-(GPU_1B-LCD_D14{slash}PD14-Pad137)"
      (pins GPU_1-137)
    )
    (net "unconnected-(GPU_1B-NDQ4{slash}SDC2_D4{slash}PC12-Pad168)"
      (pins GPU_1-168)
    )
    (net "unconnected-(GPU_1B-PB4{slash}EINT18-Pad104)"
      (pins GPU_1-104)
    )
    (net "unconnected-(POWER_USB_C1-SHIELD-PadS1)_1"
      (pins POWER_USB_C1-S1@2)
    )
    (net "unconnected-(POWER_USB_C1-SHIELD-PadS1)_2"
      (pins POWER_USB_C1-S1@1)
    )
    (net "unconnected-(SD_SLOT_1-SHIELD-Pad9)"
      (pins SD_SLOT_1-9)
    )
    (net "unconnected-(SIM_SLOT_1-PadSH)"
      (pins SIM_SLOT_1-SH@4)
    )
    (net "unconnected-(SIM_SLOT_1-PadSH)_0"
      (pins SIM_SLOT_1-SH@8)
    )
    (net "unconnected-(SIM_SLOT_1-PadSH)_1"
      (pins SIM_SLOT_1-SH)
    )
    (net "unconnected-(SIM_SLOT_1-PadSH)_2"
      (pins SIM_SLOT_1-SH@3)
    )
    (net "unconnected-(SIM_SLOT_1-PadSH)_3"
      (pins SIM_SLOT_1-SH@2)
    )
    (net "unconnected-(SIM_SLOT_1-PadSH)_4"
      (pins SIM_SLOT_1-SH@7)
    )
    (net "Net-(ANT1-A)"
      (pins ANT1-1 SIM_CHIP1-32)
    )
    (net "unconnected-(SIM_SLOT_1-PadSH)_5"
      (pins SIM_SLOT_1-SH@1)
    )
    (net "unconnected-(SIM_SLOT_1-PadSH)_6"
      (pins SIM_SLOT_1-SH@5)
    )
    (net "unconnected-(SIM_SLOT_1-PadSH)_7"
      (pins SIM_SLOT_1-SH@9)
    )
    (net "unconnected-(SIM_SLOT_1-PadSH)_8"
      (pins SIM_SLOT_1-SH@6)
    )
    (class kicad_default "" +3.3V A0 A1 "A10{slash}AP" A11 "A12{slash}BC_N"
      A13 A14 A2 A3 A4 A5 A6 A7 A8 A9 CMD_F1 CMD_F2 CONN_NMI_N CTS1 DCD1 DQ00
      DQ01 DQ02 DQ03 DQ04 DQ05 DQ06 DQ07 DQ08 DQ09 DQ10 DQ11 DQ12 DQ13 DQ14
      DQ15 DTR1 GND GSM_GPIO_0 GSM_GPIO_1 GSM_IO GSM_RST GSM_STATUS GSM_VPP
      LDM_RAM MCU_PWR "Net-(ANT1-A)" "Net-(BRIDGE_CHIP1-GND-Pad14)" "Net-(CPU_1A-GND)"
      "Net-(CPU_1A-SVREF)" "Net-(CPU_GND_VDDQ1-Pad2)" "Net-(D1-A)" "Net-(DDR_RAM1-VDD-PadB2)"
      "Net-(DDR_RAM1-VREFCA)" "Net-(DDR_RAM1-VREFDQ)" "Net-(DDR_RAM1-VSS-PadA9)"
      "Net-(DDR_RAM1-VSSQ-PadB1)" "Net-(FLASH_MEM_MASS1-VDD)" "Net-(FLASH_MEM_MASS1-VSS)"
      "Net-(FLASH_MEM_OS1-VDD)" "Net-(FLASH_MEM_OS1-VSS)" "Net-(GND_R1-Pad2)"
      "Net-(J1-PadS)" "Net-(POWER_USB_C1-CC1)" "Net-(POWER_USB_C1-CC2)" "Net-(SD_SLOT_1-VDD)"
      "Net-(SD_SLOT_1-VSS)" "Net-(SIM_CHIP1-NETLIGHT)" "Net-(SIM_CHIP1-VBAT-Pad34)"
      "Net-(SIM_CHIP1-VDD_3V3)" "Net-(SIM_SLOT_1-GND)" "Net-(SIM_SLOT_1-VCC)"
      PWR_TST RAM_BA0 RAM_BA1 RAM_BA2 RAM_CAS_N RAM_CK RAM_CKE RAM_CK_N RAM_CS_N
      RAM_LDQS RAM_LDQS_N RAM_ODT RAM_RAS_N RAM_RST RAM_UDQS RAM_UDQS_N RAM_WE_N
      RESET RI1 RTC_IN RTC_OUT RTS1 RX1 RX2 SD0_F1 SD0_F2 SD1_F1 SD1_F2 SD2_F1
      SD2_F2 SD3_F1 SD3_F2 SD_CD_OR_DAT3 SD_CMD SD_DAT0 SD_DAT1 SD_DAT2 SND_IN
      TX1 TX2 UBOOT UDM_RAM VBUS_USBC VDD VREFCA VREFDQ VSSQ ZQ "unconnected-(BRIDGE_CHIP1-DM-Pad59)"
      "unconnected-(BRIDGE_CHIP1-DP-Pad60)" "unconnected-(BRIDGE_CHIP1-VDDOUT-Pad3)"
      "unconnected-(CPU_1A-AGND-Pad79)" "unconnected-(CPU_1A-DDR3_DM0-Pad29)"
      "unconnected-(CPU_1A-DDR3_DM1-Pad28)" "unconnected-(CPU_1A-HPBP-Pad75)"
      "unconnected-(CPU_1A-HPCOM-Pad77)" "unconnected-(CPU_1A-HPOUTL-Pad74)"
      "unconnected-(CPU_1A-HPOUTR-Pad78)" "unconnected-(CPU_1A-UDM0-Pad93)"
      "unconnected-(CPU_1A-UDM1-Pad95)" "unconnected-(CPU_1A-UDP0-Pad94)"
      "unconnected-(CPU_1A-UDP1-Pad96)" "unconnected-(CPU_1A-VRA1-Pad83)"
      "unconnected-(CPU_1A-VRA2-Pad82)" "unconnected-(CPU_1A-VRP-Pad80)" "unconnected-(DDR_RAM1-NC-PadJ1)"
      "unconnected-(DDR_RAM1-NC-PadJ9)" "unconnected-(DDR_RAM1-NC-PadL1)"
      "unconnected-(DDR_RAM1-NC-PadL9)" "unconnected-(DDR_RAM1-NC-PadM7)"
      "unconnected-(GPU_1B-CSI_D0{slash}SDC2_D0{slash}PE4-Pad118)" "unconnected-(GPU_1B-CSI_D1{slash}SDC2_D1{slash}PE5-Pad119)"
      "unconnected-(GPU_1B-CSI_D2{slash}SDC2_D2{slash}PE6-Pad120)" "unconnected-(GPU_1B-CSI_D3{slash}SDC2_D3{slash}PE7-Pad121)"
      "unconnected-(GPU_1B-CSI_D4{slash}SDC2_CMD{slash}PE8-Pad122)" "unconnected-(GPU_1B-CSI_D5{slash}SDC2_CLK{slash}PE9-Pad123)"
      "unconnected-(GPU_1B-CSI_D6{slash}UART1_TX{slash}PE10-Pad124)" "unconnected-(GPU_1B-CSI_D7{slash}UART1_RX{slash}PE11-Pad125)"
      "unconnected-(GPU_1B-CSI_HSYNC{slash}SPI2_MOSI{slash}PE2-Pad116)" "unconnected-(GPU_1B-CSI_MCLK{slash}SPI2_CLK{slash}EINT15{slash}PE1-Pad115)"
      "unconnected-(GPU_1B-CSI_PCLK{slash}SPI2_CS0{slash}EINT14{slash}PE0-Pad114)"
      "unconnected-(GPU_1B-CSI_VSYNC{slash}SPI2_MISO{slash}PE3-Pad117)" "unconnected-(GPU_1B-LCD_CLK{slash}PD24-Pad129)"
      "unconnected-(GPU_1B-LCD_D10{slash}PD10-Pad141)" "unconnected-(GPU_1B-LCD_D11{slash}PD11-Pad140)"
      "unconnected-(GPU_1B-LCD_D12{slash}PD12-Pad139)" "unconnected-(GPU_1B-LCD_D13{slash}PD13-Pad138)"
      "unconnected-(GPU_1B-LCD_D14{slash}PD14-Pad137)" "unconnected-(GPU_1B-LCD_D15{slash}PD15-Pad136)"
      "unconnected-(GPU_1B-LCD_D18{slash}PD18-Pad135)" "unconnected-(GPU_1B-LCD_D19{slash}PD19-Pad134)"
      "unconnected-(GPU_1B-LCD_D20{slash}PD20-Pad133)" "unconnected-(GPU_1B-LCD_D21{slash}PD21-Pad132)"
      "unconnected-(GPU_1B-LCD_D22{slash}PD22-Pad131)" "unconnected-(GPU_1B-LCD_D23{slash}PD23-Pad130)"
      "unconnected-(GPU_1B-LCD_D2{slash}PD2-Pad148)" "unconnected-(GPU_1B-LCD_D3{slash}PD3-Pad147)"
      "unconnected-(GPU_1B-LCD_D4{slash}PD4-Pad146)" "unconnected-(GPU_1B-LCD_D5{slash}PD5-Pad145)"
      "unconnected-(GPU_1B-LCD_D6{slash}PD6-Pad144)" "unconnected-(GPU_1B-LCD_D7{slash}PD7-Pad143)"
      "unconnected-(GPU_1B-LCD_DE{slash}PD25-Pad128)" "unconnected-(GPU_1B-LCD_HSYNC{slash}PD26-Pad127)"
      "unconnected-(GPU_1B-LCD_VSYNC{slash}PD27-Pad126)" "unconnected-(GPU_1B-NALE{slash}SPI0_MISO{slash}PC1-Pad7)"
      "unconnected-(GPU_1B-NCE0{slash}PC4-Pad2)" "unconnected-(GPU_1B-NCE1{slash}SPI0_CS0{slash}PC3-Pad3)"
      "unconnected-(GPU_1B-NCLE{slash}SPI0_CLK{slash}PC2-Pad6)" "unconnected-(GPU_1B-NDQ0{slash}SDC2_D0{slash}PC8-Pad174)"
      "unconnected-(GPU_1B-NDQ1{slash}SDC2_D1{slash}PC9-Pad172)" "unconnected-(GPU_1B-NDQ2{slash}SDC2_D2{slash}PC10-Pad171)"
      "unconnected-(GPU_1B-NDQ3{slash}SDC2_D3{slash}PC11-Pad170)" "unconnected-(GPU_1B-NDQ4{slash}SDC2_D4{slash}PC12-Pad168)"
      "unconnected-(GPU_1B-NDQ5{slash}SDC2_D5{slash}PC13-Pad167)" "unconnected-(GPU_1B-NDQ6{slash}SDC2_D6{slash}PC14-Pad166)"
      "unconnected-(GPU_1B-NDQ7{slash}SDC2_D7{slash}PC15-Pad165)" "unconnected-(GPU_1B-NDQS{slash}PC19-Pad162)"
      "unconnected-(GPU_1B-NRB0{slash}SDC2_CMD{slash}PC6-Pad176)" "unconnected-(GPU_1B-NRB1{slash}SDC2_CLK{slash}PC7-Pad175)"
      "unconnected-(GPU_1B-NRE{slash}PC5-Pad1)" "unconnected-(GPU_1B-NWE{slash}SPI0_MOSI{slash}PC0-Pad8)"
      "unconnected-(GPU_1B-PB10{slash}EINT24-Pad10)" "unconnected-(GPU_1B-PB15-Pad105)"
      "unconnected-(GPU_1B-PB16-Pad106)" "unconnected-(GPU_1B-PB17-Pad161)"
      "unconnected-(GPU_1B-PB18-Pad160)" "unconnected-(GPU_1B-PB2{slash}EINT16-Pad103)"
      "unconnected-(GPU_1B-PB3{slash}EINT17-Pad150)" "unconnected-(GPU_1B-PB4{slash}EINT18-Pad104)"
      "unconnected-(GPU_1B-PG0{slash}EINT0-Pad155)" "unconnected-(GPU_1B-PG10{slash}SPI1_CLK{slash}UART3_RX{slash}EINT10-Pad13)"
      "unconnected-(GPU_1B-PG11{slash}SPI1_MOSI{slash}UART3_CTS{slash}EINT11-Pad14)"
      "unconnected-(GPU_1B-PG12{slash}SPI1_MISO{slash}UART3_RTS{slash}EINT12-Pad15)"
      "unconnected-(GPU_1B-PG1{slash}EINT1-Pad154)" "unconnected-(GPU_1B-PG2{slash}EINT2-Pad153)"
      "unconnected-(GPU_1B-PG3{slash}UART1_TX{slash}EINT3-Pad152)" "unconnected-(GPU_1B-PG4{slash}UART1_RX{slash}EINT4-Pad151)"
      "unconnected-(GPU_1B-PG9{slash}SPI1_CS0{slash}UART3_TX{slash}EINT9-Pad12)"
      "unconnected-(GPU_1B-SDC0_CLK{slash}PF2-Pad110)" "unconnected-(GPU_1B-SDC0_CMD{slash}PF3-Pad111)"
      "unconnected-(GPU_1B-SDC0_D0{slash}PF1-Pad108)" "unconnected-(GPU_1B-SDC0_D1{slash}PF0-Pad107)"
      "unconnected-(GPU_1B-SDC0_D2{slash}PF5-Pad113)" "unconnected-(GPU_1B-SDC0_D3{slash}PF4-Pad112)"
      "unconnected-(GPU_1B-TWI0-SCK{slash}PB0-Pad101)" "unconnected-(GPU_1B-TWI0-SDA{slash}PB1-Pad102)"
      "unconnected-(J2-Pin_10-Pad10)" "unconnected-(J2-Pin_11-Pad11)" "unconnected-(J2-Pin_12-Pad12)"
      "unconnected-(J2-Pin_13-Pad13)" "unconnected-(J2-Pin_14-Pad14)" "unconnected-(J2-Pin_15-Pad15)"
      "unconnected-(J2-Pin_5-Pad5)" "unconnected-(J2-Pin_6-Pad6)" "unconnected-(J2-Pin_7-Pad7)"
      "unconnected-(J2-Pin_8-Pad8)" "unconnected-(J2-Pin_9-Pad9)" "unconnected-(POWER_USB_C1-SHIELD-PadS1)"
      "unconnected-(POWER_USB_C1-SHIELD-PadS1)_0" "unconnected-(POWER_USB_C1-SHIELD-PadS1)_1"
      "unconnected-(POWER_USB_C1-SHIELD-PadS1)_2" "unconnected-(SD_SLOT_1-SHIELD-Pad9)"
      "unconnected-(SIM_CHIP1-NC-Pad20)" "unconnected-(SIM_CHIP1-RTC_GPIO0-Pad11)"
      "unconnected-(SIM_CHIP1-SIM_VDD-Pad18)" "unconnected-(SIM_CHIP1-UART2_RXD-Pad23)"
      "unconnected-(SIM_CHIP1-UART2_TXD-Pad22)" "unconnected-(SIM_CHIP1-USB_DM-Pad26)"
      "unconnected-(SIM_CHIP1-USB_DP-Pad25)" "unconnected-(SIM_CHIP1-VDD_EXT-Pad40)"
      "unconnected-(SIM_CHIP1-~{RESET}-Pad28)" "unconnected-(SIM_SLOT_1-PadCSW)"
      "unconnected-(SIM_SLOT_1-PadDSW)" "unconnected-(SIM_SLOT_1-PadSH)" "unconnected-(SIM_SLOT_1-PadSH)_0"
      "unconnected-(SIM_SLOT_1-PadSH)_1" "unconnected-(SIM_SLOT_1-PadSH)_2"
      "unconnected-(SIM_SLOT_1-PadSH)_3" "unconnected-(SIM_SLOT_1-PadSH)_4"
      "unconnected-(SIM_SLOT_1-PadSH)_5" "unconnected-(SIM_SLOT_1-PadSH)_6"
      "unconnected-(SIM_SLOT_1-PadSH)_7" "unconnected-(SIM_SLOT_1-PadSH)_8"
      (circuit
        (use_via Via[0-1]_600:300_um)
      )
      (rule
        (width 200)
        (clearance 200)
      )
    )
  )
  (wiring
  )
)
