vendor_name = ModelSim
source_file = 1, D:/FPGA_WORK/work1_2/top.v
source_file = 1, D:/FPGA_WORK/work1_2/db/work1_2.cbx.xml
design_name = top
instance = comp, \led~output , led~output, top, 1
instance = comp, \dp[1]~input , dp[1]~input, top, 1
instance = comp, \dp[0]~input , dp[0]~input, top, 1
instance = comp, \dp[2]~input , dp[2]~input, top, 1
instance = comp, \led~0 , led~0, top, 1
