// Seed: 635083322
module module_0 (
    input tri0 module_0,
    output tri id_1,
    output supply0 id_2
);
  wire id_4;
  assign module_2.type_3 = 0;
  assign id_1 = 1;
  assign id_1 = id_0;
endmodule
module module_1 (
    input  wire id_0,
    output wire id_1
);
  supply1 id_3;
  assign id_3 = id_3 ^ 1;
  wire id_4;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input  tri0  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    output logic id_3
    , id_10,
    input  tri0  id_4,
    input  uwire id_5,
    output wire  id_6,
    input  wire  id_7,
    output uwire id_8
);
  always
    if (1) #1;
    else id_3 <= id_2 !== 1;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6
  );
endmodule
