$get_array16:
  LD 0 0
  LDC 8
  LD 0 1
  CGT
  TSEL $get_array16$_0_8 $get_array16$_8_16
$get_array16$_0_8:
  CAR
  LDC 4
  LD 0 1
  CGT
  TSEL $get_array16$_0_4 $get_array16$_4_8
$get_array16$_0_4:
  CAR
  LDC 2
  LD 0 1
  CGT
  TSEL $get_array16$_0_2 $get_array16$_2_4
$get_array16$_0_2:
  CAR
  LDC 1
  LD 0 1
  CGT
  TSEL $get_array16$_end_car $get_array16$_end_cdr
$get_array16$_2_4:
  CDR
  LDC 3
  LD 0 1
  CGT
  TSEL $get_array16$_end_car $get_array16$_end_cdr
$get_array16$_4_8:
  CDR
  LDC 6
  LD 0 1
  CGT
  TSEL $get_array16$_4_6 $get_array16$_6_8
$get_array16$_4_6:
  CAR
  LDC 5
  LD 0 1
  CGT
  TSEL $get_array16$_end_car $get_array16$_end_cdr
$get_array16$_6_8:
  CDR
  LDC 7
  LD 0 1
  CGT
  TSEL $get_array16$_end_car $get_array16$_end_cdr
$get_array16$_8_16:
  CDR
  LDC 12
  LD 0 1
  CGT
  TSEL $get_array16$_8_12 $get_array16$_12_16
$get_array16$_8_12:
  CAR
  LDC 10
  LD 0 1
  CGT
  TSEL $get_array16$_8_10 $get_array16$_10_12
$get_array16$_8_10:
  CAR
  LDC 9
  LD 0 1
  CGT
  TSEL $get_array16$_end_car $get_array16$_end_cdr
$get_array16$_10_12:
  CDR
  LDC 11
  LD 0 1
  CGT
  TSEL $get_array16$_end_car $get_array16$_end_cdr
$get_array16$_12_16:
  CDR
  LDC 14
  LD 0 1
  CGT
  TSEL $get_array16$_12_14 $get_array16$_14_16
$get_array16$_12_14:
  CAR
  LDC 13
  LD 0 1
  CGT
  TSEL $get_array16$_end_car $get_array16$_end_cdr
$get_array16$_14_16:
  CDR
  LDC 15
  LD 0 1
  CGT
  TSEL $get_array16$_end_car $get_array16$_end_cdr
$get_array16$_end_car:
  CAR
  RTN
$get_array16$_end_cdr:
  CDR
  RTN
$set_array16:
  LDC 0
  LDC 0
  LDC 0
  LDC 0
  LDF $set_array16$_0_16
  AP 4
  RTN
$set_array16$_0_16:
  LD 1 0
  LDC 8
  LD 1 1
  CGT
  TSEL $set_array16$_0_8 $set_array16$_8_16
$set_array16$_0_8:
  ST 1 0
  LD 1 0
  CDR
  ST 0 0
  LD 1 0
  CAR
  LDC 4
  LD 1 1
  CGT
  TSEL $set_array16$_0_4 $set_array16$_4_8
$set_array16$_0_4:
  ST 1 0
  LD 1 0
  CDR
  ST 0 1
  LD 1 0
  CAR
  LDC 2
  LD 1 1
  CGT
  TSEL $set_array16$_0_2 $set_array16$_2_4
$set_array16$_0_2:
  ST 1 0
  LD 1 0
  CDR
  ST 0 2
  LD 1 0
  CAR
  LDC 1
  LD 1 1
  CGT
  TSEL $set_array16$_0_1 $set_array16$_1_2
$set_array16$_0_1:
  ST 1 0
  LD 1 0
  CDR
  ST 0 3
  LD 1 2
  LD 0 3
  CONS
  LD 0 2
  CONS
  LD 0 1
  CONS
  LD 0 0
  CONS
  RTN
$set_array16$_1_2:
  ST 1 0
  LD 1 0
  CAR
  ST 0 3
  LD 0 3
  LD 1 2
  CONS
  LD 0 2
  CONS
  LD 0 1
  CONS
  LD 0 0
  CONS
  RTN
$set_array16$_2_4:
  ST 1 0
  LD 1 0
  CAR
  ST 0 2
  LD 1 0
  CDR
  LDC 3
  LD 1 1
  CGT
  TSEL $set_array16$_2_3 $set_array16$_3_4
$set_array16$_2_3:
  ST 1 0
  LD 1 0
  CDR
  ST 0 3
  LD 0 2
  LD 1 2
  LD 0 3
  CONS
  CONS
  LD 0 1
  CONS
  LD 0 0
  CONS
  RTN
$set_array16$_3_4:
  ST 1 0
  LD 1 0
  CAR
  ST 0 3
  LD 0 2
  LD 0 3
  LD 1 2
  CONS
  CONS
  LD 0 1
  CONS
  LD 0 0
  CONS
  RTN
$set_array16$_4_8:
  ST 1 0
  LD 1 0
  CAR
  ST 0 1
  LD 1 0
  CDR
  LDC 6
  LD 1 1
  CGT
  TSEL $set_array16$_4_6 $set_array16$_6_8
$set_array16$_4_6:
  ST 1 0
  LD 1 0
  CDR
  ST 0 2
  LD 1 0
  CAR
  LDC 5
  LD 1 1
  CGT
  TSEL $set_array16$_4_5 $set_array16$_5_6
$set_array16$_4_5:
  ST 1 0
  LD 1 0
  CDR
  ST 0 3
  LD 0 1
  LD 1 2
  LD 0 3
  CONS
  LD 0 2
  CONS
  CONS
  LD 0 0
  CONS
  RTN
$set_array16$_5_6:
  ST 1 0
  LD 1 0
  CAR
  ST 0 3
  LD 0 1
  LD 0 3
  LD 1 2
  CONS
  LD 0 2
  CONS
  CONS
  LD 0 0
  CONS
  RTN
$set_array16$_6_8:
  ST 1 0
  LD 1 0
  CAR
  ST 0 2
  LD 1 0
  CDR
  LDC 7
  LD 1 1
  CGT
  TSEL $set_array16$_6_7 $set_array16$_7_8
$set_array16$_6_7:
  ST 1 0
  LD 1 0
  CDR
  ST 0 3
  LD 0 1
  LD 0 2
  LD 1 2
  LD 0 3
  CONS
  CONS
  CONS
  LD 0 0
  CONS
  RTN
$set_array16$_7_8:
  ST 1 0
  LD 1 0
  CAR
  ST 0 3
  LD 0 1
  LD 0 2
  LD 0 3
  LD 1 2
  CONS
  CONS
  CONS
  LD 0 0
  CONS
  RTN
$set_array16$_8_16:
  ST 1 0
  LD 1 0
  CAR
  ST 0 0
  LD 1 0
  CDR
  LDC 12
  LD 1 1
  CGT
  TSEL $set_array16$_8_12 $set_array16$_12_16
$set_array16$_8_12:
  ST 1 0
  LD 1 0
  CDR
  ST 0 1
  LD 1 0
  CAR
  LDC 10
  LD 1 1
  CGT
  TSEL $set_array16$_8_10 $set_array16$_10_12
$set_array16$_8_10:
  ST 1 0
  LD 1 0
  CDR
  ST 0 2
  LD 1 0
  CAR
  LDC 9
  LD 1 1
  CGT
  TSEL $set_array16$_8_9 $set_array16$_9_10
$set_array16$_8_9:
  ST 1 0
  LD 1 0
  CDR
  ST 0 3
  LD 0 0
  LD 1 2
  LD 0 3
  CONS
  LD 0 2
  CONS
  LD 0 1
  CONS
  CONS
  RTN
$set_array16$_9_10:
  ST 1 0
  LD 1 0
  CAR
  ST 0 3
  LD 0 0
  LD 0 3
  LD 1 2
  CONS
  LD 0 2
  CONS
  LD 0 1
  CONS
  CONS
  RTN
$set_array16$_10_12:
  ST 1 0
  LD 1 0
  CAR
  ST 0 2
  LD 1 0
  CDR
  LDC 11
  LD 1 1
  CGT
  TSEL $set_array16$_10_11 $set_array16$_11_12
$set_array16$_10_11:
  ST 1 0
  LD 1 0
  CDR
  ST 0 3
  LD 0 0
  LD 0 2
  LD 1 2
  LD 0 3
  CONS
  CONS
  LD 0 1
  CONS
  CONS
  RTN
$set_array16$_11_12:
  ST 1 0
  LD 1 0
  CAR
  ST 0 3
  LD 0 0
  LD 0 2
  LD 0 3
  LD 1 2
  CONS
  CONS
  LD 0 1
  CONS
  CONS
  RTN
$set_array16$_12_16:
  ST 1 0
  LD 1 0
  CAR
  ST 0 1
  LD 1 0
  CDR
  LDC 14
  LD 1 1
  CGT
  TSEL $set_array16$_12_14 $set_array16$_14_16
$set_array16$_12_14:
  ST 1 0
  LD 1 0
  CDR
  ST 0 2
  LD 1 0
  CAR
  LDC 13
  LD 1 1
  CGT
  TSEL $set_array16$_12_13 $set_array16$_13_14
$set_array16$_12_13:
  ST 1 0
  LD 1 0
  CDR
  ST 0 3
  LD 0 0
  LD 0 1
  LD 1 2
  LD 0 3
  CONS
  LD 0 2
  CONS
  CONS
  CONS
  RTN
$set_array16$_13_14:
  ST 1 0
  LD 1 0
  CAR
  ST 0 3
  LD 0 0
  LD 0 1
  LD 0 3
  LD 1 2
  CONS
  LD 0 2
  CONS
  CONS
  CONS
  RTN
$set_array16$_14_16:
  ST 1 0
  LD 1 0
  CAR
  ST 0 2
  LD 1 0
  CDR
  LDC 15
  LD 1 1
  CGT
  TSEL $set_array16$_14_15 $set_array16$_15_16
$set_array16$_14_15:
  ST 1 0
  LD 1 0
  CDR
  ST 0 3
  LD 0 0
  LD 0 1
  LD 0 2
  LD 1 2
  LD 0 3
  CONS
  CONS
  CONS
  CONS
  RTN
$set_array16$_15_16:
  ST 1 0
  LD 1 0
  CAR
  ST 0 3
  LD 0 0
  LD 0 1
  LD 0 2
  LD 0 3
  LD 1 2
  CONS
  CONS
  CONS
  CONS
  RTN
$set_array2d16:
  LDC 0
  LDC 0
  LDC 0
  LDC 0
  LDF $set_array2d16$_0_16
  AP 4
  RTN
$set_array2d16$_0_16:
  LD 1 0
  LDC 8
  LD 1 1
  CGT
  TSEL $set_array2d16$_0_8 $set_array2d16$_8_16
$set_array2d16$_0_8:
  ST 1 0
  LD 1 0
  CDR
  ST 0 0
  LD 1 0
  CAR
  LDC 4
  LD 1 1
  CGT
  TSEL $set_array2d16$_0_4 $set_array2d16$_4_8
$set_array2d16$_0_4:
  ST 1 0
  LD 1 0
  CDR
  ST 0 1
  LD 1 0
  CAR
  LDC 2
  LD 1 1
  CGT
  TSEL $set_array2d16$_0_2 $set_array2d16$_2_4
$set_array2d16$_0_2:
  ST 1 0
  LD 1 0
  CDR
  ST 0 2
  LD 1 0
  CAR
  LDC 1
  LD 1 1
  CGT
  TSEL $set_array2d16$_0_1 $set_array2d16$_1_2
$set_array2d16$_0_1:
  ST 1 0
  LD 1 0
  CDR
  ST 0 3
  LD 1 0
  CAR
  LD 1 2
  LD 1 3
  LDF $set_array16
  AP 3
  ST 1 0
  LD 1 0
  LD 0 3
  CONS
  LD 0 2
  CONS
  LD 0 1
  CONS
  LD 0 0
  CONS
  RTN
$set_array2d16$_1_2:
  ST 1 0
  LD 1 0
  CAR
  ST 0 3
  LD 1 0
  CDR
  LD 1 2
  LD 1 3
  LDF $set_array16
  AP 3
  ST 1 0
  LD 0 3
  LD 1 0
  CONS
  LD 0 2
  CONS
  LD 0 1
  CONS
  LD 0 0
  CONS
  RTN
$set_array2d16$_2_4:
  ST 1 0
  LD 1 0
  CAR
  ST 0 2
  LD 1 0
  CDR
  LDC 3
  LD 1 1
  CGT
  TSEL $set_array2d16$_2_3 $set_array2d16$_3_4
$set_array2d16$_2_3:
  ST 1 0
  LD 1 0
  CDR
  ST 0 3
  LD 1 0
  CAR
  LD 1 2
  LD 1 3
  LDF $set_array16
  AP 3
  ST 1 0
  LD 0 2
  LD 1 0
  LD 0 3
  CONS
  CONS
  LD 0 1
  CONS
  LD 0 0
  CONS
  RTN
$set_array2d16$_3_4:
  ST 1 0
  LD 1 0
  CAR
  ST 0 3
  LD 1 0
  CDR
  LD 1 2
  LD 1 3
  LDF $set_array16
  AP 3
  ST 1 0
  LD 0 2
  LD 0 3
  LD 1 0
  CONS
  CONS
  LD 0 1
  CONS
  LD 0 0
  CONS
  RTN
$set_array2d16$_4_8:
  ST 1 0
  LD 1 0
  CAR
  ST 0 1
  LD 1 0
  CDR
  LDC 6
  LD 1 1
  CGT
  TSEL $set_array2d16$_4_6 $set_array2d16$_6_8
$set_array2d16$_4_6:
  ST 1 0
  LD 1 0
  CDR
  ST 0 2
  LD 1 0
  CAR
  LDC 5
  LD 1 1
  CGT
  TSEL $set_array2d16$_4_5 $set_array2d16$_5_6
$set_array2d16$_4_5:
  ST 1 0
  LD 1 0
  CDR
  ST 0 3
  LD 1 0
  CAR
  LD 1 2
  LD 1 3
  LDF $set_array16
  AP 3
  ST 1 0
  LD 0 1
  LD 1 0
  LD 0 3
  CONS
  LD 0 2
  CONS
  CONS
  LD 0 0
  CONS
  RTN
$set_array2d16$_5_6:
  ST 1 0
  LD 1 0
  CAR
  ST 0 3
  LD 1 0
  CDR
  LD 1 2
  LD 1 3
  LDF $set_array16
  AP 3
  ST 1 0
  LD 0 1
  LD 0 3
  LD 1 0
  CONS
  LD 0 2
  CONS
  CONS
  LD 0 0
  CONS
  RTN
$set_array2d16$_6_8:
  ST 1 0
  LD 1 0
  CAR
  ST 0 2
  LD 1 0
  CDR
  LDC 7
  LD 1 1
  CGT
  TSEL $set_array2d16$_6_7 $set_array2d16$_7_8
$set_array2d16$_6_7:
  ST 1 0
  LD 1 0
  CDR
  ST 0 3
  LD 1 0
  CAR
  LD 1 2
  LD 1 3
  LDF $set_array16
  AP 3
  ST 1 0
  LD 0 1
  LD 0 2
  LD 1 0
  LD 0 3
  CONS
  CONS
  CONS
  LD 0 0
  CONS
  RTN
$set_array2d16$_7_8:
  ST 1 0
  LD 1 0
  CAR
  ST 0 3
  LD 1 0
  CDR
  LD 1 2
  LD 1 3
  LDF $set_array16
  AP 3
  ST 1 0
  LD 0 1
  LD 0 2
  LD 0 3
  LD 1 0
  CONS
  CONS
  CONS
  LD 0 0
  CONS
  RTN
$set_array2d16$_8_16:
  ST 1 0
  LD 1 0
  CAR
  ST 0 0
  LD 1 0
  CDR
  LDC 12
  LD 1 1
  CGT
  TSEL $set_array2d16$_8_12 $set_array2d16$_12_16
$set_array2d16$_8_12:
  ST 1 0
  LD 1 0
  CDR
  ST 0 1
  LD 1 0
  CAR
  LDC 10
  LD 1 1
  CGT
  TSEL $set_array2d16$_8_10 $set_array2d16$_10_12
$set_array2d16$_8_10:
  ST 1 0
  LD 1 0
  CDR
  ST 0 2
  LD 1 0
  CAR
  LDC 9
  LD 1 1
  CGT
  TSEL $set_array2d16$_8_9 $set_array2d16$_9_10
$set_array2d16$_8_9:
  ST 1 0
  LD 1 0
  CDR
  ST 0 3
  LD 1 0
  CAR
  LD 1 2
  LD 1 3
  LDF $set_array16
  AP 3
  ST 1 0
  LD 0 0
  LD 1 0
  LD 0 3
  CONS
  LD 0 2
  CONS
  LD 0 1
  CONS
  CONS
  RTN
$set_array2d16$_9_10:
  ST 1 0
  LD 1 0
  CAR
  ST 0 3
  LD 1 0
  CDR
  LD 1 2
  LD 1 3
  LDF $set_array16
  AP 3
  ST 1 0
  LD 0 0
  LD 0 3
  LD 1 0
  CONS
  LD 0 2
  CONS
  LD 0 1
  CONS
  CONS
  RTN
$set_array2d16$_10_12:
  ST 1 0
  LD 1 0
  CAR
  ST 0 2
  LD 1 0
  CDR
  LDC 11
  LD 1 1
  CGT
  TSEL $set_array2d16$_10_11 $set_array2d16$_11_12
$set_array2d16$_10_11:
  ST 1 0
  LD 1 0
  CDR
  ST 0 3
  LD 1 0
  CAR
  LD 1 2
  LD 1 3
  LDF $set_array16
  AP 3
  ST 1 0
  LD 0 0
  LD 0 2
  LD 1 0
  LD 0 3
  CONS
  CONS
  LD 0 1
  CONS
  CONS
  RTN
$set_array2d16$_11_12:
  ST 1 0
  LD 1 0
  CAR
  ST 0 3
  LD 1 0
  CDR
  LD 1 2
  LD 1 3
  LDF $set_array16
  AP 3
  ST 1 0
  LD 0 0
  LD 0 2
  LD 0 3
  LD 1 0
  CONS
  CONS
  LD 0 1
  CONS
  CONS
  RTN
$set_array2d16$_12_16:
  ST 1 0
  LD 1 0
  CAR
  ST 0 1
  LD 1 0
  CDR
  LDC 14
  LD 1 1
  CGT
  TSEL $set_array2d16$_12_14 $set_array2d16$_14_16
$set_array2d16$_12_14:
  ST 1 0
  LD 1 0
  CDR
  ST 0 2
  LD 1 0
  CAR
  LDC 13
  LD 1 1
  CGT
  TSEL $set_array2d16$_12_13 $set_array2d16$_13_14
$set_array2d16$_12_13:
  ST 1 0
  LD 1 0
  CDR
  ST 0 3
  LD 1 0
  CAR
  LD 1 2
  LD 1 3
  LDF $set_array16
  AP 3
  ST 1 0
  LD 0 0
  LD 0 1
  LD 1 0
  LD 0 3
  CONS
  LD 0 2
  CONS
  CONS
  CONS
  RTN
$set_array2d16$_13_14:
  ST 1 0
  LD 1 0
  CAR
  ST 0 3
  LD 1 0
  CDR
  LD 1 2
  LD 1 3
  LDF $set_array16
  AP 3
  ST 1 0
  LD 0 0
  LD 0 1
  LD 0 3
  LD 1 0
  CONS
  LD 0 2
  CONS
  CONS
  CONS
  RTN
$set_array2d16$_14_16:
  ST 1 0
  LD 1 0
  CAR
  ST 0 2
  LD 1 0
  CDR
  LDC 15
  LD 1 1
  CGT
  TSEL $set_array2d16$_14_15 $set_array2d16$_15_16
$set_array2d16$_14_15:
  ST 1 0
  LD 1 0
  CDR
  ST 0 3
  LD 1 0
  CAR
  LD 1 2
  LD 1 3
  LDF $set_array16
  AP 3
  ST 1 0
  LD 0 0
  LD 0 1
  LD 0 2
  LD 1 0
  LD 0 3
  CONS
  CONS
  CONS
  CONS
  RTN
$set_array2d16$_15_16:
  ST 1 0
  LD 1 0
  CAR
  ST 0 3
  LD 1 0
  CDR
  LD 1 2
  LD 1 3
  LDF $set_array16
  AP 3
  ST 1 0
  LD 0 0
  LD 0 1
  LD 0 2
  LD 0 3
  LD 1 0
  CONS
  CONS
  CONS
  CONS
  RTN
