Timing Analyzer report for uc1
Sat Jun 18 18:02:58 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'MIR:MIR2|ALUC_OUT[0]'
 13. Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 16. Slow 1200mV 85C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 17. Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 18. Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Setup: 'nRST'
 20. Slow 1200mV 85C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 21. Slow 1200mV 85C Model Hold: 'nRST'
 22. Slow 1200mV 85C Model Hold: 'MIR:MIR2|ALUC_OUT[0]'
 23. Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 25. Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 27. Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 28. Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 29. Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 30. Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 32. Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 33. Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 85C Model Metastability Summary
 35. Slow 1200mV 0C Model Fmax Summary
 36. Slow 1200mV 0C Model Setup Summary
 37. Slow 1200mV 0C Model Hold Summary
 38. Slow 1200mV 0C Model Recovery Summary
 39. Slow 1200mV 0C Model Removal Summary
 40. Slow 1200mV 0C Model Minimum Pulse Width Summary
 41. Slow 1200mV 0C Model Setup: 'MIR:MIR2|ALUC_OUT[0]'
 42. Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 44. Slow 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 45. Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 46. Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 47. Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[1]'
 48. Slow 1200mV 0C Model Setup: 'nRST'
 49. Slow 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 50. Slow 1200mV 0C Model Hold: 'nRST'
 51. Slow 1200mV 0C Model Hold: 'MIR:MIR2|ALUC_OUT[0]'
 52. Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 54. Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[1]'
 55. Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 56. Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 57. Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 58. Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 59. Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 61. Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 63. Slow 1200mV 0C Model Metastability Summary
 64. Fast 1200mV 0C Model Setup Summary
 65. Fast 1200mV 0C Model Hold Summary
 66. Fast 1200mV 0C Model Recovery Summary
 67. Fast 1200mV 0C Model Removal Summary
 68. Fast 1200mV 0C Model Minimum Pulse Width Summary
 69. Fast 1200mV 0C Model Setup: 'MIR:MIR2|ALUC_OUT[0]'
 70. Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 72. Fast 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 73. Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 74. Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 75. Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[1]'
 76. Fast 1200mV 0C Model Setup: 'nRST'
 77. Fast 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 78. Fast 1200mV 0C Model Hold: 'nRST'
 79. Fast 1200mV 0C Model Hold: 'MIR:MIR2|ALUC_OUT[0]'
 80. Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 81. Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 82. Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[1]'
 83. Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 84. Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 85. Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 86. Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 87. Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 89. Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 90. Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 91. Fast 1200mV 0C Model Metastability Summary
 92. Multicorner Timing Analysis Summary
 93. Board Trace Model Assignments
 94. Input Transition Times
 95. Signal Integrity Metrics (Slow 1200mv 0c Model)
 96. Signal Integrity Metrics (Slow 1200mv 85c Model)
 97. Signal Integrity Metrics (Fast 1200mv 0c Model)
 98. Setup Transfers
 99. Hold Transfers
100. Recovery Transfers
101. Removal Transfers
102. Report TCCS
103. Report RSKM
104. Unconstrained Paths Summary
105. Clock Status Summary
106. Unconstrained Input Ports
107. Unconstrained Output Ports
108. Unconstrained Input Ports
109. Unconstrained Output Ports
110. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uc1                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.21        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.4%      ;
;     Processor 3            ;   1.9%      ;
;     Processors 4-16        ;   1.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                               ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                              ; Targets                                                                                                      ;
+----------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; de0_clk                                                                                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { de0_clk }                                                                                                  ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; Generated ; 40.000 ; 25.0 MHz   ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; de0_clk ; inst9|altpll_component|auto_generated|pll1|inclk[0] ; { inst9|altpll_component|auto_generated|pll1|clk[0] }                                                        ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; Generated ; 40.000 ; 25.0 MHz   ; 8.000  ; 28.000 ; 50.00      ; 2         ; 1           ; 72.0  ;        ;           ;            ; false    ; de0_clk ; inst9|altpll_component|auto_generated|pll1|inclk[0] ; { inst9|altpll_component|auto_generated|pll1|clk[1] }                                                        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; Generated ; 40.000 ; 25.0 MHz   ; 16.000 ; 36.000 ; 50.00      ; 2         ; 1           ; 144.0 ;        ;           ;            ; false    ; de0_clk ; inst9|altpll_component|auto_generated|pll1|inclk[0] ; { inst9|altpll_component|auto_generated|pll1|clk[2] }                                                        ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; Generated ; 40.000 ; 25.0 MHz   ; 24.000 ; 44.000 ; 50.00      ; 2         ; 1           ; 216.0 ;        ;           ;            ; false    ; de0_clk ; inst9|altpll_component|auto_generated|pll1|inclk[0] ; { inst9|altpll_component|auto_generated|pll1|clk[3] }                                                        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; Generated ; 40.000 ; 25.0 MHz   ; 32.000 ; 52.000 ; 50.00      ; 2         ; 1           ; 288.0 ;        ;           ;            ; false    ; de0_clk ; inst9|altpll_component|auto_generated|pll1|inclk[0] ; { inst9|altpll_component|auto_generated|pll1|clk[4] }                                                        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { MIR:MIR2|ALUC_OUT[0] }                                                                                     ;
; nRST                                                                                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { nRST }                                                                                                     ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 } ;
+----------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                             ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                               ; Note ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------+------+
; 83.32 MHz  ; 83.32 MHz       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ;      ;
; 157.48 MHz ; 157.48 MHz      ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ;      ;
; 166.22 MHz ; 166.22 MHz      ; MIR:MIR2|ALUC_OUT[0]                                                                                     ;      ;
; 444.25 MHz ; 444.25 MHz      ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ;      ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; -14.340 ; -219.295      ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -9.425  ; -731.887      ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; -7.823  ; -83.847       ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; -5.598  ; -79.664       ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -5.501  ; -64.825       ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; -4.846  ; -1858.750     ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; -2.255  ; -2.255        ;
; nRST                                                                                                     ; 1.415   ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -3.044 ; -5.984        ;
; nRST                                                                                                     ; -1.947 ; -1.947        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; -0.674 ; -1.511        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -0.081 ; -0.241        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 0.359  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 1.370  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 2.733  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 2.874  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[4] ; -2.197 ; -882.173      ;
; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.197 ; -32.646       ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; -2.190 ; -20.580       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.287 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.326 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.327 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; nRST                                                                                                     ; -3.000 ; -3.000        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -1.041 ; -101.830      ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 0.372  ; 0.000         ;
; de0_clk                                                                                                  ; 9.834  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 19.738 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 19.749 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 19.753 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 19.753 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 19.753 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MIR:MIR2|ALUC_OUT[0]'                                                                                                                                                                                                                                                              ;
+---------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+----------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                ; To Node          ; Launch Clock                                                                                             ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+----------------------+--------------+------------+------------+
; -14.340 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -6.908     ; 7.156      ;
; -14.030 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -7.058     ; 6.696      ;
; -13.731 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -6.799     ; 7.156      ;
; -13.421 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -6.949     ; 6.696      ;
; -13.280 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.283     ; 8.747      ;
; -13.264 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.302     ; 8.723      ;
; -13.252 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.299     ; 8.330      ;
; -13.155 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.292     ; 8.610      ;
; -13.053 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.290     ; 8.608      ;
; -12.978 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.292     ; 8.442      ;
; -12.957 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.433     ; 8.274      ;
; -12.954 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.452     ; 8.263      ;
; -12.942 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.449     ; 7.870      ;
; -12.889 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.392     ; 8.747      ;
; -12.889 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.284     ; 8.376      ;
; -12.873 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.411     ; 8.723      ;
; -12.861 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.408     ; 8.330      ;
; -12.850 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.283     ; 8.330      ;
; -12.845 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.442     ; 8.150      ;
; -12.764 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.401     ; 8.610      ;
; -12.743 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.440     ; 8.148      ;
; -12.740 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.285     ; 8.316      ;
; -12.722 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.284     ; 8.137      ;
; -12.662 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.399     ; 8.608      ;
; -12.655 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.442     ; 7.969      ;
; -12.652 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.434     ; 7.917      ;
; -12.616 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.286     ; 8.180      ;
; -12.587 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.401     ; 8.442      ;
; -12.585 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.301     ; 8.009      ;
; -12.583 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.284     ; 8.152      ;
; -12.579 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.434     ; 7.916      ;
; -12.566 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.542     ; 8.274      ;
; -12.564 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.435     ; 7.990      ;
; -12.563 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.561     ; 8.263      ;
; -12.558 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.299     ; 8.015      ;
; -12.551 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.558     ; 7.870      ;
; -12.545 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.433     ; 7.875      ;
; -12.514 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.451     ; 7.788      ;
; -12.498 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.393     ; 8.376      ;
; -12.491 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.449     ; 7.798      ;
; -12.474 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.284     ; 7.943      ;
; -12.459 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.392     ; 8.330      ;
; -12.454 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.551     ; 8.150      ;
; -12.440 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.436     ; 7.854      ;
; -12.352 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.549     ; 8.148      ;
; -12.349 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.394     ; 8.316      ;
; -12.331 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.393     ; 8.137      ;
; -12.318 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.434     ; 7.637      ;
; -12.287 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 1.171      ; 13.408     ;
; -12.273 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.434     ; 7.692      ;
; -12.264 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.551     ; 7.969      ;
; -12.261 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.543     ; 7.917      ;
; -12.225 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.395     ; 8.180      ;
; -12.194 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.410     ; 8.009      ;
; -12.192 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.393     ; 8.152      ;
; -12.188 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.543     ; 7.916      ;
; -12.173 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.544     ; 7.990      ;
; -12.167 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.408     ; 8.015      ;
; -12.154 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.542     ; 7.875      ;
; -12.123 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.560     ; 7.788      ;
; -12.100 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.558     ; 7.798      ;
; -12.083 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.393     ; 7.943      ;
; -12.049 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.545     ; 7.854      ;
; -11.956 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.286     ; 7.531      ;
; -11.927 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.543     ; 7.637      ;
; -11.882 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.543     ; 7.692      ;
; -11.794 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.171      ; 13.415     ;
; -11.780 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -4.436     ; 7.205      ;
; -11.565 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.395     ; 7.531      ;
; -11.399 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.671      ; 14.673     ;
; -11.389 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.545     ; 7.205      ;
; -11.374 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.687      ; 15.037     ;
; -11.327 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.668      ; 14.982     ;
; -11.238 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.678      ; 14.889     ;
; -11.116 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.680      ; 14.867     ;
; -11.101 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.678      ; 14.761     ;
; -11.039 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.685      ; 14.811     ;
; -11.020 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.687      ; 14.696     ;
; -10.952 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.686      ; 14.635     ;
; -10.924 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.686      ; 14.535     ;
; -10.915 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.684      ; 14.675     ;
; -10.892 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.671      ; 14.666     ;
; -10.874 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.687      ; 15.037     ;
; -10.820 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.668      ; 14.975     ;
; -10.787 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.669      ; 14.407     ;
; -10.738 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.678      ; 14.889     ;
; -10.705 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.671      ; 14.358     ;
; -10.646 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.686      ; 14.411     ;
; -10.609 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.680      ; 14.860     ;
; -10.594 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.678      ; 14.754     ;
; -10.581 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.686      ; 14.246     ;
; -10.532 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.685      ; 14.804     ;
; -10.513 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.687      ; 14.689     ;
; -10.445 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.686      ; 14.628     ;
; -10.424 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.686      ; 14.535     ;
; -10.408 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.684      ; 14.668     ;
; -10.287 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.669      ; 14.407     ;
; -10.255 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.684      ; 14.026     ;
; -10.205 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.671      ; 14.358     ;
; -10.139 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.686      ; 14.404     ;
+---------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -9.425 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.079     ; 10.007     ;
; -9.010 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[31]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.030     ; 3.415      ;
; -8.954 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.272      ; 9.887      ;
; -8.925 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.079     ; 10.007     ;
; -8.922 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[30]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.030     ; 3.327      ;
; -8.894 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[29]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.030     ; 3.299      ;
; -8.818 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.272      ; 9.751      ;
; -8.806 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[28]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.030     ; 3.211      ;
; -8.791 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~15         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.395     ; 2.831      ;
; -8.791 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~16         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.395     ; 2.831      ;
; -8.791 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~17         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.395     ; 2.831      ;
; -8.791 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~19         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.395     ; 2.831      ;
; -8.791 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~20         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.395     ; 2.831      ;
; -8.778 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[27]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.030     ; 3.183      ;
; -8.715 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~0          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.395     ; 2.755      ;
; -8.715 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~1          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.395     ; 2.755      ;
; -8.715 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~2          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.395     ; 2.755      ;
; -8.715 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~3          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.395     ; 2.755      ;
; -8.715 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~4          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.395     ; 2.755      ;
; -8.715 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~5          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.395     ; 2.755      ;
; -8.715 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~6          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.395     ; 2.755      ;
; -8.715 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~7          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.395     ; 2.755      ;
; -8.715 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~8          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.395     ; 2.755      ;
; -8.715 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~9          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.395     ; 2.755      ;
; -8.715 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~10         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.395     ; 2.755      ;
; -8.702 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.272      ; 9.635      ;
; -8.690 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[26]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.030     ; 3.095      ;
; -8.662 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[25]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.030     ; 3.067      ;
; -8.574 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[24]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.030     ; 2.979      ;
; -8.546 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[23]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.030     ; 2.951      ;
; -8.538 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.272      ; 9.471      ;
; -8.534 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~11         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.386     ; 2.583      ;
; -8.534 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~13         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.386     ; 2.583      ;
; -8.534 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~14         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.386     ; 2.583      ;
; -8.534 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~18         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.386     ; 2.583      ;
; -8.465 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.395     ; 2.505      ;
; -8.458 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[22]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.030     ; 2.863      ;
; -8.454 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.272      ; 9.887      ;
; -8.430 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[21]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.030     ; 2.835      ;
; -8.374 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~25         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.393     ; 2.416      ;
; -8.374 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~26         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.393     ; 2.416      ;
; -8.374 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~27         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.393     ; 2.416      ;
; -8.374 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~28         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.393     ; 2.416      ;
; -8.374 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~29         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.393     ; 2.416      ;
; -8.374 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~30         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.393     ; 2.416      ;
; -8.374 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~31         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.393     ; 2.416      ;
; -8.374 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~32         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.393     ; 2.416      ;
; -8.342 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[20]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.030     ; 2.747      ;
; -8.331 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~22         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.386     ; 2.380      ;
; -8.331 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~23         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.386     ; 2.380      ;
; -8.331 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~24         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.386     ; 2.380      ;
; -8.326 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~36         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.393     ; 2.368      ;
; -8.326 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~37         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.393     ; 2.368      ;
; -8.326 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~38         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.393     ; 2.368      ;
; -8.326 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~39         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.393     ; 2.368      ;
; -8.326 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~40         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.393     ; 2.368      ;
; -8.326 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~41         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.393     ; 2.368      ;
; -8.326 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~42         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.393     ; 2.368      ;
; -8.326 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~43         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.393     ; 2.368      ;
; -8.322 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.257     ; 2.500      ;
; -8.318 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.272      ; 9.751      ;
; -8.314 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[19]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.030     ; 2.719      ;
; -8.300 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.906     ; 2.829      ;
; -8.280 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.906     ; 2.809      ;
; -8.241 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~15         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.257     ; 2.419      ;
; -8.241 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~16         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.257     ; 2.419      ;
; -8.241 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~17         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.257     ; 2.419      ;
; -8.241 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~19         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.257     ; 2.419      ;
; -8.241 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~20         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.257     ; 2.419      ;
; -8.226 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[18]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.030     ; 2.631      ;
; -8.202 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.272      ; 9.635      ;
; -8.198 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[17]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.030     ; 2.603      ;
; -8.171 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.906     ; 2.700      ;
; -8.165 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~33         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.384     ; 2.216      ;
; -8.165 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~34         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.384     ; 2.216      ;
; -8.165 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~35         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.384     ; 2.216      ;
; -8.165 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~0          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.257     ; 2.343      ;
; -8.165 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~1          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.257     ; 2.343      ;
; -8.165 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~2          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.257     ; 2.343      ;
; -8.165 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~3          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.257     ; 2.343      ;
; -8.165 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~4          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.257     ; 2.343      ;
; -8.165 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~5          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.257     ; 2.343      ;
; -8.165 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~6          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.257     ; 2.343      ;
; -8.165 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~7          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.257     ; 2.343      ;
; -8.165 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~8          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.257     ; 2.343      ;
; -8.165 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~9          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.257     ; 2.343      ;
; -8.165 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~10         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.257     ; 2.343      ;
; -8.152 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.906     ; 2.681      ;
; -8.145 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.906     ; 2.674      ;
; -8.138 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.906     ; 2.667      ;
; -8.116 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[10]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.384     ; 2.167      ;
; -8.116 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~12         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.384     ; 2.167      ;
; -8.116 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~21         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.384     ; 2.167      ;
; -8.110 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[16]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.030     ; 2.515      ;
; -8.101 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[1]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.384     ; 2.152      ;
; -8.101 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[2]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.384     ; 2.152      ;
; -8.101 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[3]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.384     ; 2.152      ;
; -8.101 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[4]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.384     ; 2.152      ;
; -8.101 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[5]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.384     ; 2.152      ;
; -8.101 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[6]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.384     ; 2.152      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                               ;
+--------+------------------------+----------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node              ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -7.823 ; decoder:inst1|ALUC[0]  ; MIR:MIR2|ALUC_OUT[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -8.167     ; 0.091      ;
; -7.702 ; decoder:inst1|ALUC[2]  ; MIR:MIR2|ALUC_OUT[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -8.046     ; 0.091      ;
; -7.579 ; decoder:inst1|ALUC[1]  ; MIR:MIR2|ALUC_OUT[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.923     ; 0.091      ;
; -7.576 ; decoder:inst1|Sel_C[3] ; MIR:MIR2|SelC_OUT[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.920     ; 0.091      ;
; -7.576 ; decoder:inst1|Sel_C[1] ; MIR:MIR2|SelC_OUT[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.920     ; 0.091      ;
; -7.432 ; decoder:inst1|ALUC[0]  ; MIR:MIR2|ALUC_OUT[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -8.276     ; 0.091      ;
; -7.383 ; decoder:inst1|Sel_C[0] ; MIR:MIR2|SelC_OUT[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.727     ; 0.091      ;
; -7.381 ; decoder:inst1|Sel_C[5] ; MIR:MIR2|SelC_OUT[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.725     ; 0.091      ;
; -7.381 ; decoder:inst1|Sel_C[4] ; MIR:MIR2|SelC_OUT[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.725     ; 0.091      ;
; -7.358 ; decoder:inst1|ALUC[3]  ; MIR:MIR2|ALUC_OUT[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.702     ; 0.091      ;
; -7.351 ; decoder:inst1|Type[6]  ; MIR:MIR2|Type_OUT[6] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.695     ; 0.091      ;
; -7.311 ; decoder:inst1|ALUC[2]  ; MIR:MIR2|ALUC_OUT[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -8.155     ; 0.091      ;
; -7.222 ; decoder:inst1|Sel_C[2] ; MIR:MIR2|SelC_OUT[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.566     ; 0.091      ;
; -7.188 ; decoder:inst1|ALUC[1]  ; MIR:MIR2|ALUC_OUT[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -8.032     ; 0.091      ;
; -7.185 ; decoder:inst1|Sel_C[3] ; MIR:MIR2|SelC_OUT[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -8.029     ; 0.091      ;
; -7.185 ; decoder:inst1|Sel_C[1] ; MIR:MIR2|SelC_OUT[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -8.029     ; 0.091      ;
; -6.992 ; decoder:inst1|Sel_C[0] ; MIR:MIR2|SelC_OUT[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.836     ; 0.091      ;
; -6.990 ; decoder:inst1|Sel_C[5] ; MIR:MIR2|SelC_OUT[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.834     ; 0.091      ;
; -6.990 ; decoder:inst1|Sel_C[4] ; MIR:MIR2|SelC_OUT[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.834     ; 0.091      ;
; -6.967 ; decoder:inst1|ALUC[3]  ; MIR:MIR2|ALUC_OUT[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.811     ; 0.091      ;
; -6.960 ; decoder:inst1|Type[6]  ; MIR:MIR2|Type_OUT[6] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.804     ; 0.091      ;
; -6.831 ; decoder:inst1|Sel_C[2] ; MIR:MIR2|SelC_OUT[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.675     ; 0.091      ;
; -1.515 ; ALU:inst5|cy_out       ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.297     ; 0.653      ;
; -0.958 ; MIR:MIR2|ALUC_OUT[0]   ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.076     ; 1.516      ;
; -0.372 ; MIR:MIR2|ALUC_OUT[0]   ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.076     ; 1.430      ;
; 37.749 ; MIR:MIR2|ALUC_OUT[3]   ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.425     ; 1.821      ;
; 37.886 ; MIR:MIR2|ALUC_OUT[1]   ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 2.053      ;
; 37.913 ; MIR:MIR2|ALUC_OUT[2]   ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 2.025      ;
; 39.297 ; carry_block:inst8|cy   ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 0.637      ;
+--------+------------------------+----------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -5.598 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.076     ; 6.183      ;
; -5.598 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.076     ; 6.183      ;
; -5.559 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.068     ; 6.152      ;
; -5.559 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.068     ; 6.152      ;
; -5.559 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.068     ; 6.152      ;
; -5.340 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.283      ; 6.284      ;
; -5.340 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.283      ; 6.284      ;
; -5.340 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.283      ; 6.284      ;
; -5.098 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.076     ; 6.183      ;
; -5.098 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.076     ; 6.183      ;
; -5.059 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.068     ; 6.152      ;
; -5.059 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.068     ; 6.152      ;
; -5.059 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.068     ; 6.152      ;
; -4.840 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.283      ; 6.284      ;
; -4.840 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.283      ; 6.284      ;
; -4.840 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.283      ; 6.284      ;
; -4.836 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.079     ; 5.418      ;
; -4.793 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.076     ; 5.378      ;
; -4.650 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.276      ; 5.587      ;
; -4.530 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.276      ; 5.467      ;
; -4.470 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.276      ; 5.407      ;
; -4.470 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.276      ; 5.407      ;
; -4.416 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.076     ; 5.001      ;
; -4.336 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.079     ; 5.418      ;
; -4.293 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.076     ; 5.378      ;
; -4.150 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.276      ; 5.587      ;
; -4.030 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.276      ; 5.467      ;
; -3.963 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.276      ; 5.400      ;
; -3.963 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.276      ; 5.400      ;
; -3.916 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.076     ; 5.001      ;
; -3.606 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.079     ; 4.188      ;
; -3.106 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.079     ; 4.188      ;
; 5.173  ; MIR:MIR2|SelC_OUT[5]                                                                                     ; MIR:MIR3|SelC_OUT[5]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -0.510     ; 2.312      ;
; 5.485  ; MIR:MIR2|SelC_OUT[2]                                                                                     ; MIR:MIR3|SelC_OUT[2]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -0.510     ; 2.000      ;
; 5.685  ; MIR:MIR2|SelC_OUT[4]                                                                                     ; MIR:MIR3|SelC_OUT[4]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -0.510     ; 1.800      ;
; 5.723  ; MIR:MIR2|SelC_OUT[0]                                                                                     ; MIR:MIR3|SelC_OUT[0]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -0.510     ; 1.762      ;
; 5.763  ; MIR:MIR2|Type_OUT[6]                                                                                     ; MIR:MIR3|Type_OUT[6]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -0.174     ; 2.058      ;
; 6.154  ; MIR:MIR2|SelC_OUT[3]                                                                                     ; MIR:MIR3|SelC_OUT[3]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -0.145     ; 1.696      ;
; 6.582  ; MIR:MIR2|SelC_OUT[1]                                                                                     ; MIR:MIR3|SelC_OUT[1]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -0.145     ; 1.268      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.501 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.972      ; 11.292     ;
; -5.475 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.562      ; 11.725     ;
; -5.351 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.679      ; 11.718     ;
; -5.008 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.972      ; 11.299     ;
; -4.968 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.562      ; 11.718     ;
; -4.858 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.679      ; 11.725     ;
; -4.782 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.554      ; 11.073     ;
; -4.770 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.473      ; 11.102     ;
; -4.750 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.475      ; 11.084     ;
; -4.665 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.671      ; 11.073     ;
; -4.649 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.590      ; 11.098     ;
; -4.633 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.592      ; 11.084     ;
; -4.458 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.482      ; 10.801     ;
; -4.390 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.354      ; 10.717     ;
; -4.341 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.599      ; 10.801     ;
; -4.307 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.348      ; 10.603     ;
; -4.282 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.554      ; 11.073     ;
; -4.273 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.471      ; 10.717     ;
; -4.266 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.473      ; 11.098     ;
; -4.254 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.478      ; 10.525     ;
; -4.250 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.475      ; 11.084     ;
; -4.231 ; super_register_bank:inst2|Working_register[5]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.638      ; 9.382      ;
; -4.190 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.502      ; 10.526     ;
; -4.190 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.465      ; 10.603     ;
; -4.178 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.351      ; 10.477     ;
; -4.167 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.352      ; 10.464     ;
; -4.165 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.671      ; 11.073     ;
; -4.159 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.500      ; 10.495     ;
; -4.153 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.590      ; 11.102     ;
; -4.148 ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.638      ; 9.299      ;
; -4.137 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.595      ; 10.525     ;
; -4.133 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.592      ; 11.084     ;
; -4.106 ; super_register_bank:inst2|Working_register[6]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.638      ; 9.257      ;
; -4.073 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.619      ; 10.526     ;
; -4.061 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.468      ; 10.477     ;
; -4.050 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.469      ; 10.464     ;
; -4.042 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.617      ; 10.495     ;
; -3.958 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.482      ; 10.801     ;
; -3.940 ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.638      ; 9.091      ;
; -3.926 ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.248      ; 8.687      ;
; -3.890 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.354      ; 10.717     ;
; -3.861 ; super_register_bank:inst2|Working_register[10]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.645      ; 9.019      ;
; -3.850 ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.275      ; 8.638      ;
; -3.841 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.599      ; 10.801     ;
; -3.833 ; super_register_bank:inst2|Working_register[8]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.638      ; 8.984      ;
; -3.807 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.348      ; 10.603     ;
; -3.773 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.500      ; 10.387     ;
; -3.773 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.471      ; 10.717     ;
; -3.754 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.478      ; 10.525     ;
; -3.690 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.502      ; 10.526     ;
; -3.690 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.465      ; 10.603     ;
; -3.678 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.351      ; 10.477     ;
; -3.667 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.352      ; 10.464     ;
; -3.665 ; super_register_bank:inst2|Working_register[14]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.262      ; 8.440      ;
; -3.663 ; super_register_bank:inst2|Working_register[13]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.262      ; 8.438      ;
; -3.659 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.500      ; 10.495     ;
; -3.656 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.617      ; 10.387     ;
; -3.637 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.595      ; 10.525     ;
; -3.619 ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.262      ; 8.394      ;
; -3.605 ; super_register_bank:inst2|Working_register[12]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.262      ; 8.380      ;
; -3.573 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.619      ; 10.526     ;
; -3.561 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.468      ; 10.477     ;
; -3.550 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.469      ; 10.464     ;
; -3.542 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.617      ; 10.495     ;
; -3.404 ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.262      ; 8.179      ;
; -3.273 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.500      ; 10.387     ;
; -3.210 ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.262      ; 7.985      ;
; -3.156 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.617      ; 10.387     ;
; -3.096 ; super_register_bank:inst2|Working_register[9]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.262      ; 7.871      ;
; -2.939 ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.646      ; 8.098      ;
; -2.660 ; super_register_bank:inst2|Working_register[0]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.262      ; 7.435      ;
; -1.671 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.839      ; 7.416      ;
; -1.171 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.839      ; 7.416      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                                              ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                                        ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; -4.846 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r25[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.921     ; 1.860      ;
; -4.761 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r26[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.918     ; 1.778      ;
; -4.654 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r22[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.505     ; 2.084      ;
; -4.632 ; ALU:inst5|z[12] ; super_register_bank:inst2|r23[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.574     ; 1.993      ;
; -4.620 ; ALU:inst5|z[15] ; super_register_bank:inst2|r25[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.921     ; 1.634      ;
; -4.604 ; ALU:inst5|z[12] ; super_register_bank:inst2|r20[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.546     ; 1.993      ;
; -4.587 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r4[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.918     ; 1.604      ;
; -4.574 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r0[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.910     ; 1.599      ;
; -4.573 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r4[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.917     ; 1.591      ;
; -4.569 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r23[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.573     ; 1.931      ;
; -4.565 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r0[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.917     ; 1.583      ;
; -4.561 ; ALU:inst5|z[10] ; super_register_bank:inst2|Working_register[10] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.897     ; 1.599      ;
; -4.552 ; ALU:inst5|z[8]  ; super_register_bank:inst2|Working_register[8]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.892     ; 1.595      ;
; -4.551 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r25[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.912     ; 1.574      ;
; -4.536 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r0[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.919     ; 1.552      ;
; -4.533 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r24[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.600     ; 1.868      ;
; -4.525 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r11[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.909     ; 1.551      ;
; -4.519 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r6[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.901     ; 1.553      ;
; -4.503 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r9[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.922     ; 1.516      ;
; -4.497 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r0[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.901     ; 1.531      ;
; -4.496 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r9[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.923     ; 1.508      ;
; -4.494 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r0[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.903     ; 1.526      ;
; -4.493 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r9[2]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.908     ; 1.520      ;
; -4.486 ; ALU:inst5|z[13] ; super_register_bank:inst2|r0[13]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.910     ; 1.511      ;
; -4.477 ; ALU:inst5|z[10] ; super_register_bank:inst2|r9[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.891     ; 1.521      ;
; -4.457 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r9[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.924     ; 1.468      ;
; -4.448 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r9[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.901     ; 1.482      ;
; -4.448 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r7[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.544     ; 1.839      ;
; -4.448 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r27[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.596     ; 1.787      ;
; -4.444 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r11[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.919     ; 1.460      ;
; -4.437 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r11[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.903     ; 1.469      ;
; -4.431 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r9[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.921     ; 1.445      ;
; -4.430 ; ALU:inst5|z[14] ; super_register_bank:inst2|r0[14]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.912     ; 1.453      ;
; -4.427 ; ALU:inst5|z[15] ; super_register_bank:inst2|Working_register[15] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.548     ; 1.814      ;
; -4.426 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r11[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.905     ; 1.456      ;
; -4.425 ; ALU:inst5|z[1]  ; super_register_bank:inst2|Working_register[1]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.548     ; 1.812      ;
; -4.420 ; ALU:inst5|z[13] ; super_register_bank:inst2|r9[13]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.901     ; 1.454      ;
; -4.413 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r9[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.908     ; 1.440      ;
; -4.411 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r7[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.538     ; 1.808      ;
; -4.384 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r5[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.519     ; 1.800      ;
; -4.384 ; ALU:inst5|z[15] ; super_register_bank:inst2|r11[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.909     ; 1.410      ;
; -4.375 ; ALU:inst5|z[10] ; super_register_bank:inst2|r12[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.557     ; 1.753      ;
; -4.368 ; ALU:inst5|z[15] ; super_register_bank:inst2|r4[15]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.918     ; 1.385      ;
; -4.359 ; ALU:inst5|z[15] ; super_register_bank:inst2|r0[15]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.918     ; 1.376      ;
; -4.355 ; ALU:inst5|z[10] ; super_register_bank:inst2|r22[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.528     ; 1.762      ;
; -4.347 ; ALU:inst5|z[13] ; super_register_bank:inst2|r26[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.913     ; 1.369      ;
; -4.347 ; ALU:inst5|z[10] ; super_register_bank:inst2|r14[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.528     ; 1.754      ;
; -4.346 ; ALU:inst5|z[14] ; super_register_bank:inst2|r6[14]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.903     ; 1.378      ;
; -4.343 ; ALU:inst5|z[13] ; super_register_bank:inst2|r25[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.912     ; 1.366      ;
; -4.343 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r11[4]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.919     ; 1.359      ;
; -4.340 ; ALU:inst5|z[15] ; super_register_bank:inst2|r26[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.918     ; 1.357      ;
; -4.339 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r11[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.900     ; 1.374      ;
; -4.339 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r16[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.558     ; 1.716      ;
; -4.338 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r16[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.575     ; 1.698      ;
; -4.337 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r9[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.922     ; 1.350      ;
; -4.325 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r19[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.571     ; 1.689      ;
; -4.319 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r3[2]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.579     ; 1.675      ;
; -4.313 ; ALU:inst5|z[14] ; super_register_bank:inst2|r20[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.570     ; 1.678      ;
; -4.309 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r17[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.530     ; 1.714      ;
; -4.306 ; ALU:inst5|z[15] ; super_register_bank:inst2|r24[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.600     ; 1.641      ;
; -4.305 ; ALU:inst5|z[14] ; super_register_bank:inst2|r9[14]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.903     ; 1.337      ;
; -4.304 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r25[4]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.919     ; 1.320      ;
; -4.301 ; ALU:inst5|z[13] ; super_register_bank:inst2|r11[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.900     ; 1.336      ;
; -4.300 ; ALU:inst5|z[11] ; super_register_bank:inst2|r23[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.574     ; 1.661      ;
; -4.299 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r22[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.538     ; 1.696      ;
; -4.299 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r9[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.906     ; 1.328      ;
; -4.298 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r18[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.545     ; 1.688      ;
; -4.291 ; ALU:inst5|z[11] ; super_register_bank:inst2|r25[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.920     ; 1.306      ;
; -4.291 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r12[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.576     ; 1.650      ;
; -4.289 ; ALU:inst5|z[10] ; super_register_bank:inst2|r6[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.891     ; 1.333      ;
; -4.289 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r11[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.893     ; 1.331      ;
; -4.287 ; ALU:inst5|z[10] ; super_register_bank:inst2|r11[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.890     ; 1.332      ;
; -4.281 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r4[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.595     ; 1.621      ;
; -4.281 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r15[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.567     ; 1.649      ;
; -4.276 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r18[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.547     ; 1.664      ;
; -4.273 ; ALU:inst5|z[14] ; super_register_bank:inst2|r21[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.540     ; 1.668      ;
; -4.273 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r3[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.593     ; 1.615      ;
; -4.270 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r4[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.916     ; 1.289      ;
; -4.266 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r16[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.588     ; 1.613      ;
; -4.263 ; ALU:inst5|z[7]  ; super_register_bank:inst2|Working_register[7]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.908     ; 1.290      ;
; -4.261 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r4[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.588     ; 1.608      ;
; -4.261 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r0[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.916     ; 1.280      ;
; -4.260 ; ALU:inst5|z[12] ; super_register_bank:inst2|r0[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.918     ; 1.277      ;
; -4.260 ; ALU:inst5|z[11] ; super_register_bank:inst2|r0[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.918     ; 1.277      ;
; -4.256 ; ALU:inst5|z[12] ; super_register_bank:inst2|r6[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.909     ; 1.282      ;
; -4.254 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r14[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.547     ; 1.642      ;
; -4.253 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r12[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.580     ; 1.608      ;
; -4.253 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r19[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.589     ; 1.599      ;
; -4.253 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r17[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.564     ; 1.624      ;
; -4.251 ; ALU:inst5|z[14] ; super_register_bank:inst2|Working_register[14] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.541     ; 1.645      ;
; -4.249 ; ALU:inst5|z[11] ; super_register_bank:inst2|r9[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.909     ; 1.275      ;
; -4.249 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r2[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.586     ; 1.598      ;
; -4.244 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r16[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.582     ; 1.597      ;
; -4.243 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r2[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.572     ; 1.606      ;
; -4.243 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r2[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.585     ; 1.593      ;
; -4.242 ; ALU:inst5|z[11] ; super_register_bank:inst2|r26[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.917     ; 1.260      ;
; -4.242 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r11[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.920     ; 1.257      ;
; -4.240 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r1[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.561     ; 1.614      ;
; -4.237 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r24[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.591     ; 1.581      ;
; -4.237 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r1[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.563     ; 1.609      ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.255 ; fetch:inst4|PC[10]~1                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.868     ; 1.355      ;
; -2.017 ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.237      ; 2.722      ;
; -1.402 ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.237      ; 2.607      ;
; 4.992  ; fetch:inst4|PC[5]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.204     ; 2.832      ;
; 5.121  ; fetch:inst4|PC[2]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.204     ; 2.703      ;
; 5.156  ; fetch:inst4|PC[7]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.204     ; 2.668      ;
; 5.628  ; fetch:inst4|PC[3]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.204     ; 2.196      ;
; 5.696  ; fetch:inst4|PC[1]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.204     ; 2.128      ;
; 5.813  ; fetch:inst4|PC[6]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.204     ; 2.011      ;
; 5.851  ; fetch:inst4|PC[4]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.204     ; 1.973      ;
; 5.864  ; fetch:inst4|PC[0]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.204     ; 1.960      ;
; 6.933  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.577      ; 4.672      ;
; 26.928 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 28.000       ; 3.577      ; 4.677      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'nRST'                                                                                                                                                         ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.415 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 1.000        ; 5.134      ; 3.789      ;
; 1.445 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 1.000        ; 5.134      ; 3.759      ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.044 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.076      ; 5.258      ;
; -2.934 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.967      ; 5.259      ;
; -2.563 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.076      ; 5.259      ;
; -2.455 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.967      ; 5.258      ;
; -1.735 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.079      ; 6.570      ;
; -1.626 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.970      ; 6.570      ;
; -1.255 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.079      ; 6.570      ;
; -1.151 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.948      ; 7.023      ;
; -1.146 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.970      ; 6.570      ;
; -1.042 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.839      ; 7.023      ;
; -0.671 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.948      ; 7.023      ;
; -0.562 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.839      ; 7.023      ;
; -0.054 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.075      ; 8.247      ;
; 0.055  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.966      ; 8.247      ;
; 0.374  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.197      ; 8.797      ;
; 0.426  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.075      ; 8.247      ;
; 0.483  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.088      ; 8.797      ;
; 0.535  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.966      ; 8.247      ;
; 0.612  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.316      ; 7.154      ;
; 0.613  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.178      ; 7.017      ;
; 0.690  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.103      ; 9.019      ;
; 0.700  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.229      ; 9.155      ;
; 0.799  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.994      ; 9.019      ;
; 0.804  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.103      ; 9.133      ;
; 0.815  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.120      ; 9.161      ;
; 0.854  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.197      ; 8.797      ;
; 0.901  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.084      ; 9.211      ;
; 0.909  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.105      ; 9.240      ;
; 0.913  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.994      ; 9.133      ;
; 0.963  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.088      ; 8.797      ;
; 0.997  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.951      ; 9.174      ;
; 1.016  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.975      ; 9.217      ;
; 1.018  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.996      ; 9.240      ;
; 1.070  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.944      ; 9.240      ;
; 1.092  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.316      ; 7.154      ;
; 1.093  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.178      ; 7.017      ;
; 1.112  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.842      ; 9.180      ;
; 1.170  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.103      ; 9.019      ;
; 1.179  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.835      ; 9.240      ;
; 1.186  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.229      ; 9.161      ;
; 1.217  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.948      ; 9.391      ;
; 1.279  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.994      ; 9.019      ;
; 1.282  ; super_register_bank:inst2|Working_register[0]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.024      ; 6.886      ;
; 1.284  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.103      ; 9.133      ;
; 1.289  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.120      ; 9.155      ;
; 1.332  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.839      ; 9.397      ;
; 1.387  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.084      ; 9.217      ;
; 1.389  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.105      ; 9.240      ;
; 1.393  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.994      ; 9.133      ;
; 1.443  ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.392      ; 7.415      ;
; 1.483  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.951      ; 9.180      ;
; 1.490  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.975      ; 9.211      ;
; 1.498  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.996      ; 9.240      ;
; 1.550  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.944      ; 9.240      ;
; 1.586  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.842      ; 9.174      ;
; 1.659  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.835      ; 9.240      ;
; 1.703  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.948      ; 9.397      ;
; 1.704  ; super_register_bank:inst2|Working_register[9]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.024      ; 7.308      ;
; 1.753  ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.024      ; 7.357      ;
; 1.793  ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.024      ; 7.397      ;
; 1.806  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.839      ; 9.391      ;
; 2.186  ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.024      ; 7.790      ;
; 2.279  ; super_register_bank:inst2|Working_register[12]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.024      ; 7.883      ;
; 2.337  ; super_register_bank:inst2|Working_register[13]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.024      ; 7.941      ;
; 2.345  ; super_register_bank:inst2|Working_register[14]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.024      ; 7.949      ;
; 2.459  ; super_register_bank:inst2|Working_register[8]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.384      ; 8.423      ;
; 2.475  ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.037      ; 8.092      ;
; 2.531  ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.010      ; 8.121      ;
; 2.554  ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.384      ; 8.518      ;
; 2.562  ; super_register_bank:inst2|Working_register[10]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.392      ; 8.534      ;
; 2.708  ; super_register_bank:inst2|Working_register[6]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.384      ; 8.672      ;
; 2.751  ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.384      ; 8.715      ;
; 2.828  ; super_register_bank:inst2|Working_register[5]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.384      ; 8.792      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'nRST'                                                                                                                                                           ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.947 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 0.000        ; 5.445      ; 3.578      ;
; -1.930 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 0.000        ; 5.445      ; 3.595      ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MIR:MIR2|ALUC_OUT[0]'                                                                                                                                             ;
+--------+------------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node          ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; -0.674 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[2]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.824      ; 3.349      ;
; -0.481 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[12]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.839      ; 3.557      ;
; -0.356 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[11]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.839      ; 3.682      ;
; -0.163 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[2]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.824      ; 3.380      ;
; 0.066  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[12]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.839      ; 3.624      ;
; 0.229  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[11]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.839      ; 3.787      ;
; 0.260  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|cy_out ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.221      ; 1.680      ;
; 0.428  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[4]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.838      ; 4.465      ;
; 0.638  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.920      ; 4.638      ;
; 0.684  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|cy_out ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 1.221      ; 1.624      ;
; 0.707  ; constant_reg:inst6|k_out[11]                   ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.918      ; 4.705      ;
; 0.721  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[14]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.833      ; 4.753      ;
; 0.820  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[1]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.840      ; 4.859      ;
; 0.822  ; constant_reg:inst6|k_out[12]                   ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.563      ; 4.465      ;
; 0.847  ; super_register_bank:inst2|r0[12]               ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.918      ; 4.845      ;
; 0.913  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[10]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.821      ; 4.933      ;
; 0.925  ; super_register_bank:inst2|r0[2]                ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.902      ; 4.907      ;
; 0.956  ; carry_block:inst8|cy                           ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.914      ; 4.950      ;
; 0.982  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[4]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.838      ; 4.539      ;
; 0.993  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[5]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.837      ; 5.029      ;
; 1.013  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[13]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.831      ; 5.043      ;
; 1.024  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[8]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.824      ; 5.047      ;
; 1.057  ; constant_reg:inst6|k_out[2]                    ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.900      ; 5.037      ;
; 1.061  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.920      ; 5.061      ;
; 1.062  ; super_register_bank:inst2|Working_register[2]  ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.545      ; 4.687      ;
; 1.081  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.905      ; 5.066      ;
; 1.105  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[3]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.839      ; 5.143      ;
; 1.107  ; super_register_bank:inst2|r0[11]               ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.918      ; 5.105      ;
; 1.107  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[15]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.840      ; 5.146      ;
; 1.154  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[0]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.822      ; 5.175      ;
; 1.170  ; constant_reg:inst6|k_out[0]                    ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.541      ; 4.791      ;
; 1.177  ; constant_reg:inst6|k_out[14]                   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.557      ; 4.814      ;
; 1.183  ; carry_block:inst8|cy                           ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.915      ; 5.178      ;
; 1.183  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[9]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.831      ; 5.213      ;
; 1.186  ; super_register_bank:inst2|Working_register[12] ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.547      ; 4.813      ;
; 1.204  ; constant_reg:inst6|k_out[1]                    ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.541      ; 4.825      ;
; 1.224  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.919      ; 5.223      ;
; 1.251  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[14]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.833      ; 4.803      ;
; 1.254  ; super_register_bank:inst2|Working_register[11] ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.547      ; 4.881      ;
; 1.272  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[6]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.838      ; 5.309      ;
; 1.296  ; constant_reg:inst6|k_out[4]                    ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.914      ; 5.290      ;
; 1.311  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[7]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.840      ; 5.350      ;
; 1.320  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.914      ; 5.314      ;
; 1.326  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[1]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.840      ; 4.885      ;
; 1.346  ; constant_reg:inst6|k_out[6]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.907      ; 5.333      ;
; 1.350  ; carry_block:inst8|cy                           ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.915      ; 5.345      ;
; 1.402  ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.560      ; 5.042      ;
; 1.436  ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.913      ; 5.429      ;
; 1.460  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[10]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.821      ; 5.000      ;
; 1.494  ; constant_reg:inst6|k_out[0]                    ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.555      ; 5.129      ;
; 1.498  ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.919      ; 5.497      ;
; 1.504  ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.902      ; 5.486      ;
; 1.524  ; super_register_bank:inst2|r19[12]              ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.570      ; 5.174      ;
; 1.528  ; constant_reg:inst6|k_out[1]                    ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.555      ; 5.163      ;
; 1.532  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[5]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.837      ; 5.088      ;
; 1.551  ; constant_reg:inst6|k_out[2]                    ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.914      ; 5.545      ;
; 1.552  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[13]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.831      ; 5.102      ;
; 1.565  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[8]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.824      ; 5.108      ;
; 1.575  ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.911      ; 5.566      ;
; 1.582  ; constant_reg:inst6|k_out[3]                    ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.555      ; 5.217      ;
; 1.600  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.921      ; 5.601      ;
; 1.627  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[15]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.840      ; 5.186      ;
; 1.630  ; constant_reg:inst6|k_out[8]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.918      ; 5.628      ;
; 1.641  ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.566      ; 5.287      ;
; 1.643  ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.566      ; 5.289      ;
; 1.648  ; constant_reg:inst6|k_out[9]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.563      ; 5.291      ;
; 1.652  ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.904      ; 5.636      ;
; 1.659  ; constant_reg:inst6|k_out[0]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.556      ; 5.295      ;
; 1.662  ; constant_reg:inst6|k_out[4]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.915      ; 5.657      ;
; 1.664  ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.919      ; 5.663      ;
; 1.671  ; constant_reg:inst6|k_out[7]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.907      ; 5.658      ;
; 1.672  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[3]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.839      ; 5.230      ;
; 1.674  ; carry_block:inst8|cy                           ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.900      ; 5.654      ;
; 1.676  ; constant_reg:inst6|k_out[7]                    ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.908      ; 5.664      ;
; 1.677  ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.911      ; 5.668      ;
; 1.680  ; constant_reg:inst6|k_out[6]                    ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.907      ; 5.667      ;
; 1.681  ; constant_reg:inst6|k_out[1]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.556      ; 5.317      ;
; 1.684  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[0]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.822      ; 5.225      ;
; 1.685  ; carry_block:inst8|cy                           ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.900      ; 5.665      ;
; 1.685  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[9]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.831      ; 5.235      ;
; 1.699  ; carry_block:inst8|cy                           ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.909      ; 5.688      ;
; 1.709  ; carry_block:inst8|cy                           ; ALU:inst5|z[6]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.914      ; 5.703      ;
; 1.714  ; super_register_bank:inst2|r23[12]              ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.574      ; 5.368      ;
; 1.728  ; constant_reg:inst6|k_out[5]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.907      ; 5.715      ;
; 1.737  ; constant_reg:inst6|k_out[10]                   ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.563      ; 5.380      ;
; 1.737  ; constant_reg:inst6|k_out[3]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.556      ; 5.373      ;
; 1.743  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.920      ; 5.743      ;
; 1.746  ; carry_block:inst8|cy                           ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.897      ; 5.723      ;
; 1.747  ; constant_reg:inst6|k_out[2]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.915      ; 5.742      ;
; 1.754  ; carry_block:inst8|cy                           ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.915      ; 5.749      ;
; 1.759  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.912      ; 5.751      ;
; 1.768  ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.551      ; 5.399      ;
; 1.771  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.921      ; 5.772      ;
; 1.779  ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.551      ; 5.410      ;
; 1.779  ; super_register_bank:inst2|r18[12]              ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.544      ; 5.403      ;
; 1.783  ; carry_block:inst8|cy                           ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.907      ; 5.770      ;
; 1.789  ; super_register_bank:inst2|r0[14]               ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.912      ; 5.781      ;
; 1.800  ; carry_block:inst8|cy                           ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.913      ; 5.793      ;
; 1.803  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[6]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.838      ; 5.360      ;
; 1.809  ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.920      ; 5.809      ;
+--------+------------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+---------------------------------------------------+------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.081 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~8          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.415      ; 3.491      ;
; -0.081 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~9          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.415      ; 3.491      ;
; -0.079 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~10         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.415      ; 3.493      ;
; 0.032  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~0          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.415      ; 3.604      ;
; 0.035  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~3          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.415      ; 3.607      ;
; 0.035  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~6          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.415      ; 3.607      ;
; 0.036  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~2          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.415      ; 3.608      ;
; 0.036  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~4          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.415      ; 3.608      ;
; 0.036  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~16         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.415      ; 3.608      ;
; 0.037  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~7          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.415      ; 3.609      ;
; 0.037  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~1          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.415      ; 3.609      ;
; 0.400  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~19         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.415      ; 3.972      ;
; 0.495  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[11]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.079      ;
; 0.497  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.081      ;
; 0.524  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[9]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.781      ; 4.462      ;
; 0.555  ; fetch:inst4|tos[19]                               ; fetch:inst4|tos[19]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.788      ;
; 0.556  ; fetch:inst4|tos[31]                               ; fetch:inst4|tos[31]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.789      ;
; 0.556  ; fetch:inst4|tos[21]                               ; fetch:inst4|tos[21]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.789      ;
; 0.557  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~5          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.415      ; 4.129      ;
; 0.557  ; fetch:inst4|tos[22]                               ; fetch:inst4|tos[22]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.790      ;
; 0.558  ; fetch:inst4|tos[14]                               ; fetch:inst4|tos[14]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.791      ;
; 0.558  ; fetch:inst4|tos[23]                               ; fetch:inst4|tos[23]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.791      ;
; 0.558  ; fetch:inst4|tos[25]                               ; fetch:inst4|tos[25]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.791      ;
; 0.559  ; fetch:inst4|tos[30]                               ; fetch:inst4|tos[30]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.792      ;
; 0.559  ; fetch:inst4|tos[12]                               ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.792      ;
; 0.560  ; fetch:inst4|tos[26]                               ; fetch:inst4|tos[26]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.793      ;
; 0.560  ; fetch:inst4|tos[28]                               ; fetch:inst4|tos[28]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.793      ;
; 0.569  ; fetch:inst4|tos[3]                                ; fetch:inst4|tos[3]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.570  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[5]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.571  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[6]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[9]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.574  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[10]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.590  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[11]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.174      ;
; 0.592  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.176      ;
; 0.596  ; fetch:inst4|tos[0]                                ; fetch:inst4|tos[0]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.829      ;
; 0.607  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[13]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.191      ;
; 0.609  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[14]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.193      ;
; 0.636  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[8]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.781      ; 4.574      ;
; 0.651  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[7]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.781      ; 4.589      ;
; 0.659  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~17         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.415      ; 4.231      ;
; 0.669  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~14         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.424      ; 4.250      ;
; 0.676  ; fetch:inst4|tos[18]                               ; fetch:inst4|tos[18]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.909      ;
; 0.676  ; fetch:inst4|tos[20]                               ; fetch:inst4|tos[20]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.909      ;
; 0.676  ; fetch:inst4|tos[11]                               ; fetch:inst4|tos[11]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.909      ;
; 0.677  ; fetch:inst4|tos[13]                               ; fetch:inst4|tos[13]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.910      ;
; 0.678  ; fetch:inst4|tos[29]                               ; fetch:inst4|tos[29]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.911      ;
; 0.679  ; fetch:inst4|tos[24]                               ; fetch:inst4|tos[24]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.912      ;
; 0.685  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~15         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.415      ; 4.257      ;
; 0.691  ; fetch:inst4|tos[4]                                ; fetch:inst4|tos[4]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.909      ;
; 0.691  ; fetch:inst4|tos[15]                               ; fetch:inst4|tos[15]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.924      ;
; 0.694  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[8]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.912      ;
; 0.695  ; fetch:inst4|tos[7]                                ; fetch:inst4|tos[7]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.913      ;
; 0.702  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[13]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.286      ;
; 0.703  ; fetch:inst4|tos[2]                                ; fetch:inst4|tos[2]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.921      ;
; 0.704  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[14]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.288      ;
; 0.713  ; fetch:inst4|tos[17]                               ; fetch:inst4|tos[17]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.946      ;
; 0.717  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[11]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.301      ;
; 0.718  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[16]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.305      ;
; 0.719  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.303      ;
; 0.719  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[15]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.303      ;
; 0.721  ; fetch:inst4|PC[10]~_emulated                      ; fetch:inst4|stack~10         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.939      ;
; 0.728  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[11]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.312      ;
; 0.730  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.314      ;
; 0.743  ; fetch:inst4|tos[1]                                ; fetch:inst4|tos[1]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.961      ;
; 0.758  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.415      ; 4.330      ;
; 0.770  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[0]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.781      ; 4.708      ;
; 0.771  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~38         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.417      ; 4.345      ;
; 0.781  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[5]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.781      ; 4.719      ;
; 0.793  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[6]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.781      ; 4.731      ;
; 0.795  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~42         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.417      ; 4.369      ;
; 0.813  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[11]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.397      ;
; 0.813  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[16]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.400      ;
; 0.814  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[15]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.398      ;
; 0.815  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.399      ;
; 0.822  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~31         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.417      ; 4.396      ;
; 0.826  ; fetch:inst4|tos[7]                                ; fetch:inst4|tos[11]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.410      ;
; 0.828  ; fetch:inst4|tos[7]                                ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.412      ;
; 0.828  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[17]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.415      ;
; 0.829  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[13]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.413      ;
; 0.830  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[18]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.417      ;
; 0.830  ; fetch:inst4|tos[19]                               ; fetch:inst4|tos[20]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.063      ;
; 0.831  ; fetch:inst4|tos[21]                               ; fetch:inst4|tos[22]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.064      ;
; 0.831  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[14]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.415      ;
; 0.832  ; fetch:inst4|tos[25]                               ; fetch:inst4|tos[26]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.065      ;
; 0.832  ; fetch:inst4|tos[23]                               ; fetch:inst4|tos[24]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.065      ;
; 0.840  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[13]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.424      ;
; 0.842  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[14]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.426      ;
; 0.844  ; fetch:inst4|tos[3]                                ; fetch:inst4|tos[4]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844  ; fetch:inst4|tos[14]                               ; fetch:inst4|tos[16]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.080      ;
; 0.845  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[6]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845  ; fetch:inst4|tos[22]                               ; fetch:inst4|tos[23]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.078      ;
; 0.845  ; fetch:inst4|tos[14]                               ; fetch:inst4|tos[15]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.078      ;
; 0.846  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[10]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.846  ; fetch:inst4|tos[30]                               ; fetch:inst4|tos[31]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.079      ;
; 0.846  ; fetch:inst4|tos[12]                               ; fetch:inst4|tos[13]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.079      ;
; 0.847  ; fetch:inst4|tos[26]                               ; fetch:inst4|tos[27]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.080      ;
; 0.847  ; fetch:inst4|tos[28]                               ; fetch:inst4|tos[29]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.080      ;
; 0.847  ; fetch:inst4|tos[22]                               ; fetch:inst4|tos[24]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.080      ;
; 0.848  ; fetch:inst4|tos[12]                               ; fetch:inst4|tos[14]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.081      ;
; 0.849  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~23         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.424      ; 4.430      ;
+--------+---------------------------------------------------+------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                               ;
+-------+------------------------+----------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node              ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.359 ; carry_block:inst8|cy   ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.566 ; MIR:MIR2|ALUC_OUT[0]   ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.326      ; 1.348      ;
; 1.156 ; MIR:MIR2|ALUC_OUT[0]   ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.326      ; 1.438      ;
; 1.540 ; MIR:MIR2|ALUC_OUT[2]   ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 1.762      ;
; 1.569 ; MIR:MIR2|ALUC_OUT[1]   ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.792      ;
; 1.622 ; ALU:inst5|cy_out       ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -0.845     ; 0.534      ;
; 1.756 ; MIR:MIR2|ALUC_OUT[3]   ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.288     ; 1.625      ;
; 5.464 ; decoder:inst1|Sel_C[2] ; MIR:MIR2|SelC_OUT[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.662     ; 0.059      ;
; 5.589 ; decoder:inst1|Type[6]  ; MIR:MIR2|Type_OUT[6] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.787     ; 0.059      ;
; 5.594 ; decoder:inst1|ALUC[3]  ; MIR:MIR2|ALUC_OUT[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.792     ; 0.059      ;
; 5.616 ; decoder:inst1|Sel_C[5] ; MIR:MIR2|SelC_OUT[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.814     ; 0.059      ;
; 5.616 ; decoder:inst1|Sel_C[4] ; MIR:MIR2|SelC_OUT[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.814     ; 0.059      ;
; 5.618 ; decoder:inst1|Sel_C[0] ; MIR:MIR2|SelC_OUT[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.816     ; 0.059      ;
; 5.832 ; decoder:inst1|Sel_C[1] ; MIR:MIR2|SelC_OUT[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -6.030     ; 0.059      ;
; 5.833 ; decoder:inst1|Sel_C[3] ; MIR:MIR2|SelC_OUT[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -6.031     ; 0.059      ;
; 5.835 ; decoder:inst1|ALUC[1]  ; MIR:MIR2|ALUC_OUT[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -6.033     ; 0.059      ;
; 5.953 ; decoder:inst1|ALUC[2]  ; MIR:MIR2|ALUC_OUT[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -6.151     ; 0.059      ;
; 6.032 ; decoder:inst1|ALUC[0]  ; MIR:MIR2|ALUC_OUT[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -6.230     ; 0.059      ;
; 6.081 ; decoder:inst1|Sel_C[2] ; MIR:MIR2|SelC_OUT[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.779     ; 0.059      ;
; 6.206 ; decoder:inst1|Type[6]  ; MIR:MIR2|Type_OUT[6] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.904     ; 0.059      ;
; 6.211 ; decoder:inst1|ALUC[3]  ; MIR:MIR2|ALUC_OUT[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.909     ; 0.059      ;
; 6.233 ; decoder:inst1|Sel_C[5] ; MIR:MIR2|SelC_OUT[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.931     ; 0.059      ;
; 6.233 ; decoder:inst1|Sel_C[4] ; MIR:MIR2|SelC_OUT[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.931     ; 0.059      ;
; 6.235 ; decoder:inst1|Sel_C[0] ; MIR:MIR2|SelC_OUT[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.933     ; 0.059      ;
; 6.449 ; decoder:inst1|Sel_C[1] ; MIR:MIR2|SelC_OUT[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -6.147     ; 0.059      ;
; 6.450 ; decoder:inst1|Sel_C[3] ; MIR:MIR2|SelC_OUT[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -6.148     ; 0.059      ;
; 6.452 ; decoder:inst1|ALUC[1]  ; MIR:MIR2|ALUC_OUT[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -6.150     ; 0.059      ;
; 6.570 ; decoder:inst1|ALUC[2]  ; MIR:MIR2|ALUC_OUT[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -6.268     ; 0.059      ;
; 6.649 ; decoder:inst1|ALUC[0]  ; MIR:MIR2|ALUC_OUT[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -6.347     ; 0.059      ;
+-------+------------------------+----------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.370  ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.638      ; 2.305      ;
; 1.957  ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.638      ; 2.392      ;
; 2.140  ; fetch:inst4|PC[10]~1                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.404     ; 1.033      ;
; 12.273 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -12.000      ; 3.730      ; 4.210      ;
; 32.276 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 3.730      ; 4.213      ;
; 33.458 ; fetch:inst4|PC[0]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.118      ; 1.783      ;
; 33.472 ; fetch:inst4|PC[4]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.118      ; 1.797      ;
; 33.509 ; fetch:inst4|PC[6]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.118      ; 1.834      ;
; 33.615 ; fetch:inst4|PC[1]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.118      ; 1.940      ;
; 33.683 ; fetch:inst4|PC[3]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.118      ; 2.008      ;
; 34.134 ; fetch:inst4|PC[7]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.118      ; 2.459      ;
; 34.186 ; fetch:inst4|PC[2]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.118      ; 2.511      ;
; 34.254 ; fetch:inst4|PC[5]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.118      ; 2.579      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                                             ;
+-------+-----------------+-----------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                       ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; 2.733 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r25[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.931     ; 0.059      ;
; 3.110 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r23[1]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.977     ; 0.390      ;
; 3.120 ; ALU:inst5|z[15] ; super_register_bank:inst2|r23[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.978     ; 0.399      ;
; 3.121 ; ALU:inst5|z[13] ; super_register_bank:inst2|r15[13]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.979     ; 0.399      ;
; 3.213 ; ALU:inst5|z[12] ; super_register_bank:inst2|r22[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.948     ; 0.522      ;
; 3.233 ; ALU:inst5|z[14] ; super_register_bank:inst2|r23[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.942     ; 0.548      ;
; 3.233 ; ALU:inst5|z[11] ; super_register_bank:inst2|r22[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.948     ; 0.542      ;
; 3.243 ; ALU:inst5|z[10] ; super_register_bank:inst2|r10[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.957     ; 0.543      ;
; 3.259 ; ALU:inst5|z[14] ; super_register_bank:inst2|r27[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.971     ; 0.545      ;
; 3.365 ; ALU:inst5|z[11] ; super_register_bank:inst2|r18[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.973     ; 0.649      ;
; 3.385 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r22[1]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.948     ; 0.694      ;
; 3.388 ; ALU:inst5|z[13] ; super_register_bank:inst2|r7[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.950     ; 0.695      ;
; 3.403 ; ALU:inst5|z[14] ; super_register_bank:inst2|r17[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.951     ; 0.709      ;
; 3.421 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r15[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.003     ; 0.675      ;
; 3.431 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r7[4]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.974     ; 0.714      ;
; 3.475 ; ALU:inst5|z[14] ; super_register_bank:inst2|r16[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.980     ; 0.752      ;
; 3.479 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r13[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.946     ; 0.790      ;
; 3.482 ; ALU:inst5|z[11] ; super_register_bank:inst2|r14[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.975     ; 0.764      ;
; 3.491 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r21[8]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.972     ; 0.776      ;
; 3.494 ; ALU:inst5|z[3]  ; super_register_bank:inst2|Working_register[3] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.352     ; 0.399      ;
; 3.505 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r25[6]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.947     ; 0.815      ;
; 3.508 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r18[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.975     ; 0.790      ;
; 3.514 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r25[8]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.933     ; 0.838      ;
; 3.517 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r25[5]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.946     ; 0.828      ;
; 3.521 ; ALU:inst5|z[4]  ; super_register_bank:inst2|Working_register[4] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.960     ; 0.818      ;
; 3.526 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r6[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.972     ; 0.811      ;
; 3.529 ; ALU:inst5|z[10] ; super_register_bank:inst2|r8[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.959     ; 0.827      ;
; 3.565 ; ALU:inst5|z[14] ; super_register_bank:inst2|r13[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.001     ; 0.821      ;
; 3.574 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r25[7]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.949     ; 0.882      ;
; 3.576 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r6[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.986     ; 0.847      ;
; 3.589 ; ALU:inst5|z[11] ; super_register_bank:inst2|r21[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.975     ; 0.871      ;
; 3.596 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r27[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.960     ; 0.893      ;
; 3.597 ; ALU:inst5|z[12] ; super_register_bank:inst2|r18[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.973     ; 0.881      ;
; 3.601 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r15[9]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.997     ; 0.861      ;
; 3.629 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r17[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.975     ; 0.911      ;
; 3.630 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r5[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.946     ; 0.941      ;
; 3.635 ; ALU:inst5|z[5]  ; super_register_bank:inst2|Working_register[5] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.350     ; 0.542      ;
; 3.638 ; ALU:inst5|z[10] ; super_register_bank:inst2|r18[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.974     ; 0.921      ;
; 3.640 ; ALU:inst5|z[13] ; super_register_bank:inst2|r17[13]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.949     ; 0.948      ;
; 3.640 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r7[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.942     ; 0.955      ;
; 3.647 ; ALU:inst5|z[12] ; super_register_bank:inst2|r15[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.005     ; 0.899      ;
; 3.649 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r8[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.971     ; 0.935      ;
; 3.657 ; ALU:inst5|z[12] ; super_register_bank:inst2|r7[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.976     ; 0.938      ;
; 3.659 ; ALU:inst5|z[11] ; super_register_bank:inst2|r20[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.006     ; 0.910      ;
; 3.659 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r1[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.975     ; 0.941      ;
; 3.660 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r21[1]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.975     ; 0.942      ;
; 3.662 ; ALU:inst5|z[10] ; super_register_bank:inst2|r17[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.974     ; 0.945      ;
; 3.665 ; ALU:inst5|z[12] ; super_register_bank:inst2|r19[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.000     ; 0.922      ;
; 3.665 ; ALU:inst5|z[15] ; super_register_bank:inst2|r17[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.958     ; 0.964      ;
; 3.666 ; ALU:inst5|z[13] ; super_register_bank:inst2|r19[13]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.988     ; 0.935      ;
; 3.668 ; ALU:inst5|z[13] ; super_register_bank:inst2|r16[13]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.978     ; 0.947      ;
; 3.669 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r15[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.971     ; 0.955      ;
; 3.670 ; ALU:inst5|z[11] ; super_register_bank:inst2|r15[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.005     ; 0.922      ;
; 3.670 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r26[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.969     ; 0.958      ;
; 3.676 ; ALU:inst5|z[15] ; super_register_bank:inst2|r21[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.976     ; 0.957      ;
; 3.678 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r15[8]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.990     ; 0.945      ;
; 3.678 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r10[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.960     ; 0.975      ;
; 3.679 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r0[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.973     ; 0.963      ;
; 3.679 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r23[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.956     ; 0.980      ;
; 3.679 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r19[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.004     ; 0.932      ;
; 3.681 ; ALU:inst5|z[11] ; super_register_bank:inst2|r7[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.976     ; 0.962      ;
; 3.692 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r15[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.988     ; 0.961      ;
; 3.694 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r7[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.961     ; 0.990      ;
; 3.694 ; ALU:inst5|z[15] ; super_register_bank:inst2|r16[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.987     ; 0.964      ;
; 3.695 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r5[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.978     ; 0.974      ;
; 3.698 ; ALU:inst5|z[14] ; super_register_bank:inst2|r8[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.971     ; 0.984      ;
; 3.698 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r16[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.004     ; 0.951      ;
; 3.703 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r7[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.959     ; 1.001      ;
; 3.706 ; ALU:inst5|z[10] ; super_register_bank:inst2|r19[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.003     ; 0.960      ;
; 3.707 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r21[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.985     ; 0.979      ;
; 3.708 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r4[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.003     ; 0.962      ;
; 3.714 ; ALU:inst5|z[12] ; super_register_bank:inst2|r25[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.948     ; 1.023      ;
; 3.720 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r12[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.002     ; 0.975      ;
; 3.728 ; ALU:inst5|z[10] ; super_register_bank:inst2|r16[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.003     ; 0.982      ;
; 3.730 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r20[1]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.006     ; 0.981      ;
; 3.741 ; ALU:inst5|z[10] ; super_register_bank:inst2|r25[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.945     ; 1.053      ;
; 3.742 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r24[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.001     ; 0.998      ;
; 3.744 ; ALU:inst5|z[15] ; super_register_bank:inst2|r20[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.007     ; 0.994      ;
; 3.745 ; ALU:inst5|z[12] ; super_register_bank:inst2|r8[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.977     ; 1.025      ;
; 3.747 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r14[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.989     ; 1.015      ;
; 3.757 ; ALU:inst5|z[11] ; super_register_bank:inst2|r3[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.990     ; 1.024      ;
; 3.760 ; ALU:inst5|z[12] ; super_register_bank:inst2|r10[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.975     ; 1.042      ;
; 3.763 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r4[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.006     ; 1.014      ;
; 3.763 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r13[1]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.007     ; 1.013      ;
; 3.765 ; ALU:inst5|z[11] ; super_register_bank:inst2|r8[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.977     ; 1.045      ;
; 3.768 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r8[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.975     ; 1.050      ;
; 3.773 ; ALU:inst5|z[14] ; super_register_bank:inst2|r15[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.984     ; 1.046      ;
; 3.775 ; ALU:inst5|z[14] ; super_register_bank:inst2|r22[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.970     ; 1.062      ;
; 3.778 ; ALU:inst5|z[6]  ; super_register_bank:inst2|Working_register[6] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.351     ; 0.684      ;
; 3.787 ; ALU:inst5|z[10] ; super_register_bank:inst2|r26[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.982     ; 1.062      ;
; 3.787 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r13[6]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.962     ; 1.082      ;
; 3.792 ; ALU:inst5|z[11] ; super_register_bank:inst2|r5[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.978     ; 1.071      ;
; 3.800 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r21[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.960     ; 1.097      ;
; 3.802 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r10[6]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.974     ; 1.085      ;
; 3.802 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r26[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.984     ; 1.075      ;
; 3.805 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r13[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.961     ; 1.101      ;
; 3.806 ; ALU:inst5|z[15] ; super_register_bank:inst2|r18[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.974     ; 1.089      ;
; 3.807 ; ALU:inst5|z[12] ; super_register_bank:inst2|r26[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.986     ; 1.078      ;
; 3.816 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r18[7]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.993     ; 1.080      ;
; 3.816 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r21[6]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.974     ; 1.099      ;
+-------+-----------------+-----------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.874  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.693      ; 4.050      ;
; 2.989  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.324      ; 3.796      ;
; 3.176  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.701      ; 4.360      ;
; 3.221  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.327      ; 4.031      ;
; 3.286  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.327      ; 4.096      ;
; 3.318  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.324      ; 4.125      ;
; 3.374  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.693      ; 4.050      ;
; 3.418  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.693      ; 4.594      ;
; 3.485  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.701      ; 4.669      ;
; 3.489  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.324      ; 3.796      ;
; 3.676  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.701      ; 4.360      ;
; 3.691  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.701      ; 4.875      ;
; 3.721  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.327      ; 4.031      ;
; 3.786  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.327      ; 4.096      ;
; 3.795  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.335      ; 4.613      ;
; 3.820  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.324      ; 4.127      ;
; 3.918  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.693      ; 4.594      ;
; 3.928  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.327      ; 4.738      ;
; 3.961  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.693      ; 5.137      ;
; 3.977  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.327      ; 4.787      ;
; 3.985  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.701      ; 4.669      ;
; 4.004  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.335      ; 4.822      ;
; 4.097  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.693      ; 5.273      ;
; 4.168  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.335      ; 4.986      ;
; 4.191  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.701      ; 4.875      ;
; 4.295  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.335      ; 4.613      ;
; 4.428  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.327      ; 4.738      ;
; 4.461  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.693      ; 5.137      ;
; 4.483  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.327      ; 4.793      ;
; 4.504  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.335      ; 4.822      ;
; 4.603  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.693      ; 5.279      ;
; 4.668  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.335      ; 4.986      ;
; 32.827 ; MIR:MIR2|SelC_OUT[1]                                                                                     ; MIR:MIR3|SelC_OUT[1]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -32.000      ; 0.164      ; 1.168      ;
; 33.265 ; MIR:MIR2|SelC_OUT[3]                                                                                     ; MIR:MIR3|SelC_OUT[3]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -32.000      ; 0.164      ; 1.606      ;
; 33.603 ; MIR:MIR2|Type_OUT[6]                                                                                     ; MIR:MIR3|Type_OUT[6]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -32.000      ; 0.163      ; 1.943      ;
; 33.654 ; MIR:MIR2|SelC_OUT[0]                                                                                     ; MIR:MIR3|SelC_OUT[0]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -32.000      ; -0.186     ; 1.645      ;
; 33.680 ; MIR:MIR2|SelC_OUT[4]                                                                                     ; MIR:MIR3|SelC_OUT[4]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -32.000      ; -0.186     ; 1.671      ;
; 33.880 ; MIR:MIR2|SelC_OUT[2]                                                                                     ; MIR:MIR3|SelC_OUT[2]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -32.000      ; -0.186     ; 1.871      ;
; 34.121 ; MIR:MIR2|SelC_OUT[5]                                                                                     ; MIR:MIR3|SelC_OUT[5]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -32.000      ; -0.186     ; 2.112      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                             ;
+--------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.197 ; nRST      ; super_register_bank:inst2|r9[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.070     ; 2.562      ;
; -2.197 ; nRST      ; super_register_bank:inst2|r9[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.070     ; 2.562      ;
; -2.197 ; nRST      ; super_register_bank:inst2|r9[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.070     ; 2.562      ;
; -2.197 ; nRST      ; super_register_bank:inst2|r9[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.070     ; 2.562      ;
; -2.197 ; nRST      ; super_register_bank:inst2|Working_register[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.076     ; 2.556      ;
; -2.197 ; nRST      ; super_register_bank:inst2|r9[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.070     ; 2.562      ;
; -2.197 ; nRST      ; super_register_bank:inst2|r9[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.070     ; 2.562      ;
; -2.197 ; nRST      ; super_register_bank:inst2|r9[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.070     ; 2.562      ;
; -2.197 ; nRST      ; super_register_bank:inst2|r9[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.070     ; 2.562      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r25[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.081     ; 2.550      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r26[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.078     ; 2.553      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r4[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.078     ; 2.553      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r0[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.078     ; 2.553      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r6[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.070     ; 2.561      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r0[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.079     ; 2.552      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r9[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.084     ; 2.547      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r0[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.079     ; 2.552      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r4[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.078     ; 2.553      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r25[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.081     ; 2.550      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r26[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.078     ; 2.553      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r0[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.078     ; 2.553      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r4[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.078     ; 2.553      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r9[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.084     ; 2.547      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r0[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.078     ; 2.553      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r4[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.078     ; 2.553      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r9[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.084     ; 2.547      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r0[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.078     ; 2.553      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r4[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.078     ; 2.553      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r9[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.084     ; 2.547      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r25[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.081     ; 2.550      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r9[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.084     ; 2.547      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r9[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.084     ; 2.547      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r9[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.084     ; 2.547      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r0[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.079     ; 2.552      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r9[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.084     ; 2.547      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r26[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.082     ; 2.549      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r0[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.079     ; 2.552      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r6[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.070     ; 2.561      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r26[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.078     ; 2.553      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r25[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.081     ; 2.550      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r6[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.070     ; 2.561      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r4[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.078     ; 2.553      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r0[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.078     ; 2.553      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r0[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.079     ; 2.552      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r6[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.070     ; 2.561      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r26[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.078     ; 2.553      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r25[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.081     ; 2.550      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r6[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.070     ; 2.561      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r0[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.079     ; 2.552      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r0[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.079     ; 2.552      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r25[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.081     ; 2.550      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r26[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.082     ; 2.549      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r6[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.070     ; 2.561      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r0[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.079     ; 2.552      ;
; -2.196 ; nRST      ; super_register_bank:inst2|r26[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.078     ; 2.553      ;
; -2.195 ; nRST      ; super_register_bank:inst2|r11[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.081     ; 2.549      ;
; -2.195 ; nRST      ; super_register_bank:inst2|r11[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.081     ; 2.549      ;
; -2.195 ; nRST      ; super_register_bank:inst2|r11[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.081     ; 2.549      ;
; -2.195 ; nRST      ; super_register_bank:inst2|r11[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.081     ; 2.549      ;
; -2.195 ; nRST      ; super_register_bank:inst2|r11[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.081     ; 2.549      ;
; -2.195 ; nRST      ; super_register_bank:inst2|r11[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.081     ; 2.549      ;
; -2.190 ; nRST      ; super_register_bank:inst2|r0[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.557      ;
; -2.190 ; nRST      ; super_register_bank:inst2|r0[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.557      ;
; -2.189 ; nRST      ; super_register_bank:inst2|Working_register[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.556      ;
; -2.189 ; nRST      ; super_register_bank:inst2|Working_register[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.556      ;
; -2.189 ; nRST      ; super_register_bank:inst2|Working_register[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.556      ;
; -2.189 ; nRST      ; super_register_bank:inst2|Working_register[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.556      ;
; -2.189 ; nRST      ; super_register_bank:inst2|Working_register[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.556      ;
; -2.186 ; nRST      ; super_register_bank:inst2|r11[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.069     ; 2.552      ;
; -2.186 ; nRST      ; super_register_bank:inst2|r11[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.069     ; 2.552      ;
; -2.186 ; nRST      ; super_register_bank:inst2|r11[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.069     ; 2.552      ;
; -2.186 ; nRST      ; super_register_bank:inst2|r11[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.069     ; 2.552      ;
; -2.186 ; nRST      ; super_register_bank:inst2|r11[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.069     ; 2.552      ;
; -2.186 ; nRST      ; super_register_bank:inst2|r11[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.069     ; 2.552      ;
; -2.186 ; nRST      ; super_register_bank:inst2|r11[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.069     ; 2.552      ;
; -2.186 ; nRST      ; super_register_bank:inst2|r11[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.069     ; 2.552      ;
; -2.186 ; nRST      ; super_register_bank:inst2|r11[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.069     ; 2.552      ;
; -1.875 ; nRST      ; super_register_bank:inst2|r24[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.240      ; 2.550      ;
; -1.875 ; nRST      ; super_register_bank:inst2|r24[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.240      ; 2.550      ;
; -1.875 ; nRST      ; super_register_bank:inst2|r24[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.240      ; 2.550      ;
; -1.875 ; nRST      ; super_register_bank:inst2|r24[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.240      ; 2.550      ;
; -1.875 ; nRST      ; super_register_bank:inst2|r24[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.240      ; 2.550      ;
; -1.875 ; nRST      ; super_register_bank:inst2|r24[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.240      ; 2.550      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r27[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.244      ; 2.553      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r1[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.253      ; 2.562      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r4[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.243      ; 2.552      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r1[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.253      ; 2.562      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r27[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.244      ; 2.553      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r4[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.243      ; 2.552      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r4[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.243      ; 2.552      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r4[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.243      ; 2.552      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r1[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.253      ; 2.562      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r27[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.244      ; 2.553      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r2[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.252      ; 2.561      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r1[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.253      ; 2.562      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r4[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.243      ; 2.552      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r1[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.253      ; 2.562      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r27[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.244      ; 2.553      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r2[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.252      ; 2.561      ;
; -1.874 ; nRST      ; super_register_bank:inst2|r4[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.243      ; 2.552      ;
+--------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                           ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.197 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.076     ; 2.556      ;
; -2.197 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.076     ; 2.556      ;
; -2.197 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.076     ; 2.556      ;
; -2.197 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.079     ; 2.553      ;
; -2.197 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.079     ; 2.553      ;
; -2.197 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.076     ; 2.556      ;
; -2.190 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.068     ; 2.557      ;
; -2.190 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.068     ; 2.557      ;
; -2.190 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.068     ; 2.557      ;
; -1.845 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.276      ; 2.556      ;
; -1.845 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.276      ; 2.556      ;
; -1.845 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.276      ; 2.556      ;
; -1.845 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.276      ; 2.556      ;
; -1.838 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.283      ; 2.556      ;
; -1.838 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.283      ; 2.556      ;
; -1.838 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.283      ; 2.556      ;
; -1.557 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.079     ; 2.413      ;
; -1.557 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.079     ; 2.413      ;
; -1.556 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.076     ; 2.415      ;
; -1.556 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.076     ; 2.415      ;
; -1.556 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.076     ; 2.415      ;
; -1.556 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.076     ; 2.415      ;
; -1.549 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.068     ; 2.416      ;
; -1.549 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.068     ; 2.416      ;
; -1.549 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.068     ; 2.416      ;
; -1.204 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.276      ; 2.415      ;
; -1.204 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.276      ; 2.415      ;
; -1.204 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.276      ; 2.415      ;
; -1.204 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.276      ; 2.415      ;
; -1.198 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.283      ; 2.416      ;
; -1.198 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.283      ; 2.416      ;
; -1.198 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.283      ; 2.416      ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                           ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.190 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.079     ; 2.546      ;
; -1.839 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.272      ; 2.546      ;
; -1.839 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.272      ; 2.546      ;
; -1.839 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.272      ; 2.546      ;
; -1.839 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.272      ; 2.546      ;
; -1.839 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.272      ; 2.546      ;
; -1.839 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.272      ; 2.546      ;
; -1.839 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.272      ; 2.546      ;
; -1.839 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.272      ; 2.546      ;
; -1.839 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.272      ; 2.546      ;
; -1.839 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.272      ; 2.546      ;
; -1.549 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.079     ; 2.405      ;
; -1.198 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.272      ; 2.405      ;
; -1.198 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.272      ; 2.405      ;
; -1.198 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.272      ; 2.405      ;
; -1.198 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.272      ; 2.405      ;
; -1.198 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.272      ; 2.405      ;
; -1.198 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.272      ; 2.405      ;
; -1.198 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.272      ; 2.405      ;
; -1.198 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.272      ; 2.405      ;
; -1.198 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.272      ; 2.405      ;
; -1.198 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.272      ; 2.405      ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                             ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.287 ; nRST      ; super_register_bank:inst2|r25[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.738      ; 2.292      ;
; 1.287 ; nRST      ; super_register_bank:inst2|r25[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.738      ; 2.292      ;
; 1.287 ; nRST      ; super_register_bank:inst2|r25[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.738      ; 2.292      ;
; 1.287 ; nRST      ; super_register_bank:inst2|r25[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.738      ; 2.292      ;
; 1.287 ; nRST      ; super_register_bank:inst2|r25[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.738      ; 2.292      ;
; 1.287 ; nRST      ; super_register_bank:inst2|r25[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.738      ; 2.292      ;
; 1.287 ; nRST      ; super_register_bank:inst2|r25[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.738      ; 2.292      ;
; 1.287 ; nRST      ; super_register_bank:inst2|r25[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.738      ; 2.292      ;
; 1.287 ; nRST      ; super_register_bank:inst2|r25[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.738      ; 2.292      ;
; 1.288 ; nRST      ; super_register_bank:inst2|r22[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.738      ; 2.293      ;
; 1.288 ; nRST      ; super_register_bank:inst2|r22[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.738      ; 2.293      ;
; 1.288 ; nRST      ; super_register_bank:inst2|r22[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.738      ; 2.293      ;
; 1.297 ; nRST      ; super_register_bank:inst2|r22[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.738      ; 2.302      ;
; 1.297 ; nRST      ; super_register_bank:inst2|r5[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.723      ; 2.287      ;
; 1.297 ; nRST      ; super_register_bank:inst2|r13[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.723      ; 2.287      ;
; 1.297 ; nRST      ; super_register_bank:inst2|r22[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.738      ; 2.302      ;
; 1.297 ; nRST      ; super_register_bank:inst2|r5[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.723      ; 2.287      ;
; 1.297 ; nRST      ; super_register_bank:inst2|r13[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.723      ; 2.287      ;
; 1.297 ; nRST      ; super_register_bank:inst2|r7[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.729      ; 2.293      ;
; 1.297 ; nRST      ; super_register_bank:inst2|r13[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.723      ; 2.287      ;
; 1.297 ; nRST      ; super_register_bank:inst2|r5[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.723      ; 2.287      ;
; 1.297 ; nRST      ; super_register_bank:inst2|r5[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.723      ; 2.287      ;
; 1.297 ; nRST      ; super_register_bank:inst2|r13[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.723      ; 2.287      ;
; 1.297 ; nRST      ; super_register_bank:inst2|r13[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.723      ; 2.287      ;
; 1.297 ; nRST      ; super_register_bank:inst2|r5[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.723      ; 2.287      ;
; 1.297 ; nRST      ; super_register_bank:inst2|r5[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.723      ; 2.287      ;
; 1.297 ; nRST      ; super_register_bank:inst2|r13[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.723      ; 2.287      ;
; 1.297 ; nRST      ; super_register_bank:inst2|r13[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.723      ; 2.287      ;
; 1.297 ; nRST      ; super_register_bank:inst2|r5[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.723      ; 2.287      ;
; 1.297 ; nRST      ; super_register_bank:inst2|r5[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.723      ; 2.287      ;
; 1.297 ; nRST      ; super_register_bank:inst2|r13[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.723      ; 2.287      ;
; 1.297 ; nRST      ; super_register_bank:inst2|r23[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.738      ; 2.302      ;
; 1.298 ; nRST      ; super_register_bank:inst2|r7[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.728      ; 2.293      ;
; 1.298 ; nRST      ; super_register_bank:inst2|r17[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.729      ; 2.294      ;
; 1.298 ; nRST      ; super_register_bank:inst2|r23[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.728      ; 2.293      ;
; 1.298 ; nRST      ; super_register_bank:inst2|r17[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.729      ; 2.294      ;
; 1.298 ; nRST      ; super_register_bank:inst2|Working_register[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.724      ; 2.289      ;
; 1.298 ; nRST      ; super_register_bank:inst2|r23[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.728      ; 2.293      ;
; 1.298 ; nRST      ; super_register_bank:inst2|r23[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.728      ; 2.293      ;
; 1.298 ; nRST      ; super_register_bank:inst2|r25[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.723      ; 2.288      ;
; 1.298 ; nRST      ; super_register_bank:inst2|r17[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.729      ; 2.294      ;
; 1.298 ; nRST      ; super_register_bank:inst2|r17[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.729      ; 2.294      ;
; 1.298 ; nRST      ; super_register_bank:inst2|r7[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.728      ; 2.293      ;
; 1.298 ; nRST      ; super_register_bank:inst2|r23[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.728      ; 2.293      ;
; 1.298 ; nRST      ; super_register_bank:inst2|r17[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.729      ; 2.294      ;
; 1.298 ; nRST      ; super_register_bank:inst2|r17[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.729      ; 2.294      ;
; 1.298 ; nRST      ; super_register_bank:inst2|r11[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.725      ; 2.290      ;
; 1.298 ; nRST      ; super_register_bank:inst2|r7[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.725      ; 2.290      ;
; 1.307 ; nRST      ; super_register_bank:inst2|Working_register[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.710      ; 2.284      ;
; 1.307 ; nRST      ; super_register_bank:inst2|Working_register[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.710      ; 2.284      ;
; 1.307 ; nRST      ; super_register_bank:inst2|Working_register[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.710      ; 2.284      ;
; 1.307 ; nRST      ; super_register_bank:inst2|Working_register[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.710      ; 2.284      ;
; 1.307 ; nRST      ; super_register_bank:inst2|Working_register[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.710      ; 2.284      ;
; 1.307 ; nRST      ; super_register_bank:inst2|Working_register[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.710      ; 2.284      ;
; 1.307 ; nRST      ; super_register_bank:inst2|Working_register[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.710      ; 2.284      ;
; 1.307 ; nRST      ; super_register_bank:inst2|Working_register[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.710      ; 2.284      ;
; 1.313 ; nRST      ; super_register_bank:inst2|r18[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.713      ; 2.293      ;
; 1.313 ; nRST      ; super_register_bank:inst2|r18[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.713      ; 2.293      ;
; 1.313 ; nRST      ; super_register_bank:inst2|r18[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.713      ; 2.293      ;
; 1.313 ; nRST      ; super_register_bank:inst2|r18[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.713      ; 2.293      ;
; 1.313 ; nRST      ; super_register_bank:inst2|r18[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.713      ; 2.293      ;
; 1.313 ; nRST      ; super_register_bank:inst2|r18[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.713      ; 2.293      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r7[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.292      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r10[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.292      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r10[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.292      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r7[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.292      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r24[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.708      ; 2.289      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r24[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.708      ; 2.289      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r0[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.292      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r7[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.292      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r24[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.708      ; 2.289      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r10[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.292      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r24[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.708      ; 2.289      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r7[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.292      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r24[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.708      ; 2.289      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r24[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.708      ; 2.289      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r10[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.292      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r24[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.708      ; 2.289      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r10[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.292      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r24[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.708      ; 2.289      ;
; 1.314 ; nRST      ; super_register_bank:inst2|r10[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.292      ;
; 1.315 ; nRST      ; super_register_bank:inst2|r7[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.710      ; 2.292      ;
; 1.315 ; nRST      ; super_register_bank:inst2|r20[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.293      ;
; 1.315 ; nRST      ; super_register_bank:inst2|r7[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.710      ; 2.292      ;
; 1.315 ; nRST      ; super_register_bank:inst2|r7[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.710      ; 2.292      ;
; 1.315 ; nRST      ; super_register_bank:inst2|r7[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.710      ; 2.292      ;
; 1.315 ; nRST      ; super_register_bank:inst2|r7[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.710      ; 2.292      ;
; 1.315 ; nRST      ; super_register_bank:inst2|r7[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.710      ; 2.292      ;
; 1.315 ; nRST      ; super_register_bank:inst2|r20[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.293      ;
; 1.315 ; nRST      ; super_register_bank:inst2|r7[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.710      ; 2.292      ;
; 1.315 ; nRST      ; super_register_bank:inst2|r7[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.710      ; 2.292      ;
; 1.315 ; nRST      ; super_register_bank:inst2|r20[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.293      ;
; 1.316 ; nRST      ; super_register_bank:inst2|r27[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.709      ; 2.292      ;
; 1.316 ; nRST      ; super_register_bank:inst2|r27[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.709      ; 2.292      ;
; 1.318 ; nRST      ; super_register_bank:inst2|r15[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.708      ; 2.293      ;
; 1.321 ; nRST      ; super_register_bank:inst2|r18[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.697      ; 2.285      ;
; 1.321 ; nRST      ; super_register_bank:inst2|r18[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.697      ; 2.285      ;
; 1.322 ; nRST      ; super_register_bank:inst2|r26[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.700      ; 2.289      ;
; 1.322 ; nRST      ; super_register_bank:inst2|r26[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.700      ; 2.289      ;
; 1.322 ; nRST      ; super_register_bank:inst2|r26[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.700      ; 2.289      ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                           ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.326 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.701      ; 2.294      ;
; 1.326 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.701      ; 2.294      ;
; 1.326 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.701      ; 2.294      ;
; 1.333 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.693      ; 2.293      ;
; 1.333 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.693      ; 2.293      ;
; 1.333 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.693      ; 2.293      ;
; 1.333 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.693      ; 2.293      ;
; 1.692 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.335      ; 2.294      ;
; 1.692 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.335      ; 2.294      ;
; 1.692 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.335      ; 2.294      ;
; 1.699 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.327      ; 2.293      ;
; 1.699 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.327      ; 2.293      ;
; 1.699 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.327      ; 2.293      ;
; 1.699 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.327      ; 2.293      ;
; 1.700 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.324      ; 2.291      ;
; 1.700 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.324      ; 2.291      ;
; 1.971 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.701      ; 2.439      ;
; 1.971 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.701      ; 2.439      ;
; 1.971 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.701      ; 2.439      ;
; 1.979 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.693      ; 2.439      ;
; 1.979 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.693      ; 2.439      ;
; 1.979 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.693      ; 2.439      ;
; 1.979 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.693      ; 2.439      ;
; 2.337 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.335      ; 2.439      ;
; 2.337 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.335      ; 2.439      ;
; 2.337 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.335      ; 2.439      ;
; 2.345 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.327      ; 2.439      ;
; 2.345 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.327      ; 2.439      ;
; 2.345 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.327      ; 2.439      ;
; 2.345 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.324      ; 2.436      ;
; 2.345 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.324      ; 2.436      ;
; 2.345 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.327      ; 2.439      ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                           ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.327 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.689      ; 2.283      ;
; 1.327 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.689      ; 2.283      ;
; 1.327 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.689      ; 2.283      ;
; 1.327 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.689      ; 2.283      ;
; 1.327 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.689      ; 2.283      ;
; 1.327 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.689      ; 2.283      ;
; 1.327 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.689      ; 2.283      ;
; 1.327 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.689      ; 2.283      ;
; 1.327 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.689      ; 2.283      ;
; 1.327 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.689      ; 2.283      ;
; 1.693 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 2.283      ;
; 1.973 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.689      ; 2.429      ;
; 1.973 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.689      ; 2.429      ;
; 1.973 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.689      ; 2.429      ;
; 1.973 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.689      ; 2.429      ;
; 1.973 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.689      ; 2.429      ;
; 1.973 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.689      ; 2.429      ;
; 1.973 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.689      ; 2.429      ;
; 1.973 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.689      ; 2.429      ;
; 1.973 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.689      ; 2.429      ;
; 1.973 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.689      ; 2.429      ;
; 2.339 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.323      ; 2.429      ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                        ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                               ; Note                                           ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 91.12 MHz  ; 91.12 MHz       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ;                                                ;
; 177.4 MHz  ; 177.4 MHz       ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ;                                                ;
; 181.55 MHz ; 181.55 MHz      ; MIR:MIR2|ALUC_OUT[0]                                                                                     ;                                                ;
; 500.25 MHz ; 500.0 MHz       ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; -12.757 ; -194.570      ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -8.336  ; -646.745      ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; -6.856  ; -73.368       ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -4.987  ; -58.545       ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; -4.969  ; -70.367       ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; -4.209  ; -1611.250     ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; -1.905  ; -1.905        ;
; nRST                                                                                                     ; 1.334   ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -2.693 ; -5.029        ;
; nRST                                                                                                     ; -1.706 ; -1.706        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; -0.597 ; -1.339        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -0.093 ; -0.277        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 0.313  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 1.194  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 2.415  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 2.538  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[4] ; -1.860 ; -739.945      ;
; inst9|altpll_component|auto_generated|pll1|clk[3] ; -1.858 ; -27.479       ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; -1.850 ; -17.210       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.090 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.124 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.125 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                  ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; nRST                                                                                                     ; -3.000 ; -3.000        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.911 ; -86.606       ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 0.451  ; 0.000         ;
; de0_clk                                                                                                  ; 9.817  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 19.741 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 19.746 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 19.747 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 19.747 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 19.747 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MIR:MIR2|ALUC_OUT[0]'                                                                                                                                                                                                                                                               ;
+---------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+----------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                ; To Node          ; Launch Clock                                                                                             ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+----------------------+--------------+------------+------------+
; -12.757 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -6.192     ; 6.370      ;
; -12.495 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -6.322     ; 5.978      ;
; -12.142 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -6.077     ; 6.370      ;
; -11.880 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -6.207     ; 5.978      ;
; -11.801 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.766     ; 7.859      ;
; -11.785 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.781     ; 7.504      ;
; -11.769 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.782     ; 7.822      ;
; -11.689 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.777     ; 7.733      ;
; -11.627 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.772     ; 7.757      ;
; -11.597 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.776     ; 7.651      ;
; -11.523 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.911     ; 7.112      ;
; -11.520 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.896     ; 7.448      ;
; -11.507 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.912     ; 7.430      ;
; -11.450 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.767     ; 7.519      ;
; -11.416 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -3.881     ; 7.859      ;
; -11.416 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.907     ; 7.330      ;
; -11.400 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -3.896     ; 7.504      ;
; -11.384 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -3.897     ; 7.822      ;
; -11.378 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.767     ; 7.455      ;
; -11.365 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.902     ; 7.365      ;
; -11.316 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.906     ; 7.240      ;
; -11.310 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.766     ; 7.322      ;
; -11.304 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -3.892     ; 7.733      ;
; -11.265 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.896     ; 7.147      ;
; -11.242 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -3.887     ; 7.757      ;
; -11.220 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.768     ; 7.370      ;
; -11.212 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -3.891     ; 7.651      ;
; -11.172 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.770     ; 7.311      ;
; -11.172 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.781     ; 7.190      ;
; -11.158 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.897     ; 7.097      ;
; -11.138 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.026     ; 7.112      ;
; -11.135 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.011     ; 7.448      ;
; -11.126 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.911     ; 7.014      ;
; -11.122 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.027     ; 7.430      ;
; -11.116 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.897     ; 7.063      ;
; -11.113 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.766     ; 7.259      ;
; -11.110 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.898     ; 7.130      ;
; -11.098 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.767     ; 7.158      ;
; -11.083 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.781     ; 7.132      ;
; -11.073 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.900     ; 7.082      ;
; -11.065 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -3.882     ; 7.519      ;
; -11.039 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.911     ; 6.958      ;
; -11.031 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.022     ; 7.330      ;
; -10.993 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -3.882     ; 7.455      ;
; -10.980 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.017     ; 7.365      ;
; -10.974 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 1.038      ; 12.020     ;
; -10.958 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.897     ; 6.888      ;
; -10.931 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.021     ; 7.240      ;
; -10.925 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -3.881     ; 7.322      ;
; -10.880 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.011     ; 7.147      ;
; -10.851 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.896     ; 6.867      ;
; -10.835 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -3.883     ; 7.370      ;
; -10.787 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -3.885     ; 7.311      ;
; -10.787 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -3.896     ; 7.190      ;
; -10.773 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.012     ; 7.097      ;
; -10.741 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.026     ; 7.014      ;
; -10.731 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.012     ; 7.063      ;
; -10.728 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -3.881     ; 7.259      ;
; -10.725 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.013     ; 7.130      ;
; -10.713 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -3.882     ; 7.158      ;
; -10.698 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -3.896     ; 7.132      ;
; -10.688 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.015     ; 7.082      ;
; -10.654 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.026     ; 6.958      ;
; -10.573 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.012     ; 6.888      ;
; -10.549 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.768     ; 6.699      ;
; -10.480 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 1.038      ; 12.026     ;
; -10.466 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.011     ; 6.867      ;
; -10.439 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.898     ; 6.459      ;
; -10.215 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.334      ; 13.252     ;
; -10.178 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.349      ; 13.554     ;
; -10.164 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -3.883     ; 6.699      ;
; -10.107 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.333      ; 13.478     ;
; -10.066 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.338      ; 13.428     ;
; -10.054 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -4.013     ; 6.459      ;
; -9.965  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.343      ; 13.413     ;
; -9.949  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.339      ; 13.321     ;
; -9.861  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.348      ; 13.248     ;
; -9.813  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.347      ; 13.281     ;
; -9.776  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.345      ; 13.233     ;
; -9.732  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.349      ; 13.062     ;
; -9.716  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.348      ; 13.111     ;
; -9.709  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.334      ; 13.246     ;
; -9.678  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.349      ; 13.554     ;
; -9.621  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.334      ; 12.957     ;
; -9.601  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.333      ; 13.472     ;
; -9.566  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.338      ; 13.428     ;
; -9.513  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.348      ; 12.891     ;
; -9.483  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.334      ; 12.850     ;
; -9.459  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.343      ; 13.407     ;
; -9.451  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.349      ; 12.915     ;
; -9.443  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.339      ; 13.315     ;
; -9.355  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.348      ; 13.242     ;
; -9.307  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.347      ; 13.275     ;
; -9.270  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.345      ; 13.227     ;
; -9.232  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.349      ; 13.062     ;
; -9.210  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.348      ; 13.105     ;
; -9.142  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 3.347      ; 12.610     ;
; -9.121  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.334      ; 12.957     ;
; -9.007  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.348      ; 12.885     ;
; -8.983  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 3.334      ; 12.850     ;
+---------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -8.336 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.001      ; 8.975      ;
; -7.918 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.315      ; 8.871      ;
; -7.905 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.315      ; 8.858      ;
; -7.902 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[31]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.348     ; 2.989      ;
; -7.836 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.001      ; 8.975      ;
; -7.835 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[30]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.348     ; 2.922      ;
; -7.804 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.315      ; 8.757      ;
; -7.802 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[29]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.348     ; 2.889      ;
; -7.785 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~15         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.676     ; 2.544      ;
; -7.785 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~16         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.676     ; 2.544      ;
; -7.785 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~17         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.676     ; 2.544      ;
; -7.785 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~19         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.676     ; 2.544      ;
; -7.785 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~20         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.676     ; 2.544      ;
; -7.735 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[28]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.348     ; 2.822      ;
; -7.718 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~0          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.676     ; 2.477      ;
; -7.718 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~1          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.676     ; 2.477      ;
; -7.718 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~2          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.676     ; 2.477      ;
; -7.718 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~3          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.676     ; 2.477      ;
; -7.718 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~4          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.676     ; 2.477      ;
; -7.718 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~5          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.676     ; 2.477      ;
; -7.718 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~6          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.676     ; 2.477      ;
; -7.718 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~7          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.676     ; 2.477      ;
; -7.718 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~8          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.676     ; 2.477      ;
; -7.718 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~9          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.676     ; 2.477      ;
; -7.718 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~10         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.676     ; 2.477      ;
; -7.702 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[27]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.348     ; 2.789      ;
; -7.635 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[26]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.348     ; 2.722      ;
; -7.602 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[25]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.348     ; 2.689      ;
; -7.558 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~11         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.668     ; 2.325      ;
; -7.558 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~13         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.668     ; 2.325      ;
; -7.558 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~14         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.668     ; 2.325      ;
; -7.558 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~18         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.668     ; 2.325      ;
; -7.549 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.315      ; 8.502      ;
; -7.535 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[24]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.348     ; 2.622      ;
; -7.502 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[23]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.348     ; 2.589      ;
; -7.493 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.677     ; 2.251      ;
; -7.435 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[22]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.348     ; 2.522      ;
; -7.418 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.315      ; 8.871      ;
; -7.406 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~25         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.674     ; 2.167      ;
; -7.406 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~26         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.674     ; 2.167      ;
; -7.406 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~27         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.674     ; 2.167      ;
; -7.406 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~28         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.674     ; 2.167      ;
; -7.406 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~29         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.674     ; 2.167      ;
; -7.406 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~30         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.674     ; 2.167      ;
; -7.406 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~31         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.674     ; 2.167      ;
; -7.406 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~32         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.674     ; 2.167      ;
; -7.402 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[21]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.348     ; 2.489      ;
; -7.399 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.315      ; 8.852      ;
; -7.371 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~22         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.668     ; 2.138      ;
; -7.371 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~23         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.668     ; 2.138      ;
; -7.371 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~24         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.668     ; 2.138      ;
; -7.362 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~36         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.674     ; 2.123      ;
; -7.362 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~37         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.674     ; 2.123      ;
; -7.362 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~38         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.674     ; 2.123      ;
; -7.362 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~39         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.674     ; 2.123      ;
; -7.362 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~40         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.674     ; 2.123      ;
; -7.362 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~41         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.674     ; 2.123      ;
; -7.362 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~42         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.674     ; 2.123      ;
; -7.362 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~43         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.674     ; 2.123      ;
; -7.349 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.548     ; 2.236      ;
; -7.335 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[20]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.348     ; 2.422      ;
; -7.329 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.234     ; 2.530      ;
; -7.327 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.234     ; 2.528      ;
; -7.302 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[19]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.348     ; 2.389      ;
; -7.298 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.315      ; 8.751      ;
; -7.284 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~15         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.547     ; 2.172      ;
; -7.284 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~16         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.547     ; 2.172      ;
; -7.284 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~17         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.547     ; 2.172      ;
; -7.284 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~19         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.547     ; 2.172      ;
; -7.284 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~20         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.547     ; 2.172      ;
; -7.235 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[18]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.348     ; 2.322      ;
; -7.222 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~33         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.666     ; 1.991      ;
; -7.222 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~34         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.666     ; 1.991      ;
; -7.222 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~35         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.666     ; 1.991      ;
; -7.219 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~0          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.547     ; 2.107      ;
; -7.219 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~1          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.547     ; 2.107      ;
; -7.219 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~2          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.547     ; 2.107      ;
; -7.219 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~3          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.547     ; 2.107      ;
; -7.219 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~4          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.547     ; 2.107      ;
; -7.219 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~5          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.547     ; 2.107      ;
; -7.219 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~6          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.547     ; 2.107      ;
; -7.219 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~7          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.547     ; 2.107      ;
; -7.219 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~8          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.547     ; 2.107      ;
; -7.219 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~9          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.547     ; 2.107      ;
; -7.219 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~10         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.547     ; 2.107      ;
; -7.208 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.234     ; 2.409      ;
; -7.202 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[17]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.348     ; 2.289      ;
; -7.186 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.234     ; 2.387      ;
; -7.181 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[1]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.666     ; 1.950      ;
; -7.181 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[2]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.666     ; 1.950      ;
; -7.181 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[3]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.666     ; 1.950      ;
; -7.181 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[4]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.666     ; 1.950      ;
; -7.181 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[5]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.666     ; 1.950      ;
; -7.181 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[6]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.666     ; 1.950      ;
; -7.181 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[7]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.666     ; 1.950      ;
; -7.181 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[8]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.666     ; 1.950      ;
; -7.181 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[9]           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.666     ; 1.950      ;
; -7.181 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[10]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.666     ; 1.950      ;
; -7.180 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~12         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.666     ; 1.949      ;
; -7.180 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~21         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.666     ; 1.949      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                ;
+--------+------------------------+----------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node              ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -6.856 ; decoder:inst1|ALUC[0]  ; MIR:MIR2|ALUC_OUT[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.213     ; 0.078      ;
; -6.752 ; decoder:inst1|ALUC[2]  ; MIR:MIR2|ALUC_OUT[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.109     ; 0.078      ;
; -6.643 ; decoder:inst1|ALUC[1]  ; MIR:MIR2|ALUC_OUT[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.000     ; 0.078      ;
; -6.641 ; decoder:inst1|Sel_C[3] ; MIR:MIR2|SelC_OUT[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.998     ; 0.078      ;
; -6.640 ; decoder:inst1|Sel_C[1] ; MIR:MIR2|SelC_OUT[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.997     ; 0.078      ;
; -6.471 ; decoder:inst1|ALUC[0]  ; MIR:MIR2|ALUC_OUT[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.328     ; 0.078      ;
; -6.470 ; decoder:inst1|Sel_C[0] ; MIR:MIR2|SelC_OUT[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.827     ; 0.078      ;
; -6.468 ; decoder:inst1|Sel_C[5] ; MIR:MIR2|SelC_OUT[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.825     ; 0.078      ;
; -6.468 ; decoder:inst1|Sel_C[4] ; MIR:MIR2|SelC_OUT[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.825     ; 0.078      ;
; -6.446 ; decoder:inst1|ALUC[3]  ; MIR:MIR2|ALUC_OUT[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.803     ; 0.078      ;
; -6.441 ; decoder:inst1|Type[6]  ; MIR:MIR2|Type_OUT[6] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.798     ; 0.078      ;
; -6.367 ; decoder:inst1|ALUC[2]  ; MIR:MIR2|ALUC_OUT[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.224     ; 0.078      ;
; -6.324 ; decoder:inst1|Sel_C[2] ; MIR:MIR2|SelC_OUT[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.681     ; 0.078      ;
; -6.258 ; decoder:inst1|ALUC[1]  ; MIR:MIR2|ALUC_OUT[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.115     ; 0.078      ;
; -6.256 ; decoder:inst1|Sel_C[3] ; MIR:MIR2|SelC_OUT[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.113     ; 0.078      ;
; -6.255 ; decoder:inst1|Sel_C[1] ; MIR:MIR2|SelC_OUT[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.112     ; 0.078      ;
; -6.085 ; decoder:inst1|Sel_C[0] ; MIR:MIR2|SelC_OUT[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.942     ; 0.078      ;
; -6.083 ; decoder:inst1|Sel_C[5] ; MIR:MIR2|SelC_OUT[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.940     ; 0.078      ;
; -6.083 ; decoder:inst1|Sel_C[4] ; MIR:MIR2|SelC_OUT[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.940     ; 0.078      ;
; -6.061 ; decoder:inst1|ALUC[3]  ; MIR:MIR2|ALUC_OUT[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.918     ; 0.078      ;
; -6.056 ; decoder:inst1|Type[6]  ; MIR:MIR2|Type_OUT[6] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.913     ; 0.078      ;
; -5.939 ; decoder:inst1|Sel_C[2] ; MIR:MIR2|SelC_OUT[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.796     ; 0.078      ;
; -1.219 ; ALU:inst5|cy_out       ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.077     ; 0.577      ;
; -0.733 ; MIR:MIR2|ALUC_OUT[0]   ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.003      ; 1.351      ;
; -0.195 ; MIR:MIR2|ALUC_OUT[0]   ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.003      ; 1.313      ;
; 38.001 ; MIR:MIR2|ALUC_OUT[3]   ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 1.614      ;
; 38.119 ; MIR:MIR2|ALUC_OUT[1]   ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 1.827      ;
; 38.148 ; MIR:MIR2|ALUC_OUT[2]   ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 1.795      ;
; 39.379 ; carry_block:inst8|cy   ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.054     ; 0.562      ;
+--------+------------------------+----------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.987 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.864      ; 10.622     ;
; -4.941 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.369      ; 10.202     ;
; -4.888 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.957      ; 10.616     ;
; -4.481 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.864      ; 10.616     ;
; -4.441 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.369      ; 10.202     ;
; -4.394 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.957      ; 10.622     ;
; -4.360 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.790      ; 10.078     ;
; -4.327 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.791      ; 10.046     ;
; -4.297 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.857      ; 9.971      ;
; -4.261 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.883      ; 10.072     ;
; -4.228 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.884      ; 10.040     ;
; -4.198 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.950      ; 9.965      ;
; -3.971 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.798      ; 9.699      ;
; -3.952 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.683      ; 9.664      ;
; -3.929 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.817      ; 9.651      ;
; -3.887 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.678      ; 9.571      ;
; -3.872 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.891      ; 9.693      ;
; -3.859 ; super_register_bank:inst2|Working_register[5]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.003      ; 8.471      ;
; -3.859 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.776      ; 9.664      ;
; -3.854 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.790      ; 10.072     ;
; -3.830 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.910      ; 9.645      ;
; -3.821 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.791      ; 10.040     ;
; -3.791 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.857      ; 9.965      ;
; -3.788 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.771      ; 9.565      ;
; -3.774 ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.003      ; 8.386      ;
; -3.767 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.883      ; 10.078     ;
; -3.758 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.815      ; 9.480      ;
; -3.758 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.794      ; 9.420      ;
; -3.739 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.680      ; 9.425      ;
; -3.734 ; super_register_bank:inst2|Working_register[6]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.003      ; 8.346      ;
; -3.734 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.884      ; 10.046     ;
; -3.708 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.681      ; 9.392      ;
; -3.704 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.950      ; 9.971      ;
; -3.659 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.908      ; 9.474      ;
; -3.659 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.887      ; 9.414      ;
; -3.646 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.773      ; 9.425      ;
; -3.615 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.774      ; 9.392      ;
; -3.588 ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.003      ; 8.200      ;
; -3.563 ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.652      ; 7.824      ;
; -3.558 ; super_register_bank:inst2|Working_register[10]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.011      ; 8.178      ;
; -3.505 ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.679      ; 7.793      ;
; -3.494 ; super_register_bank:inst2|Working_register[8]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.003      ; 8.106      ;
; -3.465 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.798      ; 9.693      ;
; -3.452 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.683      ; 9.664      ;
; -3.446 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.815      ; 9.407      ;
; -3.423 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.817      ; 9.645      ;
; -3.381 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.678      ; 9.565      ;
; -3.378 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.891      ; 9.699      ;
; -3.363 ; super_register_bank:inst2|Working_register[14]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.669      ; 7.641      ;
; -3.359 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.776      ; 9.664      ;
; -3.356 ; super_register_bank:inst2|Working_register[13]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.669      ; 7.634      ;
; -3.347 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.908      ; 9.401      ;
; -3.336 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.910      ; 9.651      ;
; -3.307 ; super_register_bank:inst2|Working_register[12]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.669      ; 7.585      ;
; -3.294 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.771      ; 9.571      ;
; -3.253 ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.669      ; 7.531      ;
; -3.252 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.815      ; 9.474      ;
; -3.252 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.794      ; 9.414      ;
; -3.239 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.680      ; 9.425      ;
; -3.208 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.681      ; 9.392      ;
; -3.165 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.908      ; 9.480      ;
; -3.165 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.887      ; 9.420      ;
; -3.146 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.773      ; 9.425      ;
; -3.115 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.774      ; 9.392      ;
; -3.062 ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.669      ; 7.340      ;
; -2.940 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.815      ; 9.401      ;
; -2.890 ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.669      ; 7.168      ;
; -2.853 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.908      ; 9.407      ;
; -2.788 ; super_register_bank:inst2|Working_register[9]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.669      ; 7.066      ;
; -2.657 ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.011      ; 7.277      ;
; -2.403 ; super_register_bank:inst2|Working_register[0]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.669      ; 6.681      ;
; -1.485 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.247      ; 6.701      ;
; -0.991 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.247      ; 6.707      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.969 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.004      ; 5.611      ;
; -4.969 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.004      ; 5.611      ;
; -4.936 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.012      ; 5.586      ;
; -4.936 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.012      ; 5.586      ;
; -4.936 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.012      ; 5.586      ;
; -4.731 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.325      ; 5.694      ;
; -4.731 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.325      ; 5.694      ;
; -4.731 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.325      ; 5.694      ;
; -4.463 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.004      ; 5.605      ;
; -4.463 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.004      ; 5.605      ;
; -4.430 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.012      ; 5.580      ;
; -4.430 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.012      ; 5.580      ;
; -4.430 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.012      ; 5.580      ;
; -4.234 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.002      ; 4.874      ;
; -4.225 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.325      ; 5.688      ;
; -4.225 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.325      ; 5.688      ;
; -4.225 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.325      ; 5.688      ;
; -4.183 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.004      ; 4.825      ;
; -4.084 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.317      ; 5.039      ;
; -3.972 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.317      ; 4.927      ;
; -3.967 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.317      ; 4.922      ;
; -3.967 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.317      ; 4.922      ;
; -3.863 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.004      ; 4.505      ;
; -3.734 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.002      ; 4.874      ;
; -3.683 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.004      ; 4.825      ;
; -3.578 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.317      ; 5.033      ;
; -3.472 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.317      ; 4.927      ;
; -3.461 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.317      ; 4.916      ;
; -3.461 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.317      ; 4.916      ;
; -3.363 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.004      ; 4.505      ;
; -3.158 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.002      ; 3.798      ;
; -2.652 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.002      ; 3.792      ;
; 5.474  ; MIR:MIR2|SelC_OUT[5]                                                                                     ; MIR:MIR3|SelC_OUT[5]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -0.454     ; 2.067      ;
; 5.743  ; MIR:MIR2|SelC_OUT[2]                                                                                     ; MIR:MIR3|SelC_OUT[2]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -0.454     ; 1.798      ;
; 5.932  ; MIR:MIR2|SelC_OUT[4]                                                                                     ; MIR:MIR3|SelC_OUT[4]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -0.454     ; 1.609      ;
; 5.950  ; MIR:MIR2|SelC_OUT[0]                                                                                     ; MIR:MIR3|SelC_OUT[0]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -0.454     ; 1.591      ;
; 5.968  ; MIR:MIR2|Type_OUT[6]                                                                                     ; MIR:MIR3|Type_OUT[6]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -0.155     ; 1.872      ;
; 6.345  ; MIR:MIR2|SelC_OUT[3]                                                                                     ; MIR:MIR3|SelC_OUT[3]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -0.127     ; 1.523      ;
; 6.729  ; MIR:MIR2|SelC_OUT[1]                                                                                     ; MIR:MIR3|SelC_OUT[1]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -0.127     ; 1.139      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                                               ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                                        ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; -4.209 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r25[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.490     ; 1.654      ;
; -4.138 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r26[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.487     ; 1.586      ;
; -4.081 ; ALU:inst5|z[12] ; super_register_bank:inst2|r23[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.181     ; 1.835      ;
; -4.070 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r22[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.115     ; 1.890      ;
; -4.054 ; ALU:inst5|z[12] ; super_register_bank:inst2|r20[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.154     ; 1.835      ;
; -4.019 ; ALU:inst5|z[15] ; super_register_bank:inst2|r25[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.490     ; 1.464      ;
; -4.006 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r4[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.486     ; 1.455      ;
; -3.993 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r0[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.486     ; 1.442      ;
; -3.988 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r4[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.487     ; 1.436      ;
; -3.968 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r23[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.180     ; 1.723      ;
; -3.965 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r0[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.478     ; 1.422      ;
; -3.963 ; ALU:inst5|z[10] ; super_register_bank:inst2|Working_register[10] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.470     ; 1.428      ;
; -3.962 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r6[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.470     ; 1.427      ;
; -3.962 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r25[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.480     ; 1.417      ;
; -3.951 ; ALU:inst5|z[8]  ; super_register_bank:inst2|Working_register[8]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.462     ; 1.424      ;
; -3.944 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r0[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.488     ; 1.391      ;
; -3.938 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r24[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.206     ; 1.667      ;
; -3.935 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r11[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.478     ; 1.392      ;
; -3.923 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r9[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.494     ; 1.364      ;
; -3.911 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r0[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.472     ; 1.374      ;
; -3.902 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r9[2]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.479     ; 1.358      ;
; -3.899 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r0[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.472     ; 1.362      ;
; -3.898 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r9[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.493     ; 1.340      ;
; -3.894 ; ALU:inst5|z[10] ; super_register_bank:inst2|r9[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.462     ; 1.367      ;
; -3.886 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r9[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.494     ; 1.327      ;
; -3.880 ; ALU:inst5|z[13] ; super_register_bank:inst2|r0[13]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.477     ; 1.338      ;
; -3.876 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r27[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.201     ; 1.610      ;
; -3.874 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r9[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.469     ; 1.340      ;
; -3.872 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r7[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.152     ; 1.655      ;
; -3.869 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r11[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.490     ; 1.314      ;
; -3.868 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r9[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.479     ; 1.324      ;
; -3.863 ; ALU:inst5|z[15] ; super_register_bank:inst2|Working_register[15] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.158     ; 1.640      ;
; -3.861 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r7[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.146     ; 1.650      ;
; -3.859 ; ALU:inst5|z[13] ; super_register_bank:inst2|r9[13]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.468     ; 1.326      ;
; -3.857 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r11[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.476     ; 1.316      ;
; -3.850 ; ALU:inst5|z[14] ; super_register_bank:inst2|r0[14]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.482     ; 1.303      ;
; -3.845 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r9[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.491     ; 1.289      ;
; -3.843 ; ALU:inst5|z[1]  ; super_register_bank:inst2|Working_register[1]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.158     ; 1.620      ;
; -3.836 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r11[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.476     ; 1.295      ;
; -3.836 ; ALU:inst5|z[15] ; super_register_bank:inst2|r11[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.478     ; 1.293      ;
; -3.828 ; ALU:inst5|z[10] ; super_register_bank:inst2|r12[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.165     ; 1.598      ;
; -3.807 ; ALU:inst5|z[10] ; super_register_bank:inst2|r22[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.138     ; 1.604      ;
; -3.806 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r5[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.131     ; 1.610      ;
; -3.800 ; ALU:inst5|z[10] ; super_register_bank:inst2|r14[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.137     ; 1.598      ;
; -3.795 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r16[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.168     ; 1.562      ;
; -3.782 ; ALU:inst5|z[11] ; super_register_bank:inst2|r23[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.181     ; 1.536      ;
; -3.780 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r16[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.184     ; 1.531      ;
; -3.778 ; ALU:inst5|z[13] ; super_register_bank:inst2|r25[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.479     ; 1.234      ;
; -3.778 ; ALU:inst5|z[15] ; super_register_bank:inst2|r4[15]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.487     ; 1.226      ;
; -3.770 ; ALU:inst5|z[15] ; super_register_bank:inst2|r26[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.487     ; 1.218      ;
; -3.767 ; ALU:inst5|z[14] ; super_register_bank:inst2|r6[14]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.474     ; 1.228      ;
; -3.767 ; ALU:inst5|z[13] ; super_register_bank:inst2|r26[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.480     ; 1.222      ;
; -3.766 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r3[2]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.186     ; 1.515      ;
; -3.766 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r17[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.141     ; 1.560      ;
; -3.763 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r22[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.145     ; 1.553      ;
; -3.763 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r11[4]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.490     ; 1.208      ;
; -3.763 ; ALU:inst5|z[15] ; super_register_bank:inst2|r0[15]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.487     ; 1.211      ;
; -3.758 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r11[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.468     ; 1.225      ;
; -3.754 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r19[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.178     ; 1.511      ;
; -3.750 ; ALU:inst5|z[14] ; super_register_bank:inst2|r20[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.176     ; 1.509      ;
; -3.748 ; ALU:inst5|z[14] ; super_register_bank:inst2|r9[14]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.473     ; 1.210      ;
; -3.745 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r9[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.493     ; 1.187      ;
; -3.745 ; ALU:inst5|z[15] ; super_register_bank:inst2|r24[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.206     ; 1.474      ;
; -3.742 ; ALU:inst5|z[13] ; super_register_bank:inst2|r11[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.467     ; 1.210      ;
; -3.737 ; ALU:inst5|z[11] ; super_register_bank:inst2|r25[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.489     ; 1.183      ;
; -3.733 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r9[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.479     ; 1.189      ;
; -3.729 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r18[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.153     ; 1.511      ;
; -3.728 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r25[4]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.488     ; 1.175      ;
; -3.727 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r3[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.200     ; 1.462      ;
; -3.725 ; ALU:inst5|z[14] ; super_register_bank:inst2|Working_register[14] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.152     ; 1.508      ;
; -3.720 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r18[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.157     ; 1.498      ;
; -3.720 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r2[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.194     ; 1.461      ;
; -3.720 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r12[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.182     ; 1.473      ;
; -3.719 ; ALU:inst5|z[10] ; super_register_bank:inst2|r11[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.461     ; 1.193      ;
; -3.715 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r11[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.462     ; 1.188      ;
; -3.715 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r15[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.176     ; 1.474      ;
; -3.714 ; ALU:inst5|z[7]  ; super_register_bank:inst2|Working_register[7]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.477     ; 1.172      ;
; -3.712 ; ALU:inst5|z[10] ; super_register_bank:inst2|r6[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.463     ; 1.184      ;
; -3.708 ; ALU:inst5|z[14] ; super_register_bank:inst2|r21[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.148     ; 1.495      ;
; -3.704 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r19[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.198     ; 1.441      ;
; -3.701 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r16[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.196     ; 1.440      ;
; -3.700 ; ALU:inst5|z[11] ; super_register_bank:inst2|r9[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.478     ; 1.157      ;
; -3.700 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r16[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.190     ; 1.445      ;
; -3.700 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r4[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.485     ; 1.150      ;
; -3.699 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r4[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.200     ; 1.434      ;
; -3.694 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r17[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.172     ; 1.457      ;
; -3.693 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r24[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.196     ; 1.432      ;
; -3.692 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r4[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.192     ; 1.435      ;
; -3.692 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r2[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.192     ; 1.435      ;
; -3.691 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r1[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.172     ; 1.454      ;
; -3.690 ; ALU:inst5|z[12] ; super_register_bank:inst2|r6[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.479     ; 1.146      ;
; -3.688 ; ALU:inst5|z[12] ; super_register_bank:inst2|r0[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.487     ; 1.136      ;
; -3.688 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r0[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.485     ; 1.138      ;
; -3.686 ; ALU:inst5|z[11] ; super_register_bank:inst2|r0[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.487     ; 1.134      ;
; -3.682 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r12[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.187     ; 1.430      ;
; -3.681 ; ALU:inst5|z[11] ; super_register_bank:inst2|r26[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.486     ; 1.130      ;
; -3.680 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r14[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.154     ; 1.461      ;
; -3.679 ; ALU:inst5|z[14] ; super_register_bank:inst2|r24[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.200     ; 1.414      ;
; -3.679 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r2[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.180     ; 1.434      ;
; -3.678 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r16[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -3.144     ; 1.469      ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.905 ; fetch:inst4|PC[10]~1                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.617     ; 1.248      ;
; -1.753 ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.278      ; 2.491      ;
; -1.158 ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.278      ; 2.396      ;
; 5.308  ; fetch:inst4|PC[5]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.186     ; 2.526      ;
; 5.415  ; fetch:inst4|PC[2]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.186     ; 2.419      ;
; 5.453  ; fetch:inst4|PC[7]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.186     ; 2.381      ;
; 5.871  ; fetch:inst4|PC[3]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.186     ; 1.963      ;
; 5.937  ; fetch:inst4|PC[1]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.186     ; 1.897      ;
; 6.037  ; fetch:inst4|PC[6]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.186     ; 1.797      ;
; 6.059  ; fetch:inst4|PC[4]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.186     ; 1.775      ;
; 6.085  ; fetch:inst4|PC[0]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.186     ; 1.749      ;
; 7.053  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.176      ; 4.143      ;
; 27.022 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 28.000       ; 3.176      ; 4.174      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'nRST'                                                                                                                                                          ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.334 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 1.000        ; 4.518      ; 3.342      ;
; 1.352 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 1.000        ; 4.518      ; 3.324      ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.693 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.227      ; 4.737      ;
; -2.578 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.112      ; 4.737      ;
; -2.213 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.227      ; 4.737      ;
; -2.098 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.112      ; 4.737      ;
; -1.436 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.230      ; 5.997      ;
; -1.321 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.115      ; 5.997      ;
; -0.956 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.230      ; 5.997      ;
; -0.900 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.111      ; 6.414      ;
; -0.841 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.115      ; 5.997      ;
; -0.785 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.996      ; 6.414      ;
; -0.420 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.111      ; 6.414      ;
; -0.305 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.996      ; 6.414      ;
; 0.057  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.225      ; 7.485      ;
; 0.179  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.110      ; 7.492      ;
; 0.510  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.330      ; 8.043      ;
; 0.544  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.225      ; 7.492      ;
; 0.624  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.549      ; 6.376      ;
; 0.625  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.215      ; 8.043      ;
; 0.652  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.110      ; 7.485      ;
; 0.680  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.678      ; 6.561      ;
; 0.752  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.252      ; 8.207      ;
; 0.772  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.360      ; 8.335      ;
; 0.874  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.137      ; 8.214      ;
; 0.884  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.252      ; 8.339      ;
; 0.894  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.245      ; 8.342      ;
; 0.930  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.254      ; 8.387      ;
; 0.962  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.234      ; 8.399      ;
; 0.990  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.330      ; 8.043      ;
; 1.004  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.137      ; 8.344      ;
; 1.025  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.113      ; 8.341      ;
; 1.045  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.139      ; 8.387      ;
; 1.084  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.119      ; 8.406      ;
; 1.097  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.549      ; 6.369      ;
; 1.105  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.215      ; 8.043      ;
; 1.118  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.108      ; 8.429      ;
; 1.147  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.998      ; 8.348      ;
; 1.156  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.678      ; 6.557      ;
; 1.183  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.110      ; 8.496      ;
; 1.237  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.993      ; 8.433      ;
; 1.239  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.252      ; 8.214      ;
; 1.259  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.360      ; 8.342      ;
; 1.305  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.995      ; 8.503      ;
; 1.347  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.137      ; 8.207      ;
; 1.367  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.245      ; 8.335      ;
; 1.369  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.252      ; 8.344      ;
; 1.410  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.254      ; 8.387      ;
; 1.449  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.234      ; 8.406      ;
; 1.451  ; super_register_bank:inst2|Working_register[0]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.347      ; 6.378      ;
; 1.479  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.137      ; 8.339      ;
; 1.512  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.113      ; 8.348      ;
; 1.525  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.139      ; 8.387      ;
; 1.557  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.119      ; 8.399      ;
; 1.584  ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.675      ; 6.839      ;
; 1.602  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.108      ; 8.433      ;
; 1.620  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.998      ; 8.341      ;
; 1.670  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.110      ; 8.503      ;
; 1.713  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.993      ; 8.429      ;
; 1.778  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.995      ; 8.496      ;
; 1.838  ; super_register_bank:inst2|Working_register[9]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.347      ; 6.765      ;
; 1.876  ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.347      ; 6.803      ;
; 1.922  ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.347      ; 6.849      ;
; 2.275  ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.347      ; 7.202      ;
; 2.307  ; super_register_bank:inst2|Working_register[12]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.347      ; 7.234      ;
; 2.360  ; super_register_bank:inst2|Working_register[13]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.347      ; 7.287      ;
; 2.361  ; super_register_bank:inst2|Working_register[14]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.347      ; 7.288      ;
; 2.526  ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.357      ; 7.463      ;
; 2.538  ; super_register_bank:inst2|Working_register[8]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.667      ; 7.785      ;
; 2.563  ; super_register_bank:inst2|Working_register[10]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.676      ; 7.819      ;
; 2.567  ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.331      ; 7.478      ;
; 2.629  ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.667      ; 7.876      ;
; 2.760  ; super_register_bank:inst2|Working_register[6]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.667      ; 8.007      ;
; 2.778  ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.667      ; 8.025      ;
; 2.864  ; super_register_bank:inst2|Working_register[5]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.667      ; 8.111      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'nRST'                                                                                                                                                            ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.706 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 0.000        ; 4.793      ; 3.167      ;
; -1.698 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 0.000        ; 4.793      ; 3.175      ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MIR:MIR2|ALUC_OUT[0]'                                                                                                                                              ;
+--------+------------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node          ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; -0.597 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[2]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.473      ; 3.056      ;
; -0.420 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[12]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.488      ; 3.248      ;
; -0.322 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[11]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.488      ; 3.346      ;
; -0.120 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[2]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.473      ; 3.053      ;
; 0.035  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[12]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.488      ; 3.223      ;
; 0.226  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[11]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.488      ; 3.414      ;
; 0.239  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|cy_out ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 1.080      ; 1.499      ;
; 0.397  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[4]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.487      ; 4.064      ;
; 0.626  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[14]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.483      ; 4.289      ;
; 0.683  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.490      ; 4.253      ;
; 0.711  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|cy_out ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 1.080      ; 1.491      ;
; 0.717  ; constant_reg:inst6|k_out[11]                   ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.486      ; 4.283      ;
; 0.766  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[1]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.489      ; 4.435      ;
; 0.806  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[10]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.472      ; 4.458      ;
; 0.828  ; constant_reg:inst6|k_out[12]                   ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.171      ; 4.079      ;
; 0.862  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[4]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.487      ; 4.049      ;
; 0.871  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[5]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.485      ; 4.536      ;
; 0.872  ; super_register_bank:inst2|r0[12]               ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.487      ; 4.439      ;
; 0.889  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[13]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.478      ; 4.547      ;
; 0.936  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[8]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.473      ; 4.589      ;
; 0.954  ; super_register_bank:inst2|r0[2]                ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.471      ; 4.505      ;
; 0.970  ; carry_block:inst8|cy                           ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.484      ; 4.534      ;
; 1.001  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[15]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.489      ; 4.670      ;
; 1.006  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[3]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.488      ; 4.674      ;
; 1.018  ; constant_reg:inst6|k_out[2]                    ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.469      ; 4.567      ;
; 1.023  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[0]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.473      ; 4.676      ;
; 1.056  ; super_register_bank:inst2|Working_register[2]  ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.152      ; 4.288      ;
; 1.059  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[9]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.479      ; 4.718      ;
; 1.075  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.490      ; 4.645      ;
; 1.094  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.475      ; 4.649      ;
; 1.094  ; super_register_bank:inst2|r0[11]               ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.487      ; 4.661      ;
; 1.104  ; constant_reg:inst6|k_out[0]                    ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.148      ; 4.332      ;
; 1.127  ; carry_block:inst8|cy                           ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.485      ; 4.692      ;
; 1.136  ; constant_reg:inst6|k_out[1]                    ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.148      ; 4.364      ;
; 1.151  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[14]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.483      ; 4.334      ;
; 1.154  ; constant_reg:inst6|k_out[14]                   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.166      ; 4.400      ;
; 1.163  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[6]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.487      ; 4.830      ;
; 1.164  ; super_register_bank:inst2|Working_register[12] ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.157      ; 4.401      ;
; 1.201  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.489      ; 4.770      ;
; 1.216  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[7]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.488      ; 4.884      ;
; 1.217  ; super_register_bank:inst2|Working_register[11] ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.157      ; 4.454      ;
; 1.229  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[1]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.489      ; 4.418      ;
; 1.250  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.485      ; 4.815      ;
; 1.255  ; constant_reg:inst6|k_out[6]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.476      ; 4.811      ;
; 1.271  ; constant_reg:inst6|k_out[4]                    ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.483      ; 4.834      ;
; 1.277  ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.167      ; 4.524      ;
; 1.287  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[10]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.472      ; 4.459      ;
; 1.290  ; carry_block:inst8|cy                           ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.485      ; 4.855      ;
; 1.319  ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.482      ; 4.881      ;
; 1.358  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[5]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.485      ; 4.543      ;
; 1.380  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[13]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.478      ; 4.558      ;
; 1.399  ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.487      ; 4.966      ;
; 1.422  ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.472      ; 4.974      ;
; 1.428  ; constant_reg:inst6|k_out[0]                    ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.162      ; 4.670      ;
; 1.428  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[8]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.473      ; 4.601      ;
; 1.432  ; super_register_bank:inst2|r19[12]              ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.177      ; 4.689      ;
; 1.440  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[15]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.489      ; 4.629      ;
; 1.460  ; constant_reg:inst6|k_out[1]                    ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.162      ; 4.702      ;
; 1.504  ; constant_reg:inst6|k_out[2]                    ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.483      ; 5.067      ;
; 1.505  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[3]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.488      ; 4.693      ;
; 1.510  ; carry_block:inst8|cy                           ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.470      ; 5.060      ;
; 1.512  ; constant_reg:inst6|k_out[9]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.171      ; 4.763      ;
; 1.517  ; constant_reg:inst6|k_out[0]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.163      ; 4.760      ;
; 1.522  ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.172      ; 4.774      ;
; 1.524  ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.477      ; 5.081      ;
; 1.525  ; constant_reg:inst6|k_out[3]                    ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.162      ; 4.767      ;
; 1.527  ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.172      ; 4.779      ;
; 1.528  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[0]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.473      ; 4.701      ;
; 1.529  ; carry_block:inst8|cy                           ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.480      ; 5.089      ;
; 1.538  ; constant_reg:inst6|k_out[1]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.163      ; 4.781      ;
; 1.557  ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.487      ; 5.124      ;
; 1.561  ; constant_reg:inst6|k_out[7]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.476      ; 5.117      ;
; 1.561  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[9]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.479      ; 4.740      ;
; 1.565  ; constant_reg:inst6|k_out[8]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.486      ; 5.131      ;
; 1.569  ; constant_reg:inst6|k_out[4]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.484      ; 5.133      ;
; 1.572  ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.472      ; 5.124      ;
; 1.578  ; super_register_bank:inst2|r23[12]              ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.181      ; 4.839      ;
; 1.583  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.491      ; 5.154      ;
; 1.590  ; carry_block:inst8|cy                           ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.475      ; 5.145      ;
; 1.596  ; constant_reg:inst6|k_out[7]                    ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.476      ; 5.152      ;
; 1.599  ; constant_reg:inst6|k_out[3]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.163      ; 4.842      ;
; 1.613  ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.478      ; 5.171      ;
; 1.614  ; constant_reg:inst6|k_out[6]                    ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.476      ; 5.170      ;
; 1.620  ; carry_block:inst8|cy                           ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.470      ; 5.170      ;
; 1.628  ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.157      ; 4.865      ;
; 1.630  ; carry_block:inst8|cy                           ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.482      ; 5.192      ;
; 1.631  ; constant_reg:inst6|k_out[5]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.476      ; 5.187      ;
; 1.634  ; constant_reg:inst6|k_out[10]                   ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.171      ; 4.885      ;
; 1.636  ; carry_block:inst8|cy                           ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.469      ; 5.185      ;
; 1.638  ; carry_block:inst8|cy                           ; ALU:inst5|z[6]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.484      ; 5.202      ;
; 1.640  ; constant_reg:inst6|k_out[2]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.484      ; 5.204      ;
; 1.661  ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.157      ; 4.898      ;
; 1.667  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[6]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.487      ; 4.854      ;
; 1.668  ; carry_block:inst8|cy                           ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.485      ; 5.233      ;
; 1.675  ; carry_block:inst8|cy                           ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.486      ; 5.241      ;
; 1.675  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.490      ; 5.245      ;
; 1.677  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.481      ; 5.238      ;
; 1.680  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[7]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 3.488      ; 4.868      ;
; 1.689  ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.156      ; 4.925      ;
; 1.701  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 3.475      ; 5.256      ;
+--------+------------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+--------+---------------------------------------------------+------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.093 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~8          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.036      ; 3.087      ;
; -0.093 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~9          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.036      ; 3.087      ;
; -0.091 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~10         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.036      ; 3.089      ;
; 0.007  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~0          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.036      ; 3.187      ;
; 0.009  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~3          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.036      ; 3.189      ;
; 0.009  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~6          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.036      ; 3.189      ;
; 0.010  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~2          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.036      ; 3.190      ;
; 0.010  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~4          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.036      ; 3.190      ;
; 0.010  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~16         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.036      ; 3.190      ;
; 0.011  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~7          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.036      ; 3.191      ;
; 0.011  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~1          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.036      ; 3.191      ;
; 0.343  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~19         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.036      ; 3.523      ;
; 0.437  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[11]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.964      ;
; 0.440  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[9]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.362      ; 3.946      ;
; 0.444  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.971      ;
; 0.474  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~5          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.036      ; 3.654      ;
; 0.498  ; fetch:inst4|tos[19]                               ; fetch:inst4|tos[19]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.710      ;
; 0.499  ; fetch:inst4|tos[31]                               ; fetch:inst4|tos[31]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.499  ; fetch:inst4|tos[21]                               ; fetch:inst4|tos[21]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.500  ; fetch:inst4|tos[22]                               ; fetch:inst4|tos[22]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.712      ;
; 0.502  ; fetch:inst4|tos[14]                               ; fetch:inst4|tos[14]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.713      ;
; 0.502  ; fetch:inst4|tos[23]                               ; fetch:inst4|tos[23]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.714      ;
; 0.502  ; fetch:inst4|tos[25]                               ; fetch:inst4|tos[25]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.714      ;
; 0.503  ; fetch:inst4|tos[30]                               ; fetch:inst4|tos[30]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.715      ;
; 0.503  ; fetch:inst4|tos[28]                               ; fetch:inst4|tos[28]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.715      ;
; 0.503  ; fetch:inst4|tos[12]                               ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.714      ;
; 0.504  ; fetch:inst4|tos[26]                               ; fetch:inst4|tos[26]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.716      ;
; 0.510  ; fetch:inst4|tos[3]                                ; fetch:inst4|tos[3]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[5]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[6]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.514  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[9]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.516  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[10]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.520  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[11]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.047      ;
; 0.527  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.054      ;
; 0.533  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[13]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.060      ;
; 0.534  ; fetch:inst4|tos[0]                                ; fetch:inst4|tos[0]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.745      ;
; 0.540  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[14]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.067      ;
; 0.547  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[8]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.362      ; 4.053      ;
; 0.552  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[7]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.362      ; 4.058      ;
; 0.568  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~17         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.036      ; 3.748      ;
; 0.583  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~14         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.045      ; 3.772      ;
; 0.594  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~15         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.036      ; 3.774      ;
; 0.612  ; fetch:inst4|tos[20]                               ; fetch:inst4|tos[20]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.824      ;
; 0.613  ; fetch:inst4|tos[11]                               ; fetch:inst4|tos[11]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.824      ;
; 0.616  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[13]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.143      ;
; 0.619  ; fetch:inst4|tos[18]                               ; fetch:inst4|tos[18]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.831      ;
; 0.619  ; fetch:inst4|tos[24]                               ; fetch:inst4|tos[24]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.831      ;
; 0.622  ; fetch:inst4|tos[29]                               ; fetch:inst4|tos[29]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.834      ;
; 0.622  ; fetch:inst4|tos[13]                               ; fetch:inst4|tos[13]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.833      ;
; 0.623  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[14]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.150      ;
; 0.624  ; fetch:inst4|tos[4]                                ; fetch:inst4|tos[4]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.823      ;
; 0.625  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[11]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.152      ;
; 0.627  ; fetch:inst4|tos[15]                               ; fetch:inst4|tos[15]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.838      ;
; 0.629  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[15]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.156      ;
; 0.631  ; fetch:inst4|tos[7]                                ; fetch:inst4|tos[7]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.830      ;
; 0.631  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[8]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.830      ;
; 0.632  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.159      ;
; 0.633  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[16]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.163      ;
; 0.644  ; fetch:inst4|tos[2]                                ; fetch:inst4|tos[2]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.843      ;
; 0.648  ; fetch:inst4|PC[10]~_emulated                      ; fetch:inst4|stack~10         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.847      ;
; 0.648  ; fetch:inst4|tos[17]                               ; fetch:inst4|tos[17]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.860      ;
; 0.648  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[11]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.175      ;
; 0.654  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.036      ; 3.834      ;
; 0.655  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[0]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.362      ; 4.161      ;
; 0.655  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.182      ;
; 0.663  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~38         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.038      ; 3.845      ;
; 0.664  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[5]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.362      ; 4.170      ;
; 0.673  ; fetch:inst4|tos[1]                                ; fetch:inst4|tos[1]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.872      ;
; 0.675  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[6]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.362      ; 4.181      ;
; 0.686  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~42         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.038      ; 3.868      ;
; 0.708  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[11]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.235      ;
; 0.712  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[15]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.239      ;
; 0.713  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~31         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.038      ; 3.895      ;
; 0.715  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.242      ;
; 0.716  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[16]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.246      ;
; 0.721  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[13]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.248      ;
; 0.722  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[17]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.252      ;
; 0.728  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[14]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.255      ;
; 0.729  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[18]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.259      ;
; 0.729  ; fetch:inst4|tos[7]                                ; fetch:inst4|tos[11]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.256      ;
; 0.739  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~23         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.045      ; 3.928      ;
; 0.739  ; fetch:inst4|tos[7]                                ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.266      ;
; 0.742  ; fetch:inst4|tos[19]                               ; fetch:inst4|tos[20]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.954      ;
; 0.743  ; fetch:inst4|tos[21]                               ; fetch:inst4|tos[22]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.955      ;
; 0.744  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[13]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.271      ;
; 0.747  ; fetch:inst4|tos[25]                               ; fetch:inst4|tos[26]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.959      ;
; 0.747  ; fetch:inst4|tos[23]                               ; fetch:inst4|tos[24]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.959      ;
; 0.749  ; fetch:inst4|tos[22]                               ; fetch:inst4|tos[23]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.961      ;
; 0.751  ; fetch:inst4|tos[14]                               ; fetch:inst4|tos[15]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.962      ;
; 0.751  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[14]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.278      ;
; 0.752  ; fetch:inst4|tos[30]                               ; fetch:inst4|tos[31]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.964      ;
; 0.752  ; fetch:inst4|tos[12]                               ; fetch:inst4|tos[13]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.963      ;
; 0.752  ; fetch:inst4|tos[28]                               ; fetch:inst4|tos[29]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.964      ;
; 0.753  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~40         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.038      ; 3.935      ;
; 0.753  ; fetch:inst4|tos[26]                               ; fetch:inst4|tos[27]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.965      ;
; 0.754  ; fetch:inst4|tos[3]                                ; fetch:inst4|tos[4]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.755  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[6]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755  ; fetch:inst4|tos[14]                               ; fetch:inst4|tos[16]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.969      ;
; 0.756  ; fetch:inst4|tos[22]                               ; fetch:inst4|tos[24]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.968      ;
; 0.759  ; fetch:inst4|tos[28]                               ; fetch:inst4|tos[30]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.971      ;
+--------+---------------------------------------------------+------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                ;
+-------+------------------------+----------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node              ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.313 ; carry_block:inst8|cy   ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.456 ; MIR:MIR2|ALUC_OUT[0]   ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.358      ; 1.238      ;
; 0.996 ; MIR:MIR2|ALUC_OUT[0]   ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.358      ; 1.278      ;
; 1.407 ; MIR:MIR2|ALUC_OUT[2]   ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 1.607      ;
; 1.417 ; ALU:inst5|cy_out       ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -0.680     ; 0.481      ;
; 1.442 ; MIR:MIR2|ALUC_OUT[1]   ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 1.645      ;
; 1.601 ; MIR:MIR2|ALUC_OUT[3]   ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.259     ; 1.486      ;
; 4.807 ; decoder:inst1|Sel_C[2] ; MIR:MIR2|SelC_OUT[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.998     ; 0.053      ;
; 4.917 ; decoder:inst1|Type[6]  ; MIR:MIR2|Type_OUT[6] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.108     ; 0.053      ;
; 4.923 ; decoder:inst1|ALUC[3]  ; MIR:MIR2|ALUC_OUT[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.114     ; 0.053      ;
; 4.944 ; decoder:inst1|Sel_C[5] ; MIR:MIR2|SelC_OUT[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.135     ; 0.053      ;
; 4.944 ; decoder:inst1|Sel_C[4] ; MIR:MIR2|SelC_OUT[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.135     ; 0.053      ;
; 4.946 ; decoder:inst1|Sel_C[0] ; MIR:MIR2|SelC_OUT[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.137     ; 0.053      ;
; 5.136 ; decoder:inst1|Sel_C[1] ; MIR:MIR2|SelC_OUT[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.327     ; 0.053      ;
; 5.137 ; decoder:inst1|Sel_C[3] ; MIR:MIR2|SelC_OUT[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.328     ; 0.053      ;
; 5.139 ; decoder:inst1|ALUC[1]  ; MIR:MIR2|ALUC_OUT[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.330     ; 0.053      ;
; 5.243 ; decoder:inst1|ALUC[2]  ; MIR:MIR2|ALUC_OUT[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.434     ; 0.053      ;
; 5.309 ; decoder:inst1|ALUC[0]  ; MIR:MIR2|ALUC_OUT[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.500     ; 0.053      ;
; 5.400 ; decoder:inst1|Sel_C[2] ; MIR:MIR2|SelC_OUT[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.091     ; 0.053      ;
; 5.510 ; decoder:inst1|Type[6]  ; MIR:MIR2|Type_OUT[6] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.201     ; 0.053      ;
; 5.516 ; decoder:inst1|ALUC[3]  ; MIR:MIR2|ALUC_OUT[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.207     ; 0.053      ;
; 5.537 ; decoder:inst1|Sel_C[5] ; MIR:MIR2|SelC_OUT[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.228     ; 0.053      ;
; 5.537 ; decoder:inst1|Sel_C[4] ; MIR:MIR2|SelC_OUT[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.228     ; 0.053      ;
; 5.539 ; decoder:inst1|Sel_C[0] ; MIR:MIR2|SelC_OUT[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.230     ; 0.053      ;
; 5.729 ; decoder:inst1|Sel_C[1] ; MIR:MIR2|SelC_OUT[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.420     ; 0.053      ;
; 5.730 ; decoder:inst1|Sel_C[3] ; MIR:MIR2|SelC_OUT[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.421     ; 0.053      ;
; 5.732 ; decoder:inst1|ALUC[1]  ; MIR:MIR2|ALUC_OUT[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.423     ; 0.053      ;
; 5.836 ; decoder:inst1|ALUC[2]  ; MIR:MIR2|ALUC_OUT[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.527     ; 0.053      ;
; 5.902 ; decoder:inst1|ALUC[0]  ; MIR:MIR2|ALUC_OUT[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.593     ; 0.053      ;
+-------+------------------------+----------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.194  ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.639      ; 2.112      ;
; 1.807  ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.639      ; 2.225      ;
; 1.870  ; fetch:inst4|PC[10]~1                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.200     ; 0.949      ;
; 12.242 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -12.000      ; 3.318      ; 3.749      ;
; 32.233 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 3.318      ; 3.740      ;
; 33.327 ; fetch:inst4|PC[0]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.105      ; 1.621      ;
; 33.348 ; fetch:inst4|PC[4]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.105      ; 1.642      ;
; 33.381 ; fetch:inst4|PC[6]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.105      ; 1.675      ;
; 33.469 ; fetch:inst4|PC[1]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.105      ; 1.763      ;
; 33.543 ; fetch:inst4|PC[3]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.105      ; 1.837      ;
; 33.956 ; fetch:inst4|PC[7]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.105      ; 2.250      ;
; 33.992 ; fetch:inst4|PC[2]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.105      ; 2.286      ;
; 34.081 ; fetch:inst4|PC[5]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.105      ; 2.375      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                                              ;
+-------+-----------------+-----------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                       ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; 2.415 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r25[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.606     ; 0.053      ;
; 2.759 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r23[1]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.648     ; 0.355      ;
; 2.766 ; ALU:inst5|z[15] ; super_register_bank:inst2|r23[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.648     ; 0.362      ;
; 2.768 ; ALU:inst5|z[13] ; super_register_bank:inst2|r15[13]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.649     ; 0.363      ;
; 2.846 ; ALU:inst5|z[12] ; super_register_bank:inst2|r22[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.620     ; 0.470      ;
; 2.863 ; ALU:inst5|z[14] ; super_register_bank:inst2|r23[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.614     ; 0.493      ;
; 2.866 ; ALU:inst5|z[11] ; super_register_bank:inst2|r22[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.621     ; 0.489      ;
; 2.878 ; ALU:inst5|z[10] ; super_register_bank:inst2|r10[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.631     ; 0.491      ;
; 2.888 ; ALU:inst5|z[14] ; super_register_bank:inst2|r27[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.642     ; 0.490      ;
; 2.992 ; ALU:inst5|z[11] ; super_register_bank:inst2|r18[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.644     ; 0.592      ;
; 3.009 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r22[1]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.620     ; 0.633      ;
; 3.015 ; ALU:inst5|z[13] ; super_register_bank:inst2|r7[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.621     ; 0.638      ;
; 3.029 ; ALU:inst5|z[14] ; super_register_bank:inst2|r17[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.625     ; 0.648      ;
; 3.050 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r15[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.673     ; 0.621      ;
; 3.056 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r7[4]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.645     ; 0.655      ;
; 3.087 ; ALU:inst5|z[11] ; super_register_bank:inst2|r14[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.645     ; 0.686      ;
; 3.095 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r21[8]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.645     ; 0.694      ;
; 3.096 ; ALU:inst5|z[14] ; super_register_bank:inst2|r16[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.653     ; 0.687      ;
; 3.100 ; ALU:inst5|z[3]  ; super_register_bank:inst2|Working_register[3] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.982     ; 0.362      ;
; 3.107 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r13[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.623     ; 0.728      ;
; 3.123 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r25[6]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.619     ; 0.748      ;
; 3.125 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r25[8]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.606     ; 0.763      ;
; 3.133 ; ALU:inst5|z[4]  ; super_register_bank:inst2|Working_register[4] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.630     ; 0.747      ;
; 3.133 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r18[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.649     ; 0.728      ;
; 3.136 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r25[5]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.617     ; 0.763      ;
; 3.139 ; ALU:inst5|z[10] ; super_register_bank:inst2|r8[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.630     ; 0.753      ;
; 3.150 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r6[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.645     ; 0.749      ;
; 3.181 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r25[7]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.620     ; 0.805      ;
; 3.182 ; ALU:inst5|z[14] ; super_register_bank:inst2|r13[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.669     ; 0.757      ;
; 3.185 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r6[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.654     ; 0.775      ;
; 3.196 ; ALU:inst5|z[11] ; super_register_bank:inst2|r21[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.645     ; 0.795      ;
; 3.201 ; ALU:inst5|z[12] ; super_register_bank:inst2|r18[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.643     ; 0.802      ;
; 3.207 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r15[9]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.665     ; 0.786      ;
; 3.212 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r27[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.634     ; 0.822      ;
; 3.224 ; ALU:inst5|z[5]  ; super_register_bank:inst2|Working_register[5] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.979     ; 0.489      ;
; 3.240 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r5[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.622     ; 0.862      ;
; 3.242 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r17[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.650     ; 0.836      ;
; 3.246 ; ALU:inst5|z[13] ; super_register_bank:inst2|r17[13]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.620     ; 0.870      ;
; 3.249 ; ALU:inst5|z[10] ; super_register_bank:inst2|r18[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.648     ; 0.845      ;
; 3.250 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r7[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.616     ; 0.878      ;
; 3.251 ; ALU:inst5|z[12] ; super_register_bank:inst2|r15[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.674     ; 0.821      ;
; 3.253 ; ALU:inst5|z[12] ; super_register_bank:inst2|r7[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.646     ; 0.851      ;
; 3.255 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r8[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.645     ; 0.854      ;
; 3.257 ; ALU:inst5|z[12] ; super_register_bank:inst2|r19[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.669     ; 0.832      ;
; 3.260 ; ALU:inst5|z[11] ; super_register_bank:inst2|r20[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.674     ; 0.830      ;
; 3.261 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r21[1]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.645     ; 0.860      ;
; 3.267 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r1[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.650     ; 0.861      ;
; 3.270 ; ALU:inst5|z[15] ; super_register_bank:inst2|r17[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.631     ; 0.883      ;
; 3.272 ; ALU:inst5|z[13] ; super_register_bank:inst2|r19[13]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.657     ; 0.859      ;
; 3.273 ; ALU:inst5|z[13] ; super_register_bank:inst2|r16[13]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.648     ; 0.869      ;
; 3.274 ; ALU:inst5|z[10] ; super_register_bank:inst2|r17[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.649     ; 0.869      ;
; 3.276 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r10[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.632     ; 0.888      ;
; 3.278 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r15[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.644     ; 0.878      ;
; 3.278 ; ALU:inst5|z[15] ; super_register_bank:inst2|r21[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.645     ; 0.877      ;
; 3.280 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r23[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.630     ; 0.894      ;
; 3.281 ; ALU:inst5|z[11] ; super_register_bank:inst2|r15[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.675     ; 0.850      ;
; 3.282 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r15[8]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.660     ; 0.866      ;
; 3.286 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r0[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.643     ; 0.887      ;
; 3.287 ; ALU:inst5|z[12] ; super_register_bank:inst2|r25[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.620     ; 0.911      ;
; 3.287 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r26[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.641     ; 0.890      ;
; 3.289 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r19[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.678     ; 0.855      ;
; 3.290 ; ALU:inst5|z[11] ; super_register_bank:inst2|r7[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.647     ; 0.887      ;
; 3.290 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r5[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.647     ; 0.887      ;
; 3.293 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r15[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.660     ; 0.877      ;
; 3.294 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r7[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.632     ; 0.906      ;
; 3.298 ; ALU:inst5|z[15] ; super_register_bank:inst2|r16[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.659     ; 0.883      ;
; 3.300 ; ALU:inst5|z[14] ; super_register_bank:inst2|r8[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.640     ; 0.904      ;
; 3.301 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r7[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.632     ; 0.913      ;
; 3.306 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r16[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.678     ; 0.872      ;
; 3.307 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r21[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.658     ; 0.893      ;
; 3.310 ; ALU:inst5|z[10] ; super_register_bank:inst2|r25[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.619     ; 0.935      ;
; 3.313 ; ALU:inst5|z[10] ; super_register_bank:inst2|r19[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.677     ; 0.880      ;
; 3.313 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r4[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.672     ; 0.885      ;
; 3.318 ; ALU:inst5|z[12] ; super_register_bank:inst2|r8[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.645     ; 0.917      ;
; 3.320 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r12[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.674     ; 0.890      ;
; 3.326 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r20[1]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.674     ; 0.896      ;
; 3.336 ; ALU:inst5|z[10] ; super_register_bank:inst2|r16[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.677     ; 0.903      ;
; 3.339 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r14[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.660     ; 0.923      ;
; 3.340 ; ALU:inst5|z[12] ; super_register_bank:inst2|r10[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.646     ; 0.938      ;
; 3.340 ; ALU:inst5|z[15] ; super_register_bank:inst2|r20[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.674     ; 0.910      ;
; 3.353 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r13[1]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.675     ; 0.922      ;
; 3.354 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r24[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.673     ; 0.925      ;
; 3.359 ; ALU:inst5|z[11] ; super_register_bank:inst2|r8[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.646     ; 0.957      ;
; 3.362 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r4[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.675     ; 0.931      ;
; 3.365 ; ALU:inst5|z[11] ; super_register_bank:inst2|r3[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.660     ; 0.949      ;
; 3.365 ; ALU:inst5|z[6]  ; super_register_bank:inst2|Working_register[6] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.981     ; 0.628      ;
; 3.372 ; ALU:inst5|z[10] ; super_register_bank:inst2|r26[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.654     ; 0.962      ;
; 3.372 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r8[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.642     ; 0.974      ;
; 3.374 ; ALU:inst5|z[14] ; super_register_bank:inst2|r22[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.639     ; 0.979      ;
; 3.377 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r21[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.630     ; 0.991      ;
; 3.381 ; ALU:inst5|z[12] ; super_register_bank:inst2|r26[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.655     ; 0.970      ;
; 3.382 ; ALU:inst5|z[14] ; super_register_bank:inst2|r15[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.657     ; 0.969      ;
; 3.387 ; ALU:inst5|z[11] ; super_register_bank:inst2|r5[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.647     ; 0.984      ;
; 3.389 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r13[6]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.636     ; 0.997      ;
; 3.393 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r26[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.654     ; 0.983      ;
; 3.396 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r10[6]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.645     ; 0.995      ;
; 3.401 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r13[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.636     ; 1.009      ;
; 3.402 ; ALU:inst5|z[10] ; super_register_bank:inst2|r21[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.657     ; 0.989      ;
; 3.404 ; ALU:inst5|z[15] ; super_register_bank:inst2|r18[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.644     ; 1.004      ;
; 3.408 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r21[6]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.643     ; 1.009      ;
+-------+-----------------+-----------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.538  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.685      ; 3.670      ;
; 2.639  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.358      ; 3.444      ;
; 2.814  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.694      ; 3.955      ;
; 2.846  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.359      ; 3.652      ;
; 2.915  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.359      ; 3.721      ;
; 2.917  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.358      ; 3.722      ;
; 3.038  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.685      ; 3.670      ;
; 3.047  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.685      ; 4.179      ;
; 3.105  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.694      ; 4.246      ;
; 3.139  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.358      ; 3.444      ;
; 3.298  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.694      ; 4.439      ;
; 3.314  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.694      ; 3.955      ;
; 3.346  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.359      ; 3.652      ;
; 3.380  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.368      ; 4.195      ;
; 3.415  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.359      ; 3.721      ;
; 3.424  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.358      ; 3.729      ;
; 3.498  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.359      ; 4.304      ;
; 3.507  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.359      ; 4.313      ;
; 3.541  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.685      ; 4.673      ;
; 3.550  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.685      ; 4.182      ;
; 3.559  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.368      ; 4.374      ;
; 3.605  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.694      ; 4.246      ;
; 3.622  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.685      ; 4.754      ;
; 3.745  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.368      ; 4.560      ;
; 3.798  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.694      ; 4.439      ;
; 3.880  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.368      ; 4.195      ;
; 3.998  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.359      ; 4.304      ;
; 4.014  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.359      ; 4.320      ;
; 4.041  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.685      ; 4.673      ;
; 4.066  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.368      ; 4.381      ;
; 4.129  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.685      ; 4.761      ;
; 4.245  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.368      ; 4.560      ;
; 32.755 ; MIR:MIR2|SelC_OUT[1]                                                                                     ; MIR:MIR3|SelC_OUT[1]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -32.000      ; 0.145      ; 1.064      ;
; 33.140 ; MIR:MIR2|SelC_OUT[3]                                                                                     ; MIR:MIR3|SelC_OUT[3]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -32.000      ; 0.145      ; 1.449      ;
; 33.448 ; MIR:MIR2|Type_OUT[6]                                                                                     ; MIR:MIR3|Type_OUT[6]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -32.000      ; 0.144      ; 1.756      ;
; 33.512 ; MIR:MIR2|SelC_OUT[0]                                                                                     ; MIR:MIR3|SelC_OUT[0]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -32.000      ; -0.169     ; 1.507      ;
; 33.526 ; MIR:MIR2|SelC_OUT[4]                                                                                     ; MIR:MIR3|SelC_OUT[4]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -32.000      ; -0.169     ; 1.521      ;
; 33.724 ; MIR:MIR2|SelC_OUT[2]                                                                                     ; MIR:MIR3|SelC_OUT[2]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -32.000      ; -0.169     ; 1.719      ;
; 33.945 ; MIR:MIR2|SelC_OUT[5]                                                                                     ; MIR:MIR3|SelC_OUT[5]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -32.000      ; -0.169     ; 1.940      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                              ;
+--------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.860 ; nRST      ; super_register_bank:inst2|Working_register[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.002      ; 2.297      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r11[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.003     ; 2.291      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r9[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.006     ; 2.288      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r9[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.006     ; 2.288      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r11[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.003     ; 2.291      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r9[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.006     ; 2.288      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r11[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.003     ; 2.291      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r11[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.003     ; 2.291      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r9[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.006     ; 2.288      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r9[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.006     ; 2.288      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r11[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.003     ; 2.291      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r11[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.003     ; 2.291      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r9[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.006     ; 2.288      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r9[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.006     ; 2.288      ;
; -1.859 ; nRST      ; super_register_bank:inst2|r9[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.006     ; 2.288      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r4[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.002      ; 2.294      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r0[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.002      ; 2.294      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r6[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.009      ; 2.301      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r0[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.293      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r0[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.293      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r4[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.002      ; 2.294      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r0[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.002      ; 2.294      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r4[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.002      ; 2.294      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r0[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.002      ; 2.294      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r4[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.002      ; 2.294      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r0[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.002      ; 2.294      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r4[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.002      ; 2.294      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r0[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.293      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r26[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.002     ; 2.290      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r0[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.293      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r6[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.009      ; 2.301      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r6[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.009      ; 2.301      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r4[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.002      ; 2.294      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r0[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.002      ; 2.294      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r0[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.293      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r6[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.009      ; 2.301      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r6[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.009      ; 2.301      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r0[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.293      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r0[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.293      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r26[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.002     ; 2.290      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r6[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.009      ; 2.301      ;
; -1.857 ; nRST      ; super_register_bank:inst2|r0[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.293      ;
; -1.856 ; nRST      ; super_register_bank:inst2|r25[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.001     ; 2.290      ;
; -1.856 ; nRST      ; super_register_bank:inst2|r26[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.002      ; 2.293      ;
; -1.856 ; nRST      ; super_register_bank:inst2|r9[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.301      ;
; -1.856 ; nRST      ; super_register_bank:inst2|r9[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.301      ;
; -1.856 ; nRST      ; super_register_bank:inst2|r25[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.001     ; 2.290      ;
; -1.856 ; nRST      ; super_register_bank:inst2|r26[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.002      ; 2.293      ;
; -1.856 ; nRST      ; super_register_bank:inst2|r25[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.001     ; 2.290      ;
; -1.856 ; nRST      ; super_register_bank:inst2|r9[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.301      ;
; -1.856 ; nRST      ; super_register_bank:inst2|r26[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.002      ; 2.293      ;
; -1.856 ; nRST      ; super_register_bank:inst2|r25[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.001     ; 2.290      ;
; -1.856 ; nRST      ; super_register_bank:inst2|r9[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.301      ;
; -1.856 ; nRST      ; super_register_bank:inst2|r9[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.301      ;
; -1.856 ; nRST      ; super_register_bank:inst2|r26[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.002      ; 2.293      ;
; -1.856 ; nRST      ; super_register_bank:inst2|r25[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.001     ; 2.290      ;
; -1.856 ; nRST      ; super_register_bank:inst2|r9[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.301      ;
; -1.856 ; nRST      ; super_register_bank:inst2|r9[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.301      ;
; -1.856 ; nRST      ; super_register_bank:inst2|r25[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.001     ; 2.290      ;
; -1.856 ; nRST      ; super_register_bank:inst2|r9[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.301      ;
; -1.856 ; nRST      ; super_register_bank:inst2|r26[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.002      ; 2.293      ;
; -1.850 ; nRST      ; super_register_bank:inst2|r0[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.296      ;
; -1.850 ; nRST      ; super_register_bank:inst2|r0[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.296      ;
; -1.849 ; nRST      ; super_register_bank:inst2|Working_register[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.295      ;
; -1.849 ; nRST      ; super_register_bank:inst2|Working_register[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.295      ;
; -1.849 ; nRST      ; super_register_bank:inst2|Working_register[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.295      ;
; -1.849 ; nRST      ; super_register_bank:inst2|Working_register[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.295      ;
; -1.849 ; nRST      ; super_register_bank:inst2|Working_register[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.295      ;
; -1.847 ; nRST      ; super_register_bank:inst2|r11[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.293      ;
; -1.847 ; nRST      ; super_register_bank:inst2|r11[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.293      ;
; -1.847 ; nRST      ; super_register_bank:inst2|r11[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.293      ;
; -1.847 ; nRST      ; super_register_bank:inst2|r11[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.293      ;
; -1.847 ; nRST      ; super_register_bank:inst2|r11[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.293      ;
; -1.847 ; nRST      ; super_register_bank:inst2|r11[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.293      ;
; -1.847 ; nRST      ; super_register_bank:inst2|r11[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.293      ;
; -1.847 ; nRST      ; super_register_bank:inst2|r11[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.293      ;
; -1.847 ; nRST      ; super_register_bank:inst2|r11[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.011      ; 2.293      ;
; -1.572 ; nRST      ; super_register_bank:inst2|r24[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.283      ; 2.290      ;
; -1.572 ; nRST      ; super_register_bank:inst2|r24[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.283      ; 2.290      ;
; -1.572 ; nRST      ; super_register_bank:inst2|r24[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.283      ; 2.290      ;
; -1.572 ; nRST      ; super_register_bank:inst2|r24[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.283      ; 2.290      ;
; -1.572 ; nRST      ; super_register_bank:inst2|r24[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.283      ; 2.290      ;
; -1.572 ; nRST      ; super_register_bank:inst2|r24[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.283      ; 2.290      ;
; -1.571 ; nRST      ; super_register_bank:inst2|r4[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.287      ; 2.293      ;
; -1.571 ; nRST      ; super_register_bank:inst2|r4[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.287      ; 2.293      ;
; -1.571 ; nRST      ; super_register_bank:inst2|r4[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.287      ; 2.293      ;
; -1.571 ; nRST      ; super_register_bank:inst2|r4[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.287      ; 2.293      ;
; -1.571 ; nRST      ; super_register_bank:inst2|r4[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.287      ; 2.293      ;
; -1.571 ; nRST      ; super_register_bank:inst2|r4[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.287      ; 2.293      ;
; -1.571 ; nRST      ; super_register_bank:inst2|r4[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.287      ; 2.293      ;
; -1.571 ; nRST      ; super_register_bank:inst2|r27[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.284      ; 2.290      ;
; -1.571 ; nRST      ; super_register_bank:inst2|r4[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.287      ; 2.293      ;
; -1.570 ; nRST      ; super_register_bank:inst2|r27[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.288      ; 2.293      ;
; -1.570 ; nRST      ; super_register_bank:inst2|r27[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.288      ; 2.293      ;
; -1.570 ; nRST      ; super_register_bank:inst2|r27[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.288      ; 2.293      ;
; -1.570 ; nRST      ; super_register_bank:inst2|r27[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.288      ; 2.293      ;
; -1.569 ; nRST      ; super_register_bank:inst2|r3[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.287      ; 2.291      ;
; -1.569 ; nRST      ; super_register_bank:inst2|r3[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.287      ; 2.291      ;
; -1.569 ; nRST      ; super_register_bank:inst2|r3[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.287      ; 2.291      ;
; -1.569 ; nRST      ; super_register_bank:inst2|r3[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.287      ; 2.291      ;
+--------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                            ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.858 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.004      ; 2.297      ;
; -1.858 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.004      ; 2.297      ;
; -1.858 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.004      ; 2.297      ;
; -1.858 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.004      ; 2.297      ;
; -1.856 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.002      ; 2.293      ;
; -1.856 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.002      ; 2.293      ;
; -1.849 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.012      ; 2.296      ;
; -1.849 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.012      ; 2.296      ;
; -1.849 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.012      ; 2.296      ;
; -1.545 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.317      ; 2.297      ;
; -1.545 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.317      ; 2.297      ;
; -1.545 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.317      ; 2.297      ;
; -1.545 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.317      ; 2.297      ;
; -1.536 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.325      ; 2.296      ;
; -1.536 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.325      ; 2.296      ;
; -1.536 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.325      ; 2.296      ;
; -1.243 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.004      ; 2.182      ;
; -1.243 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.004      ; 2.182      ;
; -1.243 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.004      ; 2.182      ;
; -1.243 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.002      ; 2.180      ;
; -1.243 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.002      ; 2.180      ;
; -1.243 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.004      ; 2.182      ;
; -1.235 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.012      ; 2.182      ;
; -1.235 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.012      ; 2.182      ;
; -1.235 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.012      ; 2.182      ;
; -0.930 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.317      ; 2.182      ;
; -0.930 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.317      ; 2.182      ;
; -0.930 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.317      ; 2.182      ;
; -0.930 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.317      ; 2.182      ;
; -0.922 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.325      ; 2.182      ;
; -0.922 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.325      ; 2.182      ;
; -0.922 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.325      ; 2.182      ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                            ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.850 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.001      ; 2.286      ;
; -1.536 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.315      ; 2.286      ;
; -1.536 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.315      ; 2.286      ;
; -1.536 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.315      ; 2.286      ;
; -1.536 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.315      ; 2.286      ;
; -1.536 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.315      ; 2.286      ;
; -1.536 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.315      ; 2.286      ;
; -1.536 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.315      ; 2.286      ;
; -1.536 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.315      ; 2.286      ;
; -1.536 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.315      ; 2.286      ;
; -1.536 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.315      ; 2.286      ;
; -1.234 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.001      ; 2.170      ;
; -0.920 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.315      ; 2.170      ;
; -0.920 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.315      ; 2.170      ;
; -0.920 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.315      ; 2.170      ;
; -0.920 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.315      ; 2.170      ;
; -0.920 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.315      ; 2.170      ;
; -0.920 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.315      ; 2.170      ;
; -0.920 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.315      ; 2.170      ;
; -0.920 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.315      ; 2.170      ;
; -0.920 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.315      ; 2.170      ;
; -0.920 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.315      ; 2.170      ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                              ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.090 ; nRST      ; super_register_bank:inst2|r25[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.728      ; 2.072      ;
; 1.090 ; nRST      ; super_register_bank:inst2|r25[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.728      ; 2.072      ;
; 1.090 ; nRST      ; super_register_bank:inst2|r25[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.728      ; 2.072      ;
; 1.090 ; nRST      ; super_register_bank:inst2|r25[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.728      ; 2.072      ;
; 1.090 ; nRST      ; super_register_bank:inst2|r25[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.728      ; 2.072      ;
; 1.090 ; nRST      ; super_register_bank:inst2|r25[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.728      ; 2.072      ;
; 1.090 ; nRST      ; super_register_bank:inst2|r25[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.728      ; 2.072      ;
; 1.090 ; nRST      ; super_register_bank:inst2|r25[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.728      ; 2.072      ;
; 1.090 ; nRST      ; super_register_bank:inst2|r25[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.728      ; 2.072      ;
; 1.091 ; nRST      ; super_register_bank:inst2|r22[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.728      ; 2.073      ;
; 1.091 ; nRST      ; super_register_bank:inst2|r22[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.728      ; 2.073      ;
; 1.091 ; nRST      ; super_register_bank:inst2|r22[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.728      ; 2.073      ;
; 1.098 ; nRST      ; super_register_bank:inst2|r22[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.729      ; 2.081      ;
; 1.098 ; nRST      ; super_register_bank:inst2|r22[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.729      ; 2.081      ;
; 1.099 ; nRST      ; super_register_bank:inst2|Working_register[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.070      ;
; 1.099 ; nRST      ; super_register_bank:inst2|r25[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.714      ; 2.067      ;
; 1.099 ; nRST      ; super_register_bank:inst2|r23[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.729      ; 2.082      ;
; 1.101 ; nRST      ; super_register_bank:inst2|r17[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.718      ; 2.073      ;
; 1.101 ; nRST      ; super_register_bank:inst2|r5[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.712      ; 2.067      ;
; 1.101 ; nRST      ; super_register_bank:inst2|r17[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.718      ; 2.073      ;
; 1.101 ; nRST      ; super_register_bank:inst2|r5[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.712      ; 2.067      ;
; 1.101 ; nRST      ; super_register_bank:inst2|r7[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.718      ; 2.073      ;
; 1.101 ; nRST      ; super_register_bank:inst2|r5[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.712      ; 2.067      ;
; 1.101 ; nRST      ; super_register_bank:inst2|r5[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.712      ; 2.067      ;
; 1.101 ; nRST      ; super_register_bank:inst2|r5[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.712      ; 2.067      ;
; 1.101 ; nRST      ; super_register_bank:inst2|r5[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.712      ; 2.067      ;
; 1.101 ; nRST      ; super_register_bank:inst2|r5[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.712      ; 2.067      ;
; 1.101 ; nRST      ; super_register_bank:inst2|r5[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.712      ; 2.067      ;
; 1.101 ; nRST      ; super_register_bank:inst2|r17[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.718      ; 2.073      ;
; 1.101 ; nRST      ; super_register_bank:inst2|r17[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.718      ; 2.073      ;
; 1.101 ; nRST      ; super_register_bank:inst2|r17[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.718      ; 2.073      ;
; 1.101 ; nRST      ; super_register_bank:inst2|r17[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.718      ; 2.073      ;
; 1.102 ; nRST      ; super_register_bank:inst2|r7[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.073      ;
; 1.102 ; nRST      ; super_register_bank:inst2|r13[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.067      ;
; 1.102 ; nRST      ; super_register_bank:inst2|r23[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.073      ;
; 1.102 ; nRST      ; super_register_bank:inst2|r13[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.067      ;
; 1.102 ; nRST      ; super_register_bank:inst2|r13[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.067      ;
; 1.102 ; nRST      ; super_register_bank:inst2|r13[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.067      ;
; 1.102 ; nRST      ; super_register_bank:inst2|r23[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.073      ;
; 1.102 ; nRST      ; super_register_bank:inst2|r13[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.067      ;
; 1.102 ; nRST      ; super_register_bank:inst2|r13[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.067      ;
; 1.102 ; nRST      ; super_register_bank:inst2|r13[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.067      ;
; 1.102 ; nRST      ; super_register_bank:inst2|r23[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.073      ;
; 1.102 ; nRST      ; super_register_bank:inst2|r13[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.711      ; 2.067      ;
; 1.102 ; nRST      ; super_register_bank:inst2|r7[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.073      ;
; 1.102 ; nRST      ; super_register_bank:inst2|r23[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.717      ; 2.073      ;
; 1.102 ; nRST      ; super_register_bank:inst2|r11[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.714      ; 2.070      ;
; 1.102 ; nRST      ; super_register_bank:inst2|r7[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.714      ; 2.070      ;
; 1.110 ; nRST      ; super_register_bank:inst2|Working_register[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.700      ; 2.064      ;
; 1.110 ; nRST      ; super_register_bank:inst2|Working_register[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.700      ; 2.064      ;
; 1.110 ; nRST      ; super_register_bank:inst2|Working_register[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.700      ; 2.064      ;
; 1.110 ; nRST      ; super_register_bank:inst2|Working_register[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.700      ; 2.064      ;
; 1.110 ; nRST      ; super_register_bank:inst2|Working_register[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.700      ; 2.064      ;
; 1.110 ; nRST      ; super_register_bank:inst2|Working_register[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.700      ; 2.064      ;
; 1.110 ; nRST      ; super_register_bank:inst2|Working_register[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.700      ; 2.064      ;
; 1.110 ; nRST      ; super_register_bank:inst2|Working_register[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.700      ; 2.064      ;
; 1.114 ; nRST      ; super_register_bank:inst2|r18[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.705      ; 2.073      ;
; 1.114 ; nRST      ; super_register_bank:inst2|r18[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.705      ; 2.073      ;
; 1.114 ; nRST      ; super_register_bank:inst2|r18[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.705      ; 2.073      ;
; 1.114 ; nRST      ; super_register_bank:inst2|r18[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.705      ; 2.073      ;
; 1.114 ; nRST      ; super_register_bank:inst2|r18[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.705      ; 2.073      ;
; 1.114 ; nRST      ; super_register_bank:inst2|r18[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.705      ; 2.073      ;
; 1.115 ; nRST      ; super_register_bank:inst2|r0[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.702      ; 2.071      ;
; 1.116 ; nRST      ; super_register_bank:inst2|r7[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.702      ; 2.072      ;
; 1.116 ; nRST      ; super_register_bank:inst2|r10[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.702      ; 2.072      ;
; 1.116 ; nRST      ; super_register_bank:inst2|r20[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.703      ; 2.073      ;
; 1.116 ; nRST      ; super_register_bank:inst2|r10[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.702      ; 2.072      ;
; 1.116 ; nRST      ; super_register_bank:inst2|r7[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.702      ; 2.072      ;
; 1.116 ; nRST      ; super_register_bank:inst2|r24[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.699      ; 2.069      ;
; 1.116 ; nRST      ; super_register_bank:inst2|r24[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.699      ; 2.069      ;
; 1.116 ; nRST      ; super_register_bank:inst2|r7[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.702      ; 2.072      ;
; 1.116 ; nRST      ; super_register_bank:inst2|r24[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.699      ; 2.069      ;
; 1.116 ; nRST      ; super_register_bank:inst2|r10[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.702      ; 2.072      ;
; 1.116 ; nRST      ; super_register_bank:inst2|r24[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.699      ; 2.069      ;
; 1.116 ; nRST      ; super_register_bank:inst2|r7[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.702      ; 2.072      ;
; 1.116 ; nRST      ; super_register_bank:inst2|r24[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.699      ; 2.069      ;
; 1.116 ; nRST      ; super_register_bank:inst2|r24[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.699      ; 2.069      ;
; 1.116 ; nRST      ; super_register_bank:inst2|r10[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.702      ; 2.072      ;
; 1.116 ; nRST      ; super_register_bank:inst2|r24[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.699      ; 2.069      ;
; 1.116 ; nRST      ; super_register_bank:inst2|r20[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.703      ; 2.073      ;
; 1.116 ; nRST      ; super_register_bank:inst2|r10[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.702      ; 2.072      ;
; 1.116 ; nRST      ; super_register_bank:inst2|r24[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.699      ; 2.069      ;
; 1.116 ; nRST      ; super_register_bank:inst2|r20[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.703      ; 2.073      ;
; 1.116 ; nRST      ; super_register_bank:inst2|r10[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.702      ; 2.072      ;
; 1.117 ; nRST      ; super_register_bank:inst2|r7[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.702      ; 2.073      ;
; 1.117 ; nRST      ; super_register_bank:inst2|r7[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.702      ; 2.073      ;
; 1.117 ; nRST      ; super_register_bank:inst2|r7[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.702      ; 2.073      ;
; 1.117 ; nRST      ; super_register_bank:inst2|r7[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.702      ; 2.073      ;
; 1.117 ; nRST      ; super_register_bank:inst2|r7[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.702      ; 2.073      ;
; 1.117 ; nRST      ; super_register_bank:inst2|r7[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.702      ; 2.073      ;
; 1.117 ; nRST      ; super_register_bank:inst2|r7[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.702      ; 2.073      ;
; 1.117 ; nRST      ; super_register_bank:inst2|r7[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.702      ; 2.073      ;
; 1.118 ; nRST      ; super_register_bank:inst2|r27[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.700      ; 2.072      ;
; 1.118 ; nRST      ; super_register_bank:inst2|r27[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.700      ; 2.072      ;
; 1.119 ; nRST      ; super_register_bank:inst2|r15[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.700      ; 2.073      ;
; 1.121 ; nRST      ; super_register_bank:inst2|r26[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.693      ; 2.068      ;
; 1.121 ; nRST      ; super_register_bank:inst2|r26[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.693      ; 2.068      ;
; 1.121 ; nRST      ; super_register_bank:inst2|r26[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.693      ; 2.068      ;
; 1.121 ; nRST      ; super_register_bank:inst2|r26[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.693      ; 2.068      ;
; 1.121 ; nRST      ; super_register_bank:inst2|r26[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.693      ; 2.068      ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                            ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.124 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.683      ; 2.061      ;
; 1.124 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.683      ; 2.061      ;
; 1.124 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.683      ; 2.061      ;
; 1.124 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.683      ; 2.061      ;
; 1.124 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.683      ; 2.061      ;
; 1.124 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.683      ; 2.061      ;
; 1.124 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.683      ; 2.061      ;
; 1.124 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.683      ; 2.061      ;
; 1.124 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.683      ; 2.061      ;
; 1.124 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.683      ; 2.061      ;
; 1.450 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 2.061      ;
; 1.749 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.683      ; 2.186      ;
; 1.749 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.683      ; 2.186      ;
; 1.749 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.683      ; 2.186      ;
; 1.749 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.683      ; 2.186      ;
; 1.749 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.683      ; 2.186      ;
; 1.749 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.683      ; 2.186      ;
; 1.749 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.683      ; 2.186      ;
; 1.749 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.683      ; 2.186      ;
; 1.749 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.683      ; 2.186      ;
; 1.749 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.683      ; 2.186      ;
; 2.075 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.357      ; 2.186      ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                            ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.125 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.694      ; 2.073      ;
; 1.125 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.694      ; 2.073      ;
; 1.125 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.694      ; 2.073      ;
; 1.134 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.685      ; 2.073      ;
; 1.134 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.685      ; 2.073      ;
; 1.134 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.685      ; 2.073      ;
; 1.134 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.685      ; 2.073      ;
; 1.451 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.368      ; 2.073      ;
; 1.451 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.368      ; 2.073      ;
; 1.451 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.368      ; 2.073      ;
; 1.459 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.358      ; 2.071      ;
; 1.459 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.358      ; 2.071      ;
; 1.460 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.359      ; 2.073      ;
; 1.460 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.359      ; 2.073      ;
; 1.460 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.359      ; 2.073      ;
; 1.460 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.359      ; 2.073      ;
; 1.748 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.694      ; 2.196      ;
; 1.748 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.694      ; 2.196      ;
; 1.748 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.694      ; 2.196      ;
; 1.758 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.685      ; 2.197      ;
; 1.758 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.685      ; 2.197      ;
; 1.758 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.685      ; 2.197      ;
; 1.758 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.685      ; 2.197      ;
; 2.074 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.368      ; 2.196      ;
; 2.074 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.368      ; 2.196      ;
; 2.074 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.368      ; 2.196      ;
; 2.081 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.358      ; 2.193      ;
; 2.081 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.358      ; 2.193      ;
; 2.084 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.359      ; 2.197      ;
; 2.084 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.359      ; 2.197      ;
; 2.084 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.359      ; 2.197      ;
; 2.084 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.359      ; 2.197      ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; -7.804 ; -120.833      ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -5.295 ; -396.641      ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; -4.242 ; -45.350       ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -3.215 ; -38.770       ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; -3.012 ; -41.936       ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; -2.476 ; -923.438      ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; -1.294 ; -1.294        ;
; nRST                                                                                                     ; 1.193  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -1.894 ; -3.992        ;
; nRST                                                                                                     ; -1.205 ; -1.205        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; -0.466 ; -1.119        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -0.060 ; -0.179        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 0.187  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 0.753  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 1.372  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 1.580  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[4] ; -1.426 ; -587.696      ;
; inst9|altpll_component|auto_generated|pll1|clk[3] ; -1.425 ; -21.431       ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; -1.419 ; -13.719       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.739 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.754 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.754 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                  ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; nRST                                                                                                     ; -3.000 ; -3.000        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.469 ; -36.870       ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 0.298  ; 0.000         ;
; de0_clk                                                                                                  ; 9.584  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 19.750 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 19.780 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 19.783 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 19.783 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 19.783 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MIR:MIR2|ALUC_OUT[0]'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node          ; Launch Clock                                                                                             ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+----------------------+--------------+------------+------------+
; -7.804 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.745     ; 4.119      ;
; -7.620 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -3.832     ; 3.848      ;
; -7.312 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -3.753     ; 4.119      ;
; -7.290 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.341     ; 5.022      ;
; -7.289 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.353     ; 5.014      ;
; -7.266 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.350     ; 4.769      ;
; -7.226 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.345     ; 5.009      ;
; -7.213 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.347     ; 4.939      ;
; -7.188 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.346     ; 4.920      ;
; -7.128 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -3.840     ; 3.848      ;
; -7.115 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.342     ; 4.856      ;
; -7.112 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.440     ; 4.750      ;
; -7.106 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.428     ; 4.751      ;
; -7.093 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.352     ; 4.799      ;
; -7.089 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.437     ; 4.505      ;
; -7.050 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.340     ; 4.789      ;
; -7.050 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.439     ; 4.669      ;
; -7.049 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.432     ; 4.745      ;
; -7.046 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.342     ; 4.845      ;
; -7.036 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.434     ; 4.675      ;
; -7.013 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.341     ; 4.716      ;
; -7.011 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.433     ; 4.656      ;
; -6.989 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.343     ; 4.780      ;
; -6.970 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.428     ; 4.586      ;
; -6.938 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.429     ; 4.592      ;
; -6.902 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.342     ; 4.695      ;
; -6.884 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.429     ; 4.596      ;
; -6.883 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.427     ; 4.535      ;
; -6.874 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.341     ; 4.606      ;
; -6.871 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.351     ; 4.598      ;
; -6.827 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.430     ; 4.531      ;
; -6.783 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.438     ; 4.423      ;
; -6.782 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.333     ; 5.022      ;
; -6.781 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.345     ; 5.014      ;
; -6.759 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.428     ; 4.404      ;
; -6.758 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.342     ; 4.769      ;
; -6.725 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.429     ; 4.431      ;
; -6.718 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.337     ; 5.009      ;
; -6.705 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.339     ; 4.939      ;
; -6.680 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.338     ; 4.920      ;
; -6.644 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.685      ; 7.517      ;
; -6.607 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.334     ; 4.856      ;
; -6.604 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.432     ; 4.750      ;
; -6.604 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.343     ; 4.402      ;
; -6.598 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.420     ; 4.751      ;
; -6.585 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.344     ; 4.799      ;
; -6.581 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.429     ; 4.505      ;
; -6.542 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.332     ; 4.789      ;
; -6.542 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.431     ; 4.669      ;
; -6.541 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.424     ; 4.745      ;
; -6.538 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.334     ; 4.845      ;
; -6.528 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.426     ; 4.675      ;
; -6.505 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.333     ; 4.716      ;
; -6.503 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.425     ; 4.656      ;
; -6.481 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.335     ; 4.780      ;
; -6.462 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.420     ; 4.586      ;
; -6.442 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; -2.430     ; 4.153      ;
; -6.430 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.421     ; 4.592      ;
; -6.394 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.334     ; 4.695      ;
; -6.376 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.421     ; 4.596      ;
; -6.375 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.419     ; 4.535      ;
; -6.366 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.333     ; 4.606      ;
; -6.363 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.343     ; 4.598      ;
; -6.319 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.422     ; 4.531      ;
; -6.275 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.430     ; 4.423      ;
; -6.251 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.420     ; 4.404      ;
; -6.217 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.421     ; 4.431      ;
; -6.144 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 0.685      ; 7.517      ;
; -6.122 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 2.097      ; 8.420      ;
; -6.096 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.335     ; 4.402      ;
; -6.074 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 2.088      ; 8.143      ;
; -6.043 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 2.085      ; 8.334      ;
; -6.014 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 2.093      ; 8.363      ;
; -6.005 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 2.091      ; 8.297      ;
; -5.996 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 2.092      ; 8.294      ;
; -5.942 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 2.086      ; 8.214      ;
; -5.934 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; -2.422     ; 4.153      ;
; -5.893 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 2.096      ; 8.258      ;
; -5.892 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 2.098      ; 8.197      ;
; -5.869 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 2.096      ; 8.176      ;
; -5.862 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 2.097      ; 8.131      ;
; -5.836 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 2.095      ; 8.193      ;
; -5.721 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 2.097      ; 8.019      ;
; -5.681 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 2.087      ; 7.974      ;
; -5.656 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 2.096      ; 8.015      ;
; -5.622 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.097      ; 8.420      ;
; -5.574 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.088      ; 8.143      ;
; -5.543 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.085      ; 8.334      ;
; -5.514 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.093      ; 8.363      ;
; -5.505 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.091      ; 8.297      ;
; -5.496 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.092      ; 8.294      ;
; -5.451 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 2.095      ; 7.815      ;
; -5.442 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.086      ; 8.214      ;
; -5.393 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.096      ; 8.258      ;
; -5.392 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.098      ; 8.197      ;
; -5.369 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.096      ; 8.176      ;
; -5.362 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.097      ; 8.131      ;
; -5.353 ; super_register_bank:inst2|r0[6]                                                                          ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.545      ; 5.878      ;
; -5.336 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0] ; 1.000        ; 2.095      ; 8.193      ;
; -5.330 ; super_register_bank:inst2|r8[10]                                                                         ; ALU:inst5|cy_out ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; MIR:MIR2|ALUC_OUT[0] ; 0.500        ; 0.343      ; 5.653      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -5.295 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.111     ; 5.739      ;
; -5.035 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.078      ; 5.668      ;
; -4.969 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.078      ; 5.602      ;
; -4.907 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[31]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.377     ; 1.957      ;
; -4.901 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.078      ; 5.534      ;
; -4.843 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[30]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.377     ; 1.893      ;
; -4.839 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[29]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.377     ; 1.889      ;
; -4.816 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.078      ; 5.449      ;
; -4.795 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.111     ; 5.739      ;
; -4.775 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[28]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.377     ; 1.825      ;
; -4.771 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[27]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.377     ; 1.821      ;
; -4.770 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~15         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.577     ; 1.620      ;
; -4.770 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~16         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.577     ; 1.620      ;
; -4.770 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~17         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.577     ; 1.620      ;
; -4.770 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~19         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.577     ; 1.620      ;
; -4.770 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~20         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.577     ; 1.620      ;
; -4.744 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~0          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.577     ; 1.594      ;
; -4.744 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~1          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.577     ; 1.594      ;
; -4.744 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~2          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.577     ; 1.594      ;
; -4.744 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~3          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.577     ; 1.594      ;
; -4.744 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~4          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.577     ; 1.594      ;
; -4.744 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~5          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.577     ; 1.594      ;
; -4.744 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~6          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.577     ; 1.594      ;
; -4.744 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~7          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.577     ; 1.594      ;
; -4.744 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~8          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.577     ; 1.594      ;
; -4.744 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~9          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.577     ; 1.594      ;
; -4.744 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~10         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.577     ; 1.594      ;
; -4.707 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[26]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.377     ; 1.757      ;
; -4.703 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[25]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.377     ; 1.753      ;
; -4.639 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[24]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.377     ; 1.689      ;
; -4.635 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[23]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.377     ; 1.685      ;
; -4.613 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~11         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.571     ; 1.469      ;
; -4.613 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~13         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.571     ; 1.469      ;
; -4.613 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~14         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.571     ; 1.469      ;
; -4.613 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~18         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.571     ; 1.469      ;
; -4.607 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.577     ; 1.457      ;
; -4.580 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.314     ; 1.693      ;
; -4.575 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.503     ; 1.499      ;
; -4.571 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[22]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.377     ; 1.621      ;
; -4.567 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[21]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.377     ; 1.617      ;
; -4.550 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.314     ; 1.663      ;
; -4.535 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.078      ; 5.668      ;
; -4.506 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~25         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.575     ; 1.358      ;
; -4.506 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~26         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.575     ; 1.358      ;
; -4.506 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~27         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.575     ; 1.358      ;
; -4.506 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~28         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.575     ; 1.358      ;
; -4.506 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~29         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.575     ; 1.358      ;
; -4.506 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~30         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.575     ; 1.358      ;
; -4.506 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~31         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.575     ; 1.358      ;
; -4.506 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~32         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.575     ; 1.358      ;
; -4.503 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[20]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.377     ; 1.553      ;
; -4.499 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[19]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.377     ; 1.549      ;
; -4.496 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.314     ; 1.609      ;
; -4.484 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.314     ; 1.597      ;
; -4.481 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~22         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.571     ; 1.337      ;
; -4.481 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~23         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.571     ; 1.337      ;
; -4.481 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~24         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.571     ; 1.337      ;
; -4.477 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~36         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.575     ; 1.329      ;
; -4.477 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~37         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.575     ; 1.329      ;
; -4.477 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~38         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.575     ; 1.329      ;
; -4.477 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~39         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.575     ; 1.329      ;
; -4.477 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~40         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.575     ; 1.329      ;
; -4.477 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~41         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.575     ; 1.329      ;
; -4.477 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~42         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.575     ; 1.329      ;
; -4.477 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~43         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.575     ; 1.329      ;
; -4.475 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.314     ; 1.588      ;
; -4.473 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.314     ; 1.586      ;
; -4.469 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.078      ; 5.602      ;
; -4.467 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~15         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.503     ; 1.391      ;
; -4.467 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~16         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.503     ; 1.391      ;
; -4.467 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~17         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.503     ; 1.391      ;
; -4.467 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~19         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.503     ; 1.391      ;
; -4.467 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~20         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.503     ; 1.391      ;
; -4.441 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~0          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.503     ; 1.365      ;
; -4.441 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~1          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.503     ; 1.365      ;
; -4.441 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~2          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.503     ; 1.365      ;
; -4.441 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~3          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.503     ; 1.365      ;
; -4.441 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~4          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.503     ; 1.365      ;
; -4.441 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~5          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.503     ; 1.365      ;
; -4.441 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~6          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.503     ; 1.365      ;
; -4.441 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~7          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.503     ; 1.365      ;
; -4.441 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~8          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.503     ; 1.365      ;
; -4.441 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~9          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.503     ; 1.365      ;
; -4.441 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|stack~10         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.503     ; 1.365      ;
; -4.435 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[18]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.377     ; 1.485      ;
; -4.431 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[17]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.377     ; 1.481      ;
; -4.422 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.388     ; 1.461      ;
; -4.418 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.388     ; 1.457      ;
; -4.418 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.388     ; 1.457      ;
; -4.401 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.078      ; 5.534      ;
; -4.399 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.314     ; 1.512      ;
; -4.394 ; Block1:inst10|SR_OUT                                                                                     ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.314     ; 1.507      ;
; -4.392 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.388     ; 1.431      ;
; -4.392 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.388     ; 1.431      ;
; -4.392 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.388     ; 1.431      ;
; -4.392 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.388     ; 1.431      ;
; -4.377 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~33         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.569     ; 1.235      ;
; -4.377 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~34         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.569     ; 1.235      ;
; -4.377 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|stack~35         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.569     ; 1.235      ;
; -4.367 ; Block1:inst10|B1OUT                                                                                      ; fetch:inst4|tos[16]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.377     ; 1.417      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                ;
+--------+------------------------+----------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node              ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.242 ; decoder:inst1|ALUC[0]  ; MIR:MIR2|ALUC_OUT[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.619     ; 0.050      ;
; -4.167 ; decoder:inst1|ALUC[2]  ; MIR:MIR2|ALUC_OUT[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.544     ; 0.050      ;
; -4.107 ; decoder:inst1|ALUC[1]  ; MIR:MIR2|ALUC_OUT[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.484     ; 0.050      ;
; -4.104 ; decoder:inst1|Sel_C[3] ; MIR:MIR2|SelC_OUT[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.481     ; 0.050      ;
; -4.103 ; decoder:inst1|Sel_C[1] ; MIR:MIR2|SelC_OUT[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.480     ; 0.050      ;
; -3.999 ; decoder:inst1|Sel_C[0] ; MIR:MIR2|SelC_OUT[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.376     ; 0.050      ;
; -3.997 ; decoder:inst1|Sel_C[5] ; MIR:MIR2|SelC_OUT[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.374     ; 0.050      ;
; -3.997 ; decoder:inst1|Sel_C[4] ; MIR:MIR2|SelC_OUT[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.374     ; 0.050      ;
; -3.986 ; decoder:inst1|ALUC[3]  ; MIR:MIR2|ALUC_OUT[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.363     ; 0.050      ;
; -3.980 ; decoder:inst1|Type[6]  ; MIR:MIR2|Type_OUT[6] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.357     ; 0.050      ;
; -3.910 ; decoder:inst1|Sel_C[2] ; MIR:MIR2|SelC_OUT[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.287     ; 0.050      ;
; -3.734 ; decoder:inst1|ALUC[0]  ; MIR:MIR2|ALUC_OUT[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.611     ; 0.050      ;
; -3.659 ; decoder:inst1|ALUC[2]  ; MIR:MIR2|ALUC_OUT[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.536     ; 0.050      ;
; -3.599 ; decoder:inst1|ALUC[1]  ; MIR:MIR2|ALUC_OUT[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.476     ; 0.050      ;
; -3.596 ; decoder:inst1|Sel_C[3] ; MIR:MIR2|SelC_OUT[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.473     ; 0.050      ;
; -3.595 ; decoder:inst1|Sel_C[1] ; MIR:MIR2|SelC_OUT[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.472     ; 0.050      ;
; -3.491 ; decoder:inst1|Sel_C[0] ; MIR:MIR2|SelC_OUT[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.368     ; 0.050      ;
; -3.489 ; decoder:inst1|Sel_C[5] ; MIR:MIR2|SelC_OUT[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.366     ; 0.050      ;
; -3.489 ; decoder:inst1|Sel_C[4] ; MIR:MIR2|SelC_OUT[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.366     ; 0.050      ;
; -3.478 ; decoder:inst1|ALUC[3]  ; MIR:MIR2|ALUC_OUT[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.355     ; 0.050      ;
; -3.472 ; decoder:inst1|Type[6]  ; MIR:MIR2|Type_OUT[6] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.349     ; 0.050      ;
; -3.402 ; decoder:inst1|Sel_C[2] ; MIR:MIR2|SelC_OUT[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.279     ; 0.050      ;
; -0.758 ; ALU:inst5|cy_out       ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.821     ; 0.364      ;
; -0.445 ; MIR:MIR2|ALUC_OUT[0]   ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.108     ; 0.869      ;
; 0.132  ; MIR:MIR2|ALUC_OUT[0]   ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.108     ; 0.792      ;
; 38.721 ; MIR:MIR2|ALUC_OUT[3]   ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.231     ; 1.035      ;
; 38.768 ; MIR:MIR2|ALUC_OUT[1]   ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 1.188      ;
; 38.789 ; MIR:MIR2|ALUC_OUT[2]   ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.032     ; 1.166      ;
; 39.601 ; carry_block:inst8|cy   ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 0.350      ;
+--------+------------------------+----------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.215 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.243      ; 6.573      ;
; -3.007 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.526      ; 6.576      ;
; -2.933 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.472      ; 6.543      ;
; -2.900 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.627      ; 6.570      ;
; -2.871 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.470      ; 6.479      ;
; -2.832 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.573      ; 6.543      ;
; -2.831 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.522      ; 6.422      ;
; -2.784 ; super_register_bank:inst2|Working_register[5]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.103      ; 5.794      ;
; -2.770 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.571      ; 6.479      ;
; -2.730 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.623      ; 6.422      ;
; -2.723 ; super_register_bank:inst2|Working_register[6]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.103      ; 5.733      ;
; -2.721 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.243      ; 6.579      ;
; -2.712 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.411      ; 6.323      ;
; -2.661 ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.103      ; 5.671      ;
; -2.654 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.479      ; 6.272      ;
; -2.637 ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.103      ; 5.647      ;
; -2.611 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.512      ; 6.323      ;
; -2.603 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.403      ; 6.193      ;
; -2.579 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.408      ; 6.174      ;
; -2.579 ; super_register_bank:inst2|Working_register[8]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.103      ; 5.589      ;
; -2.555 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.408      ; 6.150      ;
; -2.553 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.580      ; 6.272      ;
; -2.541 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.485      ; 6.152      ;
; -2.536 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.475      ; 6.111      ;
; -2.517 ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.899      ; 5.323      ;
; -2.516 ; super_register_bank:inst2|Working_register[10]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.109      ; 5.532      ;
; -2.502 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.504      ; 6.193      ;
; -2.501 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.526      ; 6.570      ;
; -2.496 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.488      ; 6.109      ;
; -2.488 ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.910      ; 5.305      ;
; -2.478 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.509      ; 6.174      ;
; -2.454 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.509      ; 6.150      ;
; -2.440 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.586      ; 6.152      ;
; -2.435 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.576      ; 6.111      ;
; -2.433 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.472      ; 6.543      ;
; -2.406 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.627      ; 6.576      ;
; -2.395 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.589      ; 6.109      ;
; -2.373 ; super_register_bank:inst2|Working_register[14]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.909      ; 5.189      ;
; -2.371 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.470      ; 6.479      ;
; -2.371 ; super_register_bank:inst2|Working_register[13]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.909      ; 5.187      ;
; -2.359 ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.909      ; 5.175      ;
; -2.348 ; super_register_bank:inst2|Working_register[12]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.909      ; 5.164      ;
; -2.332 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.573      ; 6.543      ;
; -2.331 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.522      ; 6.422      ;
; -2.307 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.486      ; 6.081      ;
; -2.270 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.571      ; 6.479      ;
; -2.238 ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.909      ; 5.054      ;
; -2.230 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.623      ; 6.422      ;
; -2.212 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.411      ; 6.323      ;
; -2.206 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.587      ; 6.081      ;
; -2.154 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.479      ; 6.272      ;
; -2.129 ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.909      ; 4.945      ;
; -2.111 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.512      ; 6.323      ;
; -2.103 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.403      ; 6.193      ;
; -2.079 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.408      ; 6.174      ;
; -2.068 ; super_register_bank:inst2|Working_register[9]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.909      ; 4.884      ;
; -2.055 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.408      ; 6.150      ;
; -2.053 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.580      ; 6.272      ;
; -2.041 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.485      ; 6.152      ;
; -2.036 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.475      ; 6.111      ;
; -2.003 ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.108      ; 5.018      ;
; -2.002 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.504      ; 6.193      ;
; -1.996 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.488      ; 6.109      ;
; -1.978 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.509      ; 6.174      ;
; -1.954 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.509      ; 6.150      ;
; -1.940 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.586      ; 6.152      ;
; -1.935 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.576      ; 6.111      ;
; -1.895 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.589      ; 6.109      ;
; -1.820 ; super_register_bank:inst2|Working_register[0]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.909      ; 4.636      ;
; -1.807 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.486      ; 6.081      ;
; -1.706 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.587      ; 6.081      ;
; -0.930 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.172      ; 4.263      ;
; -0.430 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.172      ; 4.263      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -3.012 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.108     ; 3.459      ;
; -3.012 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.108     ; 3.459      ;
; -2.977 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.102     ; 3.430      ;
; -2.977 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.102     ; 3.430      ;
; -2.977 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.102     ; 3.430      ;
; -2.898 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.087      ; 3.540      ;
; -2.898 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.087      ; 3.540      ;
; -2.898 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.087      ; 3.540      ;
; -2.529 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.110     ; 2.974      ;
; -2.512 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.108     ; 3.459      ;
; -2.512 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.108     ; 3.459      ;
; -2.477 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.102     ; 3.430      ;
; -2.477 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.102     ; 3.430      ;
; -2.477 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.102     ; 3.430      ;
; -2.474 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.108     ; 2.921      ;
; -2.398 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.087      ; 3.540      ;
; -2.398 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.087      ; 3.540      ;
; -2.398 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.087      ; 3.540      ;
; -2.389 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.082      ; 3.026      ;
; -2.359 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.082      ; 2.996      ;
; -2.283 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.082      ; 2.920      ;
; -2.283 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.082      ; 2.920      ;
; -2.254 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.108     ; 2.701      ;
; -2.029 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.110     ; 2.974      ;
; -1.974 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.108     ; 2.921      ;
; -1.889 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.082      ; 3.026      ;
; -1.859 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.082      ; 2.996      ;
; -1.783 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.082      ; 2.920      ;
; -1.783 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.082      ; 2.920      ;
; -1.754 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.108     ; 2.701      ;
; -1.716 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.110     ; 2.161      ;
; -1.216 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.110     ; 2.161      ;
; 6.320  ; MIR:MIR2|SelC_OUT[5]                                                                                     ; MIR:MIR3|SelC_OUT[5]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -0.282     ; 1.385      ;
; 6.517  ; MIR:MIR2|SelC_OUT[2]                                                                                     ; MIR:MIR3|SelC_OUT[2]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -0.282     ; 1.188      ;
; 6.627  ; MIR:MIR2|Type_OUT[6]                                                                                     ; MIR:MIR3|Type_OUT[6]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -0.106     ; 1.254      ;
; 6.638  ; MIR:MIR2|SelC_OUT[4]                                                                                     ; MIR:MIR3|SelC_OUT[4]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -0.282     ; 1.067      ;
; 6.672  ; MIR:MIR2|SelC_OUT[0]                                                                                     ; MIR:MIR3|SelC_OUT[0]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -0.282     ; 1.033      ;
; 6.933  ; MIR:MIR2|SelC_OUT[3]                                                                                     ; MIR:MIR3|SelC_OUT[3]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -0.086     ; 0.968      ;
; 7.190  ; MIR:MIR2|SelC_OUT[1]                                                                                     ; MIR:MIR3|SelC_OUT[1]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 8.000        ; -0.086     ; 0.711      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                                               ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                                        ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; -2.476 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r25[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.298     ; 1.105      ;
; -2.438 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r26[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.295     ; 1.070      ;
; -2.398 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r22[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.072     ; 1.253      ;
; -2.359 ; ALU:inst5|z[12] ; super_register_bank:inst2|r23[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.106     ; 1.180      ;
; -2.359 ; ALU:inst5|z[15] ; super_register_bank:inst2|r25[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.298     ; 0.988      ;
; -2.345 ; ALU:inst5|z[12] ; super_register_bank:inst2|r20[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.091     ; 1.181      ;
; -2.339 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r0[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.295     ; 0.971      ;
; -2.330 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r4[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.295     ; 0.962      ;
; -2.328 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r23[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.107     ; 1.148      ;
; -2.321 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r25[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.292     ; 0.956      ;
; -2.319 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r4[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.295     ; 0.951      ;
; -2.316 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r0[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.290     ; 0.953      ;
; -2.303 ; ALU:inst5|z[10] ; super_register_bank:inst2|Working_register[10] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.281     ; 0.949      ;
; -2.303 ; ALU:inst5|z[8]  ; super_register_bank:inst2|Working_register[8]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.277     ; 0.953      ;
; -2.303 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r9[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.301     ; 0.929      ;
; -2.301 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r6[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.284     ; 0.944      ;
; -2.300 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r9[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.300     ; 0.927      ;
; -2.297 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r24[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.125     ; 1.099      ;
; -2.291 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r11[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.290     ; 0.928      ;
; -2.290 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r9[2]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.291     ; 0.926      ;
; -2.289 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r9[7]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.301     ; 0.915      ;
; -2.274 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r0[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.286     ; 0.915      ;
; -2.272 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r7[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.091     ; 1.108      ;
; -2.270 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r0[1]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.295     ; 0.902      ;
; -2.267 ; ALU:inst5|z[15] ; super_register_bank:inst2|Working_register[15] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.101     ; 1.093      ;
; -2.261 ; ALU:inst5|z[13] ; super_register_bank:inst2|r0[13]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.289     ; 0.899      ;
; -2.260 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r9[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.291     ; 0.896      ;
; -2.258 ; ALU:inst5|z[10] ; super_register_bank:inst2|r9[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.277     ; 0.908      ;
; -2.257 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r0[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.284     ; 0.900      ;
; -2.256 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r27[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.121     ; 1.062      ;
; -2.253 ; ALU:inst5|z[1]  ; super_register_bank:inst2|Working_register[1]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.101     ; 1.079      ;
; -2.252 ; ALU:inst5|z[14] ; super_register_bank:inst2|r0[14]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.292     ; 0.887      ;
; -2.252 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r9[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.298     ; 0.881      ;
; -2.249 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r11[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.288     ; 0.888      ;
; -2.247 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r11[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.297     ; 0.877      ;
; -2.247 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r11[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.287     ; 0.887      ;
; -2.240 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r9[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.283     ; 0.884      ;
; -2.234 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r7[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.088     ; 1.073      ;
; -2.232 ; ALU:inst5|z[15] ; super_register_bank:inst2|r11[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.290     ; 0.869      ;
; -2.230 ; ALU:inst5|z[13] ; super_register_bank:inst2|r9[13]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.282     ; 0.875      ;
; -2.223 ; ALU:inst5|z[10] ; super_register_bank:inst2|r22[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.080     ; 1.070      ;
; -2.219 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r5[8]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.082     ; 1.064      ;
; -2.218 ; ALU:inst5|z[10] ; super_register_bank:inst2|r12[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.096     ; 1.049      ;
; -2.213 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r16[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.110     ; 1.030      ;
; -2.203 ; ALU:inst5|z[10] ; super_register_bank:inst2|r14[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.080     ; 1.050      ;
; -2.201 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r16[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.101     ; 1.027      ;
; -2.196 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r19[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.106     ; 1.017      ;
; -2.193 ; ALU:inst5|z[15] ; super_register_bank:inst2|r0[15]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.295     ; 0.825      ;
; -2.190 ; ALU:inst5|z[14] ; super_register_bank:inst2|r6[14]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.286     ; 0.831      ;
; -2.188 ; ALU:inst5|z[15] ; super_register_bank:inst2|r4[15]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.295     ; 0.820      ;
; -2.186 ; ALU:inst5|z[13] ; super_register_bank:inst2|r25[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.291     ; 0.822      ;
; -2.186 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r17[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.087     ; 1.026      ;
; -2.185 ; ALU:inst5|z[14] ; super_register_bank:inst2|Working_register[14] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.097     ; 1.015      ;
; -2.184 ; ALU:inst5|z[14] ; super_register_bank:inst2|r20[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.104     ; 1.007      ;
; -2.184 ; ALU:inst5|z[11] ; super_register_bank:inst2|r23[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.107     ; 1.004      ;
; -2.183 ; ALU:inst5|z[13] ; super_register_bank:inst2|r26[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.291     ; 0.819      ;
; -2.182 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r18[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.092     ; 1.017      ;
; -2.178 ; ALU:inst5|z[15] ; super_register_bank:inst2|r24[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.125     ; 0.980      ;
; -2.177 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r11[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.284     ; 0.820      ;
; -2.177 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r3[2]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.111     ; 0.993      ;
; -2.173 ; ALU:inst5|z[14] ; super_register_bank:inst2|r21[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.088     ; 1.012      ;
; -2.173 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r18[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.095     ; 1.005      ;
; -2.173 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r15[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.107     ; 0.993      ;
; -2.169 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r11[4]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.295     ; 0.801      ;
; -2.168 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r9[4]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.298     ; 0.797      ;
; -2.166 ; ALU:inst5|z[14] ; super_register_bank:inst2|r9[14]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.285     ; 0.808      ;
; -2.166 ; ALU:inst5|z[7]  ; super_register_bank:inst2|Working_register[7]  ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.287     ; 0.806      ;
; -2.166 ; ALU:inst5|z[15] ; super_register_bank:inst2|r26[15]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.295     ; 0.798      ;
; -2.163 ; ALU:inst5|z[13] ; super_register_bank:inst2|r11[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.283     ; 0.807      ;
; -2.163 ; ALU:inst5|z[11] ; super_register_bank:inst2|r25[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.297     ; 0.793      ;
; -2.162 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r25[4]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.295     ; 0.794      ;
; -2.161 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r22[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.086     ; 1.002      ;
; -2.159 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r17[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.101     ; 0.985      ;
; -2.158 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r12[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.108     ; 0.977      ;
; -2.154 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r3[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.120     ; 0.961      ;
; -2.153 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r9[0]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.290     ; 0.790      ;
; -2.151 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r4[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.121     ; 0.957      ;
; -2.150 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r16[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.117     ; 0.960      ;
; -2.150 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r14[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.092     ; 0.985      ;
; -2.149 ; ALU:inst5|z[10] ; super_register_bank:inst2|r11[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.278     ; 0.798      ;
; -2.149 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r11[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.280     ; 0.796      ;
; -2.144 ; ALU:inst5|z[10] ; super_register_bank:inst2|r6[10]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.278     ; 0.793      ;
; -2.142 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r24[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.119     ; 0.950      ;
; -2.142 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r19[6]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.119     ; 0.950      ;
; -2.139 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r12[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.112     ; 0.954      ;
; -2.139 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r2[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.116     ; 0.950      ;
; -2.138 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r16[9]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.114     ; 0.951      ;
; -2.138 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r1[6]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.105     ; 0.960      ;
; -2.138 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r16[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.087     ; 0.978      ;
; -2.137 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r4[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.116     ; 0.948      ;
; -2.135 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r11[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.298     ; 0.764      ;
; -2.134 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r2[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.114     ; 0.947      ;
; -2.134 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r16[3]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.097     ; 0.964      ;
; -2.132 ; ALU:inst5|z[11] ; super_register_bank:inst2|r9[11]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.288     ; 0.771      ;
; -2.131 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r17[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.102     ; 0.956      ;
; -2.130 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r8[9]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.096     ; 0.961      ;
; -2.129 ; ALU:inst5|z[12] ; super_register_bank:inst2|r6[12]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.288     ; 0.768      ;
; -2.127 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r6[5]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.099     ; 0.955      ;
; -2.127 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r1[3]                ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.106     ; 0.948      ;
; -2.126 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r13[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -2.092     ; 0.961      ;
+--------+-----------------+------------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.294 ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.063      ; 1.806      ;
; -0.970 ; fetch:inst4|PC[10]~1                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.112     ; 0.807      ;
; -0.493 ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.063      ; 1.505      ;
; 6.201  ; fetch:inst4|PC[5]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.115     ; 1.693      ;
; 6.289  ; fetch:inst4|PC[2]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.115     ; 1.605      ;
; 6.306  ; fetch:inst4|PC[7]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.115     ; 1.588      ;
; 6.613  ; fetch:inst4|PC[3]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.115     ; 1.281      ;
; 6.655  ; fetch:inst4|PC[1]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.115     ; 1.239      ;
; 6.728  ; fetch:inst4|PC[6]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.115     ; 1.166      ;
; 6.744  ; fetch:inst4|PC[4]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.115     ; 1.150      ;
; 6.756  ; fetch:inst4|PC[0]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.115     ; 1.138      ;
; 7.357  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 2.133      ; 2.785      ;
; 27.359 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 28.000       ; 2.133      ; 2.783      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'nRST'                                                                                                                                                          ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.193 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 1.000        ; 3.057      ; 2.295      ;
; 1.259 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 1.000        ; 3.057      ; 2.229      ;
+-------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.894 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.435      ; 2.669      ;
; -1.886 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.427      ; 2.669      ;
; -1.414 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.435      ; 2.669      ;
; -1.406 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.427      ; 2.669      ;
; -1.121 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.438      ; 3.445      ;
; -1.113 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.430      ; 3.445      ;
; -0.786 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.368      ; 3.710      ;
; -0.778 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.360      ; 3.710      ;
; -0.641 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.438      ; 3.445      ;
; -0.633 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.430      ; 3.445      ;
; -0.306 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.368      ; 3.710      ;
; -0.298 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.360      ; 3.710      ;
; -0.191 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.433      ; 4.370      ;
; -0.183 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.425      ; 4.370      ;
; 0.048  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.509      ; 4.685      ;
; 0.056  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.501      ; 4.685      ;
; 0.199  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.392      ; 3.719      ;
; 0.203  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.466      ; 3.797      ;
; 0.266  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.525      ; 4.919      ;
; 0.268  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.517      ; 4.913      ;
; 0.289  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.433      ; 4.370      ;
; 0.297  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.425      ; 4.370      ;
; 0.376  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.449      ; 4.953      ;
; 0.384  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.441      ; 4.953      ;
; 0.437  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.442      ; 5.007      ;
; 0.439  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.434      ; 5.001      ;
; 0.456  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.451      ; 5.035      ;
; 0.458  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.443      ; 5.029      ;
; 0.459  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.449      ; 5.036      ;
; 0.467  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.441      ; 5.036      ;
; 0.528  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.509      ; 4.685      ;
; 0.536  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.501      ; 4.685      ;
; 0.587  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.362      ; 5.077      ;
; 0.595  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.354      ; 5.077      ;
; 0.641  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.371      ; 5.140      ;
; 0.643  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.363      ; 5.134      ;
; 0.679  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.392      ; 3.719      ;
; 0.683  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.466      ; 3.797      ;
; 0.701  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.367      ; 5.196      ;
; 0.709  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.359      ; 5.196      ;
; 0.740  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.525      ; 4.913      ;
; 0.754  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.517      ; 4.919      ;
; 0.856  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.449      ; 4.953      ;
; 0.864  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.441      ; 4.953      ;
; 0.911  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.442      ; 5.001      ;
; 0.925  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.434      ; 5.007      ;
; 0.930  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.451      ; 5.029      ;
; 0.939  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.449      ; 5.036      ;
; 0.944  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.443      ; 5.035      ;
; 0.947  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.441      ; 5.036      ;
; 0.965  ; super_register_bank:inst2|Working_register[0]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.383      ; 3.928      ;
; 1.039  ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.574      ; 4.193      ;
; 1.067  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.362      ; 5.077      ;
; 1.075  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.354      ; 5.077      ;
; 1.115  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.371      ; 5.134      ;
; 1.129  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.363      ; 5.140      ;
; 1.181  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.367      ; 5.196      ;
; 1.183  ; super_register_bank:inst2|Working_register[9]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.383      ; 4.146      ;
; 1.189  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.359      ; 5.196      ;
; 1.215  ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.383      ; 4.178      ;
; 1.219  ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.383      ; 4.182      ;
; 1.443  ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.383      ; 4.406      ;
; 1.492  ; super_register_bank:inst2|Working_register[12]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.383      ; 4.455      ;
; 1.526  ; super_register_bank:inst2|Working_register[13]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.383      ; 4.489      ;
; 1.533  ; super_register_bank:inst2|Working_register[14]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.383      ; 4.496      ;
; 1.633  ; super_register_bank:inst2|Working_register[8]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.569      ; 4.782      ;
; 1.669  ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.384      ; 4.633      ;
; 1.682  ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.569      ; 4.831      ;
; 1.686  ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.373      ; 4.639      ;
; 1.755  ; super_register_bank:inst2|Working_register[10]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.575      ; 4.910      ;
; 1.776  ; super_register_bank:inst2|Working_register[6]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.569      ; 4.925      ;
; 1.852  ; super_register_bank:inst2|Working_register[5]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.569      ; 5.001      ;
; 1.875  ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.569      ; 5.024      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'nRST'                                                                                                                                                            ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.205 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 0.000        ; 3.245      ; 2.120      ;
; -1.148 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 0.000        ; 3.245      ; 2.177      ;
+--------+---------------------------------------------------+----------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MIR:MIR2|ALUC_OUT[0]'                                                                                                                                              ;
+--------+------------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node          ; Launch Clock                                      ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+
; -0.466 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[2]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.174      ; 1.813      ;
; -0.379 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[12]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.182      ; 1.908      ;
; -0.274 ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[11]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.183      ; 2.014      ;
; 0.126  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[4]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.181      ; 2.412      ;
; 0.135  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|cy_out ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 0.713      ; 0.953      ;
; 0.137  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[2]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.174      ; 1.936      ;
; 0.183  ; constant_reg:inst6|k_out[11]                   ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.293      ; 2.556      ;
; 0.205  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.295      ; 2.580      ;
; 0.225  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[12]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.182      ; 2.032      ;
; 0.257  ; constant_reg:inst6|k_out[12]                   ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.100      ; 2.437      ;
; 0.283  ; super_register_bank:inst2|r0[2]                ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.285      ; 2.648      ;
; 0.284  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[14]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.180      ; 2.569      ;
; 0.311  ; super_register_bank:inst2|r0[12]               ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.294      ; 2.685      ;
; 0.327  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[1]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.184      ; 2.616      ;
; 0.351  ; super_register_bank:inst2|Working_register[2]  ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.092      ; 2.523      ;
; 0.354  ; carry_block:inst8|cy                           ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.289      ; 2.723      ;
; 0.356  ; constant_reg:inst6|k_out[2]                    ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.282      ; 2.718      ;
; 0.373  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[10]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.172      ; 2.650      ;
; 0.374  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[11]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.183      ; 2.182      ;
; 0.413  ; constant_reg:inst6|k_out[14]                   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.098      ; 2.591      ;
; 0.415  ; constant_reg:inst6|k_out[0]                    ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.087      ; 2.582      ;
; 0.422  ; constant_reg:inst6|k_out[1]                    ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.087      ; 2.589      ;
; 0.439  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[5]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.181      ; 2.725      ;
; 0.440  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.287      ; 2.807      ;
; 0.443  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[8]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.174      ; 2.722      ;
; 0.452  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.296      ; 2.828      ;
; 0.466  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[13]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.177      ; 2.748      ;
; 0.474  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[3]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.184      ; 2.763      ;
; 0.477  ; constant_reg:inst6|k_out[4]                    ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.289      ; 2.846      ;
; 0.481  ; super_register_bank:inst2|Working_register[12] ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.099      ; 2.660      ;
; 0.482  ; super_register_bank:inst2|r0[11]               ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.295      ; 2.857      ;
; 0.495  ; carry_block:inst8|cy                           ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.291      ; 2.866      ;
; 0.499  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[15]  ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.184      ; 2.788      ;
; 0.499  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[0]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.173      ; 2.777      ;
; 0.508  ; super_register_bank:inst2|Working_register[11] ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.100      ; 2.688      ;
; 0.521  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.294      ; 2.895      ;
; 0.541  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[9]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.178      ; 2.824      ;
; 0.549  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.293      ; 2.922      ;
; 0.552  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|cy_out ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 0.713      ; 0.890      ;
; 0.566  ; constant_reg:inst6|k_out[6]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.285      ; 2.931      ;
; 0.573  ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.101      ; 2.754      ;
; 0.581  ; super_register_bank:inst2|r19[12]              ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.104      ; 2.765      ;
; 0.587  ; constant_reg:inst6|k_out[0]                    ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.094      ; 2.761      ;
; 0.594  ; constant_reg:inst6|k_out[1]                    ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.094      ; 2.768      ;
; 0.597  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[6]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.183      ; 2.885      ;
; 0.613  ; carry_block:inst8|cy                           ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.290      ; 2.983      ;
; 0.621  ; constant_reg:inst6|k_out[2]                    ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.289      ; 2.990      ;
; 0.633  ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.291      ; 3.004      ;
; 0.637  ; constant_reg:inst6|k_out[3]                    ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.094      ; 2.811      ;
; 0.640  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[7]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.184      ; 2.929      ;
; 0.674  ; super_register_bank:inst2|r23[12]              ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.106      ; 2.860      ;
; 0.692  ; carry_block:inst8|cy                           ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.282      ; 3.054      ;
; 0.697  ; constant_reg:inst6|k_out[7]                    ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.286      ; 3.063      ;
; 0.711  ; carry_block:inst8|cy                           ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.282      ; 3.073      ;
; 0.713  ; constant_reg:inst6|k_out[4]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.291      ; 3.084      ;
; 0.723  ; super_register_bank:inst2|r18[12]              ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.090      ; 2.893      ;
; 0.729  ; constant_reg:inst6|k_out[7]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.285      ; 3.094      ;
; 0.731  ; MIR:MIR2|ALUC_OUT[0]                           ; ALU:inst5|z[4]   ; MIR:MIR2|ALUC_OUT[0]                              ; MIR:MIR2|ALUC_OUT[0] ; -0.500       ; 2.181      ; 2.537      ;
; 0.739  ; constant_reg:inst6|k_out[9]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.101      ; 2.920      ;
; 0.739  ; constant_reg:inst6|k_out[8]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.293      ; 3.112      ;
; 0.741  ; constant_reg:inst6|k_out[6]                    ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.284      ; 3.105      ;
; 0.748  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.297      ; 3.125      ;
; 0.748  ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.293      ; 3.121      ;
; 0.753  ; carry_block:inst8|cy                           ; ALU:inst5|z[6]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.291      ; 3.124      ;
; 0.756  ; carry_block:inst8|cy                           ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.280      ; 3.116      ;
; 0.758  ; constant_reg:inst6|k_out[0]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.096      ; 2.934      ;
; 0.762  ; constant_reg:inst6|k_out[2]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.291      ; 3.133      ;
; 0.765  ; constant_reg:inst6|k_out[1]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.096      ; 2.941      ;
; 0.766  ; super_register_bank:inst2|r23[14]              ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.076      ; 2.922      ;
; 0.770  ; carry_block:inst8|cy                           ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.288      ; 3.138      ;
; 0.780  ; carry_block:inst8|cy                           ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.292      ; 3.152      ;
; 0.780  ; super_register_bank:inst2|r0[14]               ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.292      ; 3.152      ;
; 0.781  ; carry_block:inst8|cy                           ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.285      ; 3.146      ;
; 0.781  ; constant_reg:inst6|k_out[5]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.285      ; 3.146      ;
; 0.782  ; carry_block:inst8|cy                           ; ALU:inst5|z[5]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.289      ; 3.151      ;
; 0.787  ; constant_reg:inst6|k_out[10]                   ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.101      ; 2.968      ;
; 0.798  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.291      ; 3.169      ;
; 0.798  ; super_register_bank:inst2|r22[11]              ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.081      ; 2.959      ;
; 0.803  ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[0]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.284      ; 3.167      ;
; 0.806  ; constant_reg:inst6|k_out[6]                    ; ALU:inst5|z[6]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.285      ; 3.171      ;
; 0.808  ; constant_reg:inst6|k_out[3]                    ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.096      ; 2.984      ;
; 0.810  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.287      ; 3.177      ;
; 0.812  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.297      ; 3.189      ;
; 0.814  ; carry_block:inst8|cy                           ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.292      ; 3.186      ;
; 0.822  ; constant_reg:inst6|k_out[13]                   ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.285      ; 3.187      ;
; 0.830  ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[2]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.285      ; 3.195      ;
; 0.831  ; constant_reg:inst6|k_out[4]                    ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.290      ; 3.201      ;
; 0.834  ; constant_reg:inst6|k_out[6]                    ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.276      ; 3.190      ;
; 0.836  ; carry_block:inst8|cy                           ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.292      ; 3.208      ;
; 0.839  ; super_register_bank:inst2|r20[12]              ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.091      ; 3.010      ;
; 0.840  ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.294      ; 3.214      ;
; 0.841  ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.288      ; 3.209      ;
; 0.842  ; super_register_bank:inst2|r17[11]              ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.086      ; 3.008      ;
; 0.843  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.297      ; 3.220      ;
; 0.844  ; super_register_bank:inst2|r26[11]              ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.294      ; 3.218      ;
; 0.854  ; MIR:MIR2|ALUC_OUT[1]                           ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.285      ; 3.219      ;
; 0.855  ; MIR:MIR2|ALUC_OUT[2]                           ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.289      ; 3.224      ;
; 0.858  ; constant_reg:inst6|k_out[11]                   ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.292      ; 3.230      ;
; 0.859  ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.104      ; 3.043      ;
; 0.861  ; MIR:MIR2|ALUC_OUT[3]                           ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; MIR:MIR2|ALUC_OUT[0] ; 0.000        ; 2.103      ; 3.044      ;
+--------+------------------------------------------------+------------------+---------------------------------------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+--------+---------------------------------------------------+------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.060 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~8          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.051      ; 2.075      ;
; -0.060 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~9          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.051      ; 2.075      ;
; -0.058 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~10         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.051      ; 2.077      ;
; -0.001 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~0          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.051      ; 2.134      ;
; 0.001  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~3          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.051      ; 2.136      ;
; 0.002  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~6          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.051      ; 2.137      ;
; 0.003  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~7          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.051      ; 2.138      ;
; 0.003  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~1          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.051      ; 2.138      ;
; 0.003  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~2          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.051      ; 2.138      ;
; 0.003  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~4          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.051      ; 2.138      ;
; 0.003  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~16         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.051      ; 2.138      ;
; 0.192  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~19         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.051      ; 2.327      ;
; 0.267  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[11]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.585      ;
; 0.270  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.588      ;
; 0.284  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[9]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.248      ; 2.616      ;
; 0.294  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~5          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.051      ; 2.429      ;
; 0.296  ; fetch:inst4|tos[31]                               ; fetch:inst4|tos[31]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.424      ;
; 0.297  ; fetch:inst4|tos[19]                               ; fetch:inst4|tos[19]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; fetch:inst4|tos[21]                               ; fetch:inst4|tos[21]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.298  ; fetch:inst4|tos[14]                               ; fetch:inst4|tos[14]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298  ; fetch:inst4|tos[22]                               ; fetch:inst4|tos[22]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298  ; fetch:inst4|tos[23]                               ; fetch:inst4|tos[23]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298  ; fetch:inst4|tos[25]                               ; fetch:inst4|tos[25]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.299  ; fetch:inst4|tos[30]                               ; fetch:inst4|tos[30]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299  ; fetch:inst4|tos[12]                               ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.300  ; fetch:inst4|tos[26]                               ; fetch:inst4|tos[26]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.428      ;
; 0.300  ; fetch:inst4|tos[28]                               ; fetch:inst4|tos[28]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.428      ;
; 0.304  ; fetch:inst4|tos[3]                                ; fetch:inst4|tos[3]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[5]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[6]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[9]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[10]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.320  ; fetch:inst4|tos[0]                                ; fetch:inst4|tos[0]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.448      ;
; 0.320  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[11]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.638      ;
; 0.323  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.641      ;
; 0.333  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[13]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.651      ;
; 0.336  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[14]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.654      ;
; 0.342  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~17         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.051      ; 2.477      ;
; 0.344  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[8]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.248      ; 2.676      ;
; 0.350  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[7]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.248      ; 2.682      ;
; 0.350  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~14         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.057      ; 2.491      ;
; 0.356  ; fetch:inst4|tos[13]                               ; fetch:inst4|tos[13]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.484      ;
; 0.357  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~15         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.051      ; 2.492      ;
; 0.357  ; fetch:inst4|tos[18]                               ; fetch:inst4|tos[18]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.485      ;
; 0.357  ; fetch:inst4|tos[20]                               ; fetch:inst4|tos[20]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.485      ;
; 0.357  ; fetch:inst4|tos[29]                               ; fetch:inst4|tos[29]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.485      ;
; 0.357  ; fetch:inst4|tos[11]                               ; fetch:inst4|tos[11]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.485      ;
; 0.358  ; fetch:inst4|tos[24]                               ; fetch:inst4|tos[24]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.486      ;
; 0.365  ; fetch:inst4|tos[4]                                ; fetch:inst4|tos[4]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.485      ;
; 0.365  ; fetch:inst4|tos[7]                                ; fetch:inst4|tos[7]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.485      ;
; 0.365  ; fetch:inst4|tos[15]                               ; fetch:inst4|tos[15]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.493      ;
; 0.366  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[8]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.486      ;
; 0.371  ; fetch:inst4|tos[2]                                ; fetch:inst4|tos[2]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.491      ;
; 0.373  ; fetch:inst4|tos[17]                               ; fetch:inst4|tos[17]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.501      ;
; 0.382  ; fetch:inst4|PC[10]~_emulated                      ; fetch:inst4|stack~10         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.502      ;
; 0.386  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[13]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.704      ;
; 0.389  ; fetch:inst4|tos[1]                                ; fetch:inst4|tos[1]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.509      ;
; 0.389  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[14]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.707      ;
; 0.392  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[11]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.710      ;
; 0.395  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.713      ;
; 0.397  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[11]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.715      ;
; 0.399  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[15]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.717      ;
; 0.400  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[16]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.720      ;
; 0.400  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.718      ;
; 0.405  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[10]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.051      ; 2.540      ;
; 0.421  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[5]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.248      ; 2.753      ;
; 0.425  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[6]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.248      ; 2.757      ;
; 0.431  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[0]~_emulated  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.248      ; 2.763      ;
; 0.442  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~38         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.053      ; 2.579      ;
; 0.445  ; fetch:inst4|tos[7]                                ; fetch:inst4|tos[11]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.763      ;
; 0.446  ; fetch:inst4|tos[21]                               ; fetch:inst4|tos[22]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.446  ; fetch:inst4|tos[19]                               ; fetch:inst4|tos[20]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.447  ; fetch:inst4|tos[25]                               ; fetch:inst4|tos[26]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.575      ;
; 0.447  ; fetch:inst4|tos[23]                               ; fetch:inst4|tos[24]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.575      ;
; 0.448  ; fetch:inst4|tos[7]                                ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.766      ;
; 0.450  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[11]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.768      ;
; 0.452  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[15]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.770      ;
; 0.453  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[6]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453  ; fetch:inst4|tos[3]                                ; fetch:inst4|tos[4]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[16]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.773      ;
; 0.453  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[12]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.771      ;
; 0.455  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[10]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456  ; fetch:inst4|tos[22]                               ; fetch:inst4|tos[23]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.584      ;
; 0.456  ; fetch:inst4|tos[14]                               ; fetch:inst4|tos[15]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.584      ;
; 0.457  ; fetch:inst4|tos[30]                               ; fetch:inst4|tos[31]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457  ; fetch:inst4|tos[12]                               ; fetch:inst4|tos[13]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457  ; fetch:inst4|tos[14]                               ; fetch:inst4|tos[16]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.587      ;
; 0.458  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~42         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.053      ; 2.595      ;
; 0.458  ; fetch:inst4|tos[26]                               ; fetch:inst4|tos[27]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.586      ;
; 0.458  ; fetch:inst4|tos[28]                               ; fetch:inst4|tos[29]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.586      ;
; 0.458  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[13]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.776      ;
; 0.459  ; fetch:inst4|tos[22]                               ; fetch:inst4|tos[24]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.587      ;
; 0.460  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~31         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.053      ; 2.597      ;
; 0.460  ; fetch:inst4|tos[12]                               ; fetch:inst4|tos[14]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.588      ;
; 0.461  ; fetch:inst4|tos[28]                               ; fetch:inst4|tos[30]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.589      ;
; 0.461  ; fetch:inst4|tos[26]                               ; fetch:inst4|tos[28]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.589      ;
; 0.461  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[14]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.779      ;
; 0.462  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~23         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.057      ; 2.603      ;
; 0.463  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[7]           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.463  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[17]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.783      ;
+--------+---------------------------------------------------+------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                ;
+-------+------------------------+----------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node              ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.187 ; carry_block:inst8|cy   ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.310 ; MIR:MIR2|ALUC_OUT[0]   ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.135      ; 0.734      ;
; 0.848 ; MIR:MIR2|ALUC_OUT[2]   ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.971      ;
; 0.857 ; MIR:MIR2|ALUC_OUT[1]   ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.982      ;
; 0.890 ; MIR:MIR2|ALUC_OUT[0]   ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.135      ; 0.814      ;
; 0.948 ; MIR:MIR2|ALUC_OUT[3]   ; carry_block:inst8|cy ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.151     ; 0.881      ;
; 1.153 ; ALU:inst5|cy_out       ; carry_block:inst8|cy ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -0.550     ; 0.287      ;
; 2.924 ; decoder:inst1|Sel_C[2] ; MIR:MIR2|SelC_OUT[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.077     ; 0.031      ;
; 2.990 ; decoder:inst1|Type[6]  ; MIR:MIR2|Type_OUT[6] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.143     ; 0.031      ;
; 2.996 ; decoder:inst1|ALUC[3]  ; MIR:MIR2|ALUC_OUT[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.149     ; 0.031      ;
; 3.006 ; decoder:inst1|Sel_C[4] ; MIR:MIR2|SelC_OUT[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.159     ; 0.031      ;
; 3.007 ; decoder:inst1|Sel_C[5] ; MIR:MIR2|SelC_OUT[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.160     ; 0.031      ;
; 3.009 ; decoder:inst1|Sel_C[0] ; MIR:MIR2|SelC_OUT[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.162     ; 0.031      ;
; 3.125 ; decoder:inst1|Sel_C[3] ; MIR:MIR2|SelC_OUT[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.278     ; 0.031      ;
; 3.125 ; decoder:inst1|Sel_C[1] ; MIR:MIR2|SelC_OUT[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.278     ; 0.031      ;
; 3.128 ; decoder:inst1|ALUC[1]  ; MIR:MIR2|ALUC_OUT[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.281     ; 0.031      ;
; 3.186 ; decoder:inst1|ALUC[2]  ; MIR:MIR2|ALUC_OUT[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.339     ; 0.031      ;
; 3.236 ; decoder:inst1|ALUC[0]  ; MIR:MIR2|ALUC_OUT[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.389     ; 0.031      ;
; 3.525 ; decoder:inst1|Sel_C[2] ; MIR:MIR2|SelC_OUT[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.178     ; 0.031      ;
; 3.591 ; decoder:inst1|Type[6]  ; MIR:MIR2|Type_OUT[6] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.244     ; 0.031      ;
; 3.597 ; decoder:inst1|ALUC[3]  ; MIR:MIR2|ALUC_OUT[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.250     ; 0.031      ;
; 3.607 ; decoder:inst1|Sel_C[4] ; MIR:MIR2|SelC_OUT[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.260     ; 0.031      ;
; 3.608 ; decoder:inst1|Sel_C[5] ; MIR:MIR2|SelC_OUT[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.261     ; 0.031      ;
; 3.610 ; decoder:inst1|Sel_C[0] ; MIR:MIR2|SelC_OUT[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.263     ; 0.031      ;
; 3.726 ; decoder:inst1|Sel_C[3] ; MIR:MIR2|SelC_OUT[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.379     ; 0.031      ;
; 3.726 ; decoder:inst1|Sel_C[1] ; MIR:MIR2|SelC_OUT[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.379     ; 0.031      ;
; 3.729 ; decoder:inst1|ALUC[1]  ; MIR:MIR2|ALUC_OUT[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.382     ; 0.031      ;
; 3.787 ; decoder:inst1|ALUC[2]  ; MIR:MIR2|ALUC_OUT[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.440     ; 0.031      ;
; 3.837 ; decoder:inst1|ALUC[0]  ; MIR:MIR2|ALUC_OUT[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.490     ; 0.031      ;
+-------+------------------------+----------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.753  ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.314      ; 1.281      ;
; 1.176  ; fetch:inst4|PC[10]~1                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.824     ; 0.566      ;
; 1.538  ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.314      ; 1.566      ;
; 12.154 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -12.000      ; 2.233      ; 2.511      ;
; 32.157 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 2.233      ; 2.514      ;
; 32.754 ; fetch:inst4|PC[0]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.085      ; 0.963      ;
; 32.768 ; fetch:inst4|PC[4]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.085      ; 0.977      ;
; 32.779 ; fetch:inst4|PC[6]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.085      ; 0.988      ;
; 32.839 ; fetch:inst4|PC[1]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.085      ; 1.048      ;
; 32.872 ; fetch:inst4|PC[3]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.085      ; 1.081      ;
; 33.133 ; fetch:inst4|PC[7]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.085      ; 1.342      ;
; 33.146 ; fetch:inst4|PC[2]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.085      ; 1.355      ;
; 33.207 ; fetch:inst4|PC[5]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.085      ; 1.416      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.372  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.332      ; 2.016      ;
; 1.416  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.133      ; 1.861      ;
; 1.552  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.338      ; 2.202      ;
; 1.560  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.135      ; 2.007      ;
; 1.590  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.133      ; 2.035      ;
; 1.592  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.135      ; 2.039      ;
; 1.669  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.332      ; 2.313      ;
; 1.686  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.338      ; 2.336      ;
; 1.818  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.338      ; 2.468      ;
; 1.850  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.141      ; 2.303      ;
; 1.872  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.332      ; 2.016      ;
; 1.916  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.133      ; 1.861      ;
; 1.940  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.135      ; 2.387      ;
; 1.974  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.135      ; 2.421      ;
; 2.002  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.141      ; 2.455      ;
; 2.006  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.332      ; 2.650      ;
; 2.041  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.332      ; 2.685      ;
; 2.052  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.338      ; 2.202      ;
; 2.060  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.135      ; 2.007      ;
; 2.090  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.133      ; 2.035      ;
; 2.092  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.135      ; 2.039      ;
; 2.124  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.141      ; 2.577      ;
; 2.169  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.332      ; 2.313      ;
; 2.186  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.338      ; 2.336      ;
; 2.318  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.338      ; 2.468      ;
; 2.350  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.141      ; 2.303      ;
; 2.440  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.135      ; 2.387      ;
; 2.474  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.135      ; 2.421      ;
; 2.502  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.141      ; 2.455      ;
; 2.506  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.332      ; 2.650      ;
; 2.541  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.332      ; 2.685      ;
; 2.624  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.141      ; 2.577      ;
; 32.421 ; MIR:MIR2|SelC_OUT[1]                                                                                     ; MIR:MIR3|SelC_OUT[1]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -32.000      ; 0.098      ; 0.623      ;
; 32.634 ; MIR:MIR2|SelC_OUT[3]                                                                                     ; MIR:MIR3|SelC_OUT[3]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -32.000      ; 0.098      ; 0.836      ;
; 32.859 ; MIR:MIR2|Type_OUT[6]                                                                                     ; MIR:MIR3|Type_OUT[6]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -32.000      ; 0.094      ; 1.057      ;
; 32.883 ; MIR:MIR2|SelC_OUT[0]                                                                                     ; MIR:MIR3|SelC_OUT[0]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -32.000      ; -0.090     ; 0.897      ;
; 32.900 ; MIR:MIR2|SelC_OUT[4]                                                                                     ; MIR:MIR3|SelC_OUT[4]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -32.000      ; -0.090     ; 0.914      ;
; 33.019 ; MIR:MIR2|SelC_OUT[2]                                                                                     ; MIR:MIR3|SelC_OUT[2]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -32.000      ; -0.090     ; 1.033      ;
; 33.149 ; MIR:MIR2|SelC_OUT[5]                                                                                     ; MIR:MIR3|SelC_OUT[5]         ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -32.000      ; -0.090     ; 1.163      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                                              ;
+-------+-----------------+-----------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                       ; Launch Clock         ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+
; 1.580 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r25[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.733     ; 0.031      ;
; 1.778 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r23[1]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.756     ; 0.206      ;
; 1.784 ; ALU:inst5|z[15] ; super_register_bank:inst2|r23[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.756     ; 0.212      ;
; 1.786 ; ALU:inst5|z[13] ; super_register_bank:inst2|r15[13]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.757     ; 0.213      ;
; 1.831 ; ALU:inst5|z[12] ; super_register_bank:inst2|r22[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.742     ; 0.273      ;
; 1.843 ; ALU:inst5|z[14] ; super_register_bank:inst2|r23[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.738     ; 0.289      ;
; 1.844 ; ALU:inst5|z[11] ; super_register_bank:inst2|r22[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.742     ; 0.286      ;
; 1.846 ; ALU:inst5|z[10] ; super_register_bank:inst2|r10[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.744     ; 0.286      ;
; 1.856 ; ALU:inst5|z[14] ; super_register_bank:inst2|r27[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.752     ; 0.288      ;
; 1.915 ; ALU:inst5|z[11] ; super_register_bank:inst2|r18[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.752     ; 0.347      ;
; 1.919 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r22[1]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.742     ; 0.361      ;
; 1.925 ; ALU:inst5|z[13] ; super_register_bank:inst2|r7[13]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.743     ; 0.366      ;
; 1.941 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r7[4]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.754     ; 0.371      ;
; 1.942 ; ALU:inst5|z[14] ; super_register_bank:inst2|r17[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.745     ; 0.381      ;
; 1.942 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r15[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.769     ; 0.357      ;
; 1.973 ; ALU:inst5|z[14] ; super_register_bank:inst2|r16[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.759     ; 0.398      ;
; 1.983 ; ALU:inst5|z[11] ; super_register_bank:inst2|r14[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.753     ; 0.414      ;
; 1.985 ; ALU:inst5|z[3]  ; super_register_bank:inst2|Working_register[3] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.957     ; 0.212      ;
; 1.986 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r21[8]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.754     ; 0.416      ;
; 1.998 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r13[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.743     ; 0.439      ;
; 2.003 ; ALU:inst5|z[10] ; super_register_bank:inst2|r8[10]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.743     ; 0.444      ;
; 2.008 ; ALU:inst5|z[4]  ; super_register_bank:inst2|Working_register[4] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.751     ; 0.441      ;
; 2.010 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r25[8]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.735     ; 0.459      ;
; 2.012 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r6[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.753     ; 0.443      ;
; 2.012 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r18[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.756     ; 0.440      ;
; 2.013 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r25[6]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.743     ; 0.454      ;
; 2.020 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r25[5]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.742     ; 0.462      ;
; 2.030 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r27[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.748     ; 0.466      ;
; 2.036 ; ALU:inst5|z[12] ; super_register_bank:inst2|r18[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.752     ; 0.468      ;
; 2.042 ; ALU:inst5|z[14] ; super_register_bank:inst2|r13[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.767     ; 0.459      ;
; 2.043 ; ALU:inst5|z[11] ; super_register_bank:inst2|r21[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.753     ; 0.474      ;
; 2.046 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r6[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.760     ; 0.470      ;
; 2.047 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r25[7]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.745     ; 0.486      ;
; 2.050 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r15[9]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.766     ; 0.468      ;
; 2.055 ; ALU:inst5|z[5]  ; super_register_bank:inst2|Working_register[5] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.955     ; 0.284      ;
; 2.058 ; ALU:inst5|z[12] ; super_register_bank:inst2|r7[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.755     ; 0.487      ;
; 2.058 ; ALU:inst5|z[12] ; super_register_bank:inst2|r15[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.770     ; 0.472      ;
; 2.065 ; ALU:inst5|z[13] ; super_register_bank:inst2|r17[13]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.743     ; 0.506      ;
; 2.066 ; ALU:inst5|z[12] ; super_register_bank:inst2|r19[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.767     ; 0.483      ;
; 2.067 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r7[2]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.739     ; 0.512      ;
; 2.073 ; ALU:inst5|z[15] ; super_register_bank:inst2|r17[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.749     ; 0.508      ;
; 2.074 ; ALU:inst5|z[13] ; super_register_bank:inst2|r19[13]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.763     ; 0.495      ;
; 2.074 ; ALU:inst5|z[11] ; super_register_bank:inst2|r20[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.770     ; 0.488      ;
; 2.076 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r5[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.743     ; 0.517      ;
; 2.077 ; ALU:inst5|z[13] ; super_register_bank:inst2|r16[13]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.757     ; 0.504      ;
; 2.078 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r17[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.756     ; 0.506      ;
; 2.081 ; ALU:inst5|z[11] ; super_register_bank:inst2|r7[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.755     ; 0.510      ;
; 2.081 ; ALU:inst5|z[11] ; super_register_bank:inst2|r15[11]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.770     ; 0.495      ;
; 2.082 ; ALU:inst5|z[10] ; super_register_bank:inst2|r18[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.755     ; 0.511      ;
; 2.082 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r15[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.753     ; 0.513      ;
; 2.082 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r8[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.753     ; 0.513      ;
; 2.087 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r26[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.752     ; 0.519      ;
; 2.087 ; ALU:inst5|z[15] ; super_register_bank:inst2|r16[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.763     ; 0.508      ;
; 2.087 ; ALU:inst5|z[15] ; super_register_bank:inst2|r21[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.754     ; 0.517      ;
; 2.088 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r23[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.747     ; 0.525      ;
; 2.088 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r7[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.745     ; 0.527      ;
; 2.089 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r21[1]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.754     ; 0.519      ;
; 2.089 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r15[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.760     ; 0.513      ;
; 2.090 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r1[0]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.757     ; 0.517      ;
; 2.091 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r15[8]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.762     ; 0.513      ;
; 2.093 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r10[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.746     ; 0.531      ;
; 2.094 ; ALU:inst5|z[10] ; super_register_bank:inst2|r17[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.755     ; 0.523      ;
; 2.094 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r7[8]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.747     ; 0.531      ;
; 2.100 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r19[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.772     ; 0.512      ;
; 2.101 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r21[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.761     ; 0.524      ;
; 2.103 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r0[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.754     ; 0.533      ;
; 2.105 ; ALU:inst5|z[12] ; super_register_bank:inst2|r25[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.743     ; 0.546      ;
; 2.108 ; ALU:inst5|z[14] ; super_register_bank:inst2|r8[14]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.751     ; 0.541      ;
; 2.109 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r16[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.772     ; 0.521      ;
; 2.110 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r5[1]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.756     ; 0.538      ;
; 2.113 ; ALU:inst5|z[10] ; super_register_bank:inst2|r19[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.771     ; 0.526      ;
; 2.113 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r12[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.769     ; 0.528      ;
; 2.117 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r4[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.770     ; 0.531      ;
; 2.117 ; ALU:inst5|z[15] ; super_register_bank:inst2|r20[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.771     ; 0.530      ;
; 2.119 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r24[0]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.770     ; 0.533      ;
; 2.120 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r20[1]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.771     ; 0.533      ;
; 2.121 ; ALU:inst5|z[10] ; super_register_bank:inst2|r25[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.742     ; 0.563      ;
; 2.123 ; ALU:inst5|z[10] ; super_register_bank:inst2|r16[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.771     ; 0.536      ;
; 2.123 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r14[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.761     ; 0.546      ;
; 2.127 ; ALU:inst5|z[12] ; super_register_bank:inst2|r10[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.755     ; 0.556      ;
; 2.129 ; ALU:inst5|z[12] ; super_register_bank:inst2|r8[12]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.754     ; 0.559      ;
; 2.133 ; ALU:inst5|z[6]  ; super_register_bank:inst2|Working_register[6] ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.956     ; 0.361      ;
; 2.135 ; ALU:inst5|z[11] ; super_register_bank:inst2|r3[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.765     ; 0.554      ;
; 2.140 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r13[1]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.771     ; 0.553      ;
; 2.144 ; ALU:inst5|z[11] ; super_register_bank:inst2|r8[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.754     ; 0.574      ;
; 2.146 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r4[7]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.773     ; 0.557      ;
; 2.149 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r21[2]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.744     ; 0.589      ;
; 2.155 ; ALU:inst5|z[14] ; super_register_bank:inst2|r15[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.762     ; 0.577      ;
; 2.158 ; ALU:inst5|z[14] ; super_register_bank:inst2|r22[14]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.750     ; 0.592      ;
; 2.159 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r8[5]               ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.753     ; 0.590      ;
; 2.161 ; ALU:inst5|z[11] ; super_register_bank:inst2|r5[11]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.755     ; 0.590      ;
; 2.161 ; ALU:inst5|z[10] ; super_register_bank:inst2|r26[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.760     ; 0.585      ;
; 2.161 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r10[6]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.755     ; 0.590      ;
; 2.162 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r13[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.752     ; 0.594      ;
; 2.165 ; ALU:inst5|z[12] ; super_register_bank:inst2|r26[12]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.762     ; 0.587      ;
; 2.166 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r26[4]              ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.761     ; 0.589      ;
; 2.169 ; ALU:inst5|z[15] ; super_register_bank:inst2|r18[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.753     ; 0.600      ;
; 2.173 ; ALU:inst5|z[10] ; super_register_bank:inst2|r24[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.747     ; 0.610      ;
; 2.173 ; ALU:inst5|z[10] ; super_register_bank:inst2|r21[10]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.758     ; 0.599      ;
; 2.178 ; ALU:inst5|z[15] ; super_register_bank:inst2|r19[15]             ; MIR:MIR2|ALUC_OUT[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.768     ; 0.594      ;
+-------+-----------------+-----------------------------------------------+----------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                              ;
+--------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.426 ; nRST      ; super_register_bank:inst2|r25[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.114     ; 1.739      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r26[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.742      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r4[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.742      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r0[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.742      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r9[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.105     ; 1.748      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r6[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.106     ; 1.747      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r0[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.742      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r9[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.117     ; 1.736      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r0[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.742      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r4[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.742      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r9[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.105     ; 1.748      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r25[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.114     ; 1.739      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r26[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.742      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r0[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.742      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r4[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.742      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r9[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.117     ; 1.736      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r0[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.742      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r4[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.742      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r9[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.117     ; 1.736      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r0[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.742      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r4[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.742      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r9[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.117     ; 1.736      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r25[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.114     ; 1.739      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r9[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.117     ; 1.736      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r9[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.117     ; 1.736      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r9[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.117     ; 1.736      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r0[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.112     ; 1.741      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r9[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.117     ; 1.736      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r0[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.112     ; 1.741      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r9[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.105     ; 1.748      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r6[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.106     ; 1.747      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r26[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.742      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r25[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.114     ; 1.739      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r6[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.106     ; 1.747      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r4[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.742      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r0[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.742      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r9[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.105     ; 1.748      ;
; -1.426 ; nRST      ; super_register_bank:inst2|Working_register[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.109     ; 1.744      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r0[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.112     ; 1.741      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r9[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.105     ; 1.748      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r6[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.106     ; 1.747      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r26[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.742      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r25[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.114     ; 1.739      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r6[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.106     ; 1.747      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r9[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.105     ; 1.748      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r0[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.112     ; 1.741      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r0[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.112     ; 1.741      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r9[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.105     ; 1.748      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r25[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.114     ; 1.739      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r6[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.106     ; 1.747      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r0[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.112     ; 1.741      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r9[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.105     ; 1.748      ;
; -1.426 ; nRST      ; super_register_bank:inst2|r26[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.742      ;
; -1.425 ; nRST      ; super_register_bank:inst2|r11[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.114     ; 1.738      ;
; -1.425 ; nRST      ; super_register_bank:inst2|r11[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.114     ; 1.738      ;
; -1.425 ; nRST      ; super_register_bank:inst2|r11[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.114     ; 1.738      ;
; -1.425 ; nRST      ; super_register_bank:inst2|r11[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.114     ; 1.738      ;
; -1.425 ; nRST      ; super_register_bank:inst2|r11[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.114     ; 1.738      ;
; -1.425 ; nRST      ; super_register_bank:inst2|r11[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.114     ; 1.738      ;
; -1.425 ; nRST      ; super_register_bank:inst2|r26[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.114     ; 1.738      ;
; -1.425 ; nRST      ; super_register_bank:inst2|r26[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.114     ; 1.738      ;
; -1.419 ; nRST      ; super_register_bank:inst2|r11[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.106     ; 1.740      ;
; -1.419 ; nRST      ; super_register_bank:inst2|r11[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.106     ; 1.740      ;
; -1.419 ; nRST      ; super_register_bank:inst2|Working_register[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.743      ;
; -1.419 ; nRST      ; super_register_bank:inst2|Working_register[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.743      ;
; -1.419 ; nRST      ; super_register_bank:inst2|r0[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.743      ;
; -1.419 ; nRST      ; super_register_bank:inst2|Working_register[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.743      ;
; -1.419 ; nRST      ; super_register_bank:inst2|Working_register[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.743      ;
; -1.419 ; nRST      ; super_register_bank:inst2|r0[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.743      ;
; -1.419 ; nRST      ; super_register_bank:inst2|r11[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.106     ; 1.740      ;
; -1.419 ; nRST      ; super_register_bank:inst2|r11[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.106     ; 1.740      ;
; -1.419 ; nRST      ; super_register_bank:inst2|Working_register[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 1.743      ;
; -1.419 ; nRST      ; super_register_bank:inst2|r11[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.106     ; 1.740      ;
; -1.419 ; nRST      ; super_register_bank:inst2|r11[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.106     ; 1.740      ;
; -1.419 ; nRST      ; super_register_bank:inst2|r11[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.106     ; 1.740      ;
; -1.419 ; nRST      ; super_register_bank:inst2|r11[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.106     ; 1.740      ;
; -1.419 ; nRST      ; super_register_bank:inst2|r11[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.106     ; 1.740      ;
; -1.253 ; nRST      ; super_register_bank:inst2|r24[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.059      ; 1.739      ;
; -1.253 ; nRST      ; super_register_bank:inst2|r24[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.059      ; 1.739      ;
; -1.253 ; nRST      ; super_register_bank:inst2|r24[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.059      ; 1.739      ;
; -1.253 ; nRST      ; super_register_bank:inst2|r24[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.059      ; 1.739      ;
; -1.253 ; nRST      ; super_register_bank:inst2|r24[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.059      ; 1.739      ;
; -1.253 ; nRST      ; super_register_bank:inst2|r24[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.059      ; 1.739      ;
; -1.252 ; nRST      ; super_register_bank:inst2|r27[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.063      ; 1.742      ;
; -1.252 ; nRST      ; super_register_bank:inst2|r4[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.062      ; 1.741      ;
; -1.252 ; nRST      ; super_register_bank:inst2|r27[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.063      ; 1.742      ;
; -1.252 ; nRST      ; super_register_bank:inst2|r4[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.062      ; 1.741      ;
; -1.252 ; nRST      ; super_register_bank:inst2|r4[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.062      ; 1.741      ;
; -1.252 ; nRST      ; super_register_bank:inst2|r4[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.062      ; 1.741      ;
; -1.252 ; nRST      ; super_register_bank:inst2|r27[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.063      ; 1.742      ;
; -1.252 ; nRST      ; super_register_bank:inst2|r4[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.062      ; 1.741      ;
; -1.252 ; nRST      ; super_register_bank:inst2|r27[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.063      ; 1.742      ;
; -1.252 ; nRST      ; super_register_bank:inst2|r4[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.062      ; 1.741      ;
; -1.252 ; nRST      ; super_register_bank:inst2|r4[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.062      ; 1.741      ;
; -1.252 ; nRST      ; super_register_bank:inst2|r4[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.062      ; 1.741      ;
; -1.251 ; nRST      ; super_register_bank:inst2|r1[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.070      ; 1.748      ;
; -1.251 ; nRST      ; super_register_bank:inst2|r1[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.070      ; 1.748      ;
; -1.251 ; nRST      ; super_register_bank:inst2|r1[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.070      ; 1.748      ;
; -1.251 ; nRST      ; super_register_bank:inst2|r2[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.069      ; 1.747      ;
; -1.251 ; nRST      ; super_register_bank:inst2|r1[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.070      ; 1.748      ;
+--------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                            ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.425 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.108     ; 1.744      ;
; -1.425 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.108     ; 1.744      ;
; -1.425 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.108     ; 1.744      ;
; -1.425 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.110     ; 1.742      ;
; -1.425 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.110     ; 1.742      ;
; -1.425 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.108     ; 1.744      ;
; -1.418 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.102     ; 1.743      ;
; -1.418 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.102     ; 1.743      ;
; -1.418 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.102     ; 1.743      ;
; -1.235 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.082      ; 1.744      ;
; -1.235 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.082      ; 1.744      ;
; -1.235 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.082      ; 1.744      ;
; -1.235 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.082      ; 1.744      ;
; -1.229 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.087      ; 1.743      ;
; -1.229 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.087      ; 1.743      ;
; -1.229 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.087      ; 1.743      ;
; -0.545 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.108     ; 1.364      ;
; -0.545 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.108     ; 1.364      ;
; -0.545 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.108     ; 1.364      ;
; -0.545 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.108     ; 1.364      ;
; -0.544 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.110     ; 1.361      ;
; -0.544 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.110     ; 1.361      ;
; -0.538 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.102     ; 1.363      ;
; -0.538 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.102     ; 1.363      ;
; -0.538 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.102     ; 1.363      ;
; -0.355 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.082      ; 1.364      ;
; -0.355 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.082      ; 1.364      ;
; -0.355 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.082      ; 1.364      ;
; -0.355 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.082      ; 1.364      ;
; -0.349 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.087      ; 1.363      ;
; -0.349 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.087      ; 1.363      ;
; -0.349 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.087      ; 1.363      ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                            ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.419 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.111     ; 1.735      ;
; -1.230 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.078      ; 1.735      ;
; -1.230 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.078      ; 1.735      ;
; -1.230 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.078      ; 1.735      ;
; -1.230 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.078      ; 1.735      ;
; -1.230 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.078      ; 1.735      ;
; -1.230 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.078      ; 1.735      ;
; -1.230 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.078      ; 1.735      ;
; -1.230 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.078      ; 1.735      ;
; -1.230 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.078      ; 1.735      ;
; -1.230 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.078      ; 1.735      ;
; -0.537 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.111     ; 1.353      ;
; -0.348 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.078      ; 1.353      ;
; -0.348 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.078      ; 1.353      ;
; -0.348 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.078      ; 1.353      ;
; -0.348 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.078      ; 1.353      ;
; -0.348 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.078      ; 1.353      ;
; -0.348 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.078      ; 1.353      ;
; -0.348 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.078      ; 1.353      ;
; -0.348 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.078      ; 1.353      ;
; -0.348 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.078      ; 1.353      ;
; -0.348 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.078      ; 1.353      ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                              ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.739 ; nRST      ; super_register_bank:inst2|r25[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.353      ; 1.286      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r25[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.353      ; 1.286      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r22[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.354      ; 1.287      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r25[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.353      ; 1.286      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r25[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.353      ; 1.286      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r25[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.353      ; 1.286      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r25[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.353      ; 1.286      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r25[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.353      ; 1.286      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r22[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.354      ; 1.287      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r25[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.353      ; 1.286      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r22[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.354      ; 1.287      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r25[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.353      ; 1.286      ;
; 0.744 ; nRST      ; super_register_bank:inst2|r22[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.355      ; 1.293      ;
; 0.744 ; nRST      ; super_register_bank:inst2|r22[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.355      ; 1.293      ;
; 0.744 ; nRST      ; super_register_bank:inst2|r23[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.355      ; 1.293      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r7[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.287      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r17[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.287      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r5[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.343      ; 1.282      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r13[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.343      ; 1.282      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r23[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.287      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r17[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.287      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r5[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.343      ; 1.282      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r13[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.343      ; 1.282      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r7[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.287      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r13[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.343      ; 1.282      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r5[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.343      ; 1.282      ;
; 0.745 ; nRST      ; super_register_bank:inst2|Working_register[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.344      ; 1.283      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r5[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.343      ; 1.282      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r13[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.343      ; 1.282      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r23[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.287      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r13[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.343      ; 1.282      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r5[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.343      ; 1.282      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r5[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.343      ; 1.282      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r13[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.343      ; 1.282      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r13[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.343      ; 1.282      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r5[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.343      ; 1.282      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r23[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.287      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r5[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.343      ; 1.282      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r13[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.343      ; 1.282      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r25[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.343      ; 1.282      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r17[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.287      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r17[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.287      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r7[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.287      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r23[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.287      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r17[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.287      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r17[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.348      ; 1.287      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r11[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.345      ; 1.284      ;
; 0.745 ; nRST      ; super_register_bank:inst2|r7[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.345      ; 1.284      ;
; 0.749 ; nRST      ; super_register_bank:inst2|r18[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.344      ; 1.287      ;
; 0.749 ; nRST      ; super_register_bank:inst2|r18[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.344      ; 1.287      ;
; 0.749 ; nRST      ; super_register_bank:inst2|r18[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.344      ; 1.287      ;
; 0.749 ; nRST      ; super_register_bank:inst2|r18[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.344      ; 1.287      ;
; 0.749 ; nRST      ; super_register_bank:inst2|r18[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.344      ; 1.287      ;
; 0.749 ; nRST      ; super_register_bank:inst2|r18[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.344      ; 1.287      ;
; 0.751 ; nRST      ; super_register_bank:inst2|Working_register[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.334      ; 1.279      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r7[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.341      ; 1.286      ;
; 0.751 ; nRST      ; super_register_bank:inst2|Working_register[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.334      ; 1.279      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r7[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.341      ; 1.286      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r10[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.341      ; 1.286      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r20[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.342      ; 1.287      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r10[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.341      ; 1.286      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r7[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.341      ; 1.286      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r24[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.338      ; 1.283      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r7[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.341      ; 1.286      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r24[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.338      ; 1.283      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r0[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.341      ; 1.286      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r7[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.341      ; 1.286      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r24[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.338      ; 1.283      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r10[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.341      ; 1.286      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r7[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.341      ; 1.286      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r24[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.338      ; 1.283      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r7[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.341      ; 1.286      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r24[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.338      ; 1.283      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r7[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.341      ; 1.286      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r24[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.338      ; 1.283      ;
; 0.751 ; nRST      ; super_register_bank:inst2|Working_register[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.334      ; 1.279      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r7[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.341      ; 1.286      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r7[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.341      ; 1.286      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r10[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.341      ; 1.286      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r24[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.338      ; 1.283      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r20[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.342      ; 1.287      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r7[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.341      ; 1.286      ;
; 0.751 ; nRST      ; super_register_bank:inst2|Working_register[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.334      ; 1.279      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r10[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.341      ; 1.286      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r7[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.341      ; 1.286      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r24[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.338      ; 1.283      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r20[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.342      ; 1.287      ;
; 0.751 ; nRST      ; super_register_bank:inst2|Working_register[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.334      ; 1.279      ;
; 0.751 ; nRST      ; super_register_bank:inst2|Working_register[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.334      ; 1.279      ;
; 0.751 ; nRST      ; super_register_bank:inst2|r10[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.341      ; 1.286      ;
; 0.751 ; nRST      ; super_register_bank:inst2|Working_register[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.334      ; 1.279      ;
; 0.751 ; nRST      ; super_register_bank:inst2|Working_register[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.334      ; 1.279      ;
; 0.754 ; nRST      ; super_register_bank:inst2|r26[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.334      ; 1.282      ;
; 0.754 ; nRST      ; super_register_bank:inst2|r27[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; nRST      ; super_register_bank:inst2|r26[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.334      ; 1.282      ;
; 0.754 ; nRST      ; super_register_bank:inst2|r27[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; nRST      ; super_register_bank:inst2|r26[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.334      ; 1.282      ;
; 0.754 ; nRST      ; super_register_bank:inst2|r26[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.334      ; 1.282      ;
; 0.754 ; nRST      ; super_register_bank:inst2|r15[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.339      ; 1.287      ;
; 0.754 ; nRST      ; super_register_bank:inst2|r26[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.334      ; 1.282      ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                            ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.754 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 1.277      ;
; 0.754 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 1.277      ;
; 0.754 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 1.277      ;
; 0.754 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 1.277      ;
; 0.754 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 1.277      ;
; 0.754 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 1.277      ;
; 0.754 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 1.277      ;
; 0.754 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 1.277      ;
; 0.754 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 1.277      ;
; 0.754 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 1.277      ;
; 0.951 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 1.277      ;
; 1.641 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.329      ; 1.664      ;
; 1.641 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.329      ; 1.664      ;
; 1.641 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.329      ; 1.664      ;
; 1.641 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.329      ; 1.664      ;
; 1.641 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.329      ; 1.664      ;
; 1.641 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.329      ; 1.664      ;
; 1.641 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.329      ; 1.664      ;
; 1.641 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.329      ; 1.664      ;
; 1.641 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.329      ; 1.664      ;
; 1.641 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.329      ; 1.664      ;
; 1.838 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.132      ; 1.664      ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                            ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.754 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.338      ; 1.286      ;
; 0.761 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.332      ; 1.287      ;
; 0.761 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.332      ; 1.287      ;
; 0.761 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.332      ; 1.287      ;
; 0.761 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.332      ; 1.287      ;
; 0.951 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.141      ; 1.286      ;
; 0.951 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.141      ; 1.286      ;
; 0.951 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.141      ; 1.286      ;
; 0.958 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.135      ; 1.287      ;
; 0.958 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.135      ; 1.287      ;
; 0.958 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.135      ; 1.287      ;
; 0.958 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.133      ; 1.285      ;
; 0.958 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.133      ; 1.285      ;
; 0.958 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.135      ; 1.287      ;
; 1.640 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.338      ; 1.672      ;
; 1.640 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.338      ; 1.672      ;
; 1.640 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.338      ; 1.672      ;
; 1.647 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.332      ; 1.673      ;
; 1.647 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.332      ; 1.673      ;
; 1.647 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.332      ; 1.673      ;
; 1.647 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.332      ; 1.673      ;
; 1.837 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.141      ; 1.672      ;
; 1.837 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.141      ; 1.672      ;
; 1.837 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.141      ; 1.672      ;
; 1.844 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.135      ; 1.673      ;
; 1.844 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.135      ; 1.673      ;
; 1.844 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.135      ; 1.673      ;
; 1.844 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.133      ; 1.671      ;
; 1.844 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.133      ; 1.671      ;
; 1.844 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.135      ; 1.673      ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                                     ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                          ; -14.340   ; -3.044 ; -2.197   ; 0.739   ; -3.000              ;
;  MIR:MIR2|ALUC_OUT[0]                                                                                     ; -14.340   ; -0.674 ; N/A      ; N/A     ; 0.298               ;
;  de0_clk                                                                                                  ; N/A       ; N/A    ; N/A      ; N/A     ; 9.584               ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -9.425    ; -0.093 ; -2.190   ; 0.754   ; 19.747              ;
;  inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; -2.255    ; 0.753  ; N/A      ; N/A     ; 19.738              ;
;  inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; -7.823    ; 0.187  ; N/A      ; N/A     ; 19.747              ;
;  inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; -5.598    ; 1.372  ; -2.197   ; 0.754   ; 19.747              ;
;  inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; -4.846    ; 1.580  ; -2.197   ; 0.739   ; 19.741              ;
;  nRST                                                                                                     ; 1.193     ; -1.947 ; N/A      ; N/A     ; -3.000              ;
;  rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -5.501    ; -3.044 ; N/A      ; N/A     ; -1.041              ;
; Design-wide TNS                                                                                           ; -3040.523 ; -9.683 ; -935.399 ; 0.0     ; -104.83             ;
;  MIR:MIR2|ALUC_OUT[0]                                                                                     ; -219.295  ; -1.511 ; N/A      ; N/A     ; 0.000               ;
;  de0_clk                                                                                                  ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -731.887  ; -0.277 ; -20.580  ; 0.000   ; 0.000               ;
;  inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; -2.255    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; -83.847   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; -79.664   ; 0.000  ; -32.646  ; 0.000   ; 0.000               ;
;  inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; -1858.750 ; 0.000  ; -882.173 ; 0.000   ; 0.000               ;
;  nRST                                                                                                     ; 0.000     ; -1.947 ; N/A      ; N/A     ; -3.000              ;
;  rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -64.825   ; -5.984 ; N/A      ; N/A     ; -101.830            ;
+-----------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; clk_pc         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_ram        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_k          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_reg        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_rom        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KMux_MIR1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUC[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUC[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUC[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUC[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; KOUT[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelA_MIR1[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelA_MIR1[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelA_MIR1[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelA_MIR1[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelA_MIR1[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelB_MIR1[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelB_MIR1[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelB_MIR1[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelB_MIR1[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelB_MIR1[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelB_MIR1[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR1[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR1[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR1[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR1[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR1[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR1[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR2[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR2[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR2[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR2[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR2[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR2[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR3[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR3[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR3[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR3[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR3[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SelC_MIR3[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[15]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[14]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[15]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[14]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[13]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[12]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[11]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[10]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[9]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[8]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[7]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; nRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; de0_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HOLD                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_pc         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk_ram        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk_k          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk_reg        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; clk_rom        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KMux_MIR1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ALUC[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ALUC[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ALUC[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ALUC[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; Bout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; Bout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; Bout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; KOUT[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; KOUT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelA_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelA_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SelA_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SelA_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelA_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelB_MIR1[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelB_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR1[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; SelC_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR2[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR2[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR2[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; SelC_MIR3[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR3[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR3[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR3[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR3[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SelC_MIR3[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; z[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; z[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; z[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; z[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; z[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; z[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; z[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; z[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; z[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; z[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; z[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; z[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_pc         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk_ram        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk_k          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk_reg        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; clk_rom        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KMux_MIR1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ALUC[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ALUC[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; ALUC[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ALUC[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; Bout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; Bout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; Bout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; KOUT[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; KOUT[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; KOUT[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; KOUT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PC_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelA_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelA_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SelA_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SelA_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelA_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SelB_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SelB_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SelC_MIR2[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SelC_MIR2[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SelC_MIR2[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; z[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; z[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; z[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; z[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; z[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; z[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; z[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; z[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; z[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; z[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; z[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; z[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_pc         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk_ram        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk_k          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk_reg        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; clk_rom        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KMux_MIR1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ALUC[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ALUC[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ALUC[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ALUC[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Bout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Bout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Bout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; KOUT[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; KOUT[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; KOUT[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; KOUT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; KOUT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PC_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelA_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelA_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SelA_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SelA_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelA_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SelB_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelB_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SelB_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SelC_MIR1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SelC_MIR2[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SelC_MIR2[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR2[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SelC_MIR2[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SelC_MIR3[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SelC_MIR3[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; z[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; z[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                               ; To Clock                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 20362    ; 110      ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 163      ; 0        ; 0        ; 0        ;
; nRST                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 307      ; 186      ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 76       ; 790      ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 16       ; 8        ; 0        ; 0        ;
; nRST                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 16       ; 8        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 4        ; 0        ; 0        ; 0        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 1        ; 2        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 11       ; 11       ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 7        ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 32       ; 32       ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 2784     ; 0        ; 0        ; 0        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 464      ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 185      ; 0        ; 2        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 990      ; 0        ; 168      ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 29722    ; 0        ; 5040     ; 0        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 40       ; 40       ; 1        ; 1        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 33690    ; 33690    ; 5712     ; 5712     ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; nRST                                                                                                     ; 1        ; 1        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0        ; 0        ; 1        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0        ; 0        ; 17       ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 332      ; 332      ; 340      ; 340      ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                               ; To Clock                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 20362    ; 110      ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 163      ; 0        ; 0        ; 0        ;
; nRST                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 307      ; 186      ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 76       ; 790      ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 16       ; 8        ; 0        ; 0        ;
; nRST                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 16       ; 8        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 4        ; 0        ; 0        ; 0        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 1        ; 2        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 11       ; 11       ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 7        ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 32       ; 32       ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 2784     ; 0        ; 0        ; 0        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 464      ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 185      ; 0        ; 2        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 990      ; 0        ; 168      ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 29722    ; 0        ; 5040     ; 0        ;
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 40       ; 40       ; 1        ; 1        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; 33690    ; 33690    ; 5712     ; 5712     ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; nRST                                                                                                     ; 1        ; 1        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0        ; 0        ; 1        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0        ; 0        ; 17       ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 332      ; 332      ; 340      ; 340      ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                         ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
; nRST       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 11       ; 11       ; 0        ; 0        ;
; nRST       ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 16       ; 16       ; 0        ; 0        ;
; nRST       ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 464      ; 464      ; 0        ; 0        ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                          ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
; nRST       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 11       ; 11       ; 0        ; 0        ;
; nRST       ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 16       ; 16       ; 0        ; 0        ;
; nRST       ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 464      ; 464      ; 0        ; 0        ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 29    ; 29   ;
; Unconstrained Output Ports      ; 126   ; 126  ;
; Unconstrained Output Port Paths ; 191   ; 191  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                                   ; Clock                                                                                                    ; Type      ; Status      ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------+-------------+
; MIR:MIR2|ALUC_OUT[0]                                                                                     ; MIR:MIR2|ALUC_OUT[0]                                                                                     ; Base      ; Constrained ;
; de0_clk                                                                                                  ; de0_clk                                                                                                  ; Base      ; Constrained ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; Generated ; Constrained ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; Generated ; Constrained ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; Generated ; Constrained ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; Generated ; Constrained ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; Generated ; Constrained ;
; nRST                                                                                                     ; nRST                                                                                                     ; Base      ; Constrained ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Base      ; Constrained ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; HOLD       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nRST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; ALUC[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KMux_MIR1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelB_MIR1[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelB_MIR1[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_k          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_pc         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_ram        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_reg        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_rom        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; HOLD       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nRST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; ALUC[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUC[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KMux_MIR1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KOUT[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelA_MIR1[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelB_MIR1[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelB_MIR1[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR1[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR2[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelC_MIR3[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_k          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_pc         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_ram        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_reg        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_rom        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Jun 18 18:02:54 2022
Info: Command: quartus_sta uc1 -c uc1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name de0_clk de0_clk
    Info (332110): create_generated_clock -source {inst9|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst9|altpll_component|auto_generated|pll1|clk[0]} {inst9|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst9|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -phase 72.00 -duty_cycle 50.00 -name {inst9|altpll_component|auto_generated|pll1|clk[1]} {inst9|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst9|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -phase 144.00 -duty_cycle 50.00 -name {inst9|altpll_component|auto_generated|pll1|clk[2]} {inst9|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {inst9|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -phase 216.00 -duty_cycle 50.00 -name {inst9|altpll_component|auto_generated|pll1|clk[3]} {inst9|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {inst9|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -phase 288.00 -duty_cycle 50.00 -name {inst9|altpll_component|auto_generated|pll1|clk[4]} {inst9|altpll_component|auto_generated|pll1|clk[4]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0
    Info (332105): create_clock -period 1.000 -name MIR:MIR2|ALUC_OUT[0] MIR:MIR2|ALUC_OUT[0]
    Info (332105): create_clock -period 1.000 -name nRST nRST
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst10|Mux2~0  from: dataa  to: combout
    Info (332098): Cell: inst10|Mux2~0  from: datad  to: combout
    Info (332098): Cell: inst1|WideOr0~4  from: dataa  to: combout
    Info (332098): Cell: inst5|Mux18~0  from: datad  to: combout
    Info (332098): Cell: inst8|WideOr0~0  from: datad  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[15]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -14.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.340            -219.295 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):    -9.425            -731.887 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -7.823             -83.847 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -5.598             -79.664 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -5.501             -64.825 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -4.846           -1858.750 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -2.255              -2.255 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.415               0.000 nRST 
Info (332146): Worst-case hold slack is -3.044
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.044              -5.984 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.947              -1.947 nRST 
    Info (332119):    -0.674              -1.511 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):    -0.081              -0.241 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.359               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.370               0.000 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.733               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     2.874               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case recovery slack is -2.197
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.197            -882.173 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -2.197             -32.646 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -2.190             -20.580 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.287
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.287               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     1.326               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     1.327               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 nRST 
    Info (332119):    -1.041            -101.830 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.372               0.000 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):     9.834               0.000 de0_clk 
    Info (332119):    19.738               0.000 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.749               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    19.753               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.753               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.753               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst10|Mux2~0  from: dataa  to: combout
    Info (332098): Cell: inst10|Mux2~0  from: datad  to: combout
    Info (332098): Cell: inst1|WideOr0~4  from: dataa  to: combout
    Info (332098): Cell: inst5|Mux18~0  from: datad  to: combout
    Info (332098): Cell: inst8|WideOr0~0  from: datad  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[15]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -12.757
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.757            -194.570 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):    -8.336            -646.745 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.856             -73.368 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -4.987             -58.545 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -4.969             -70.367 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -4.209           -1611.250 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -1.905              -1.905 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.334               0.000 nRST 
Info (332146): Worst-case hold slack is -2.693
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.693              -5.029 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.706              -1.706 nRST 
    Info (332119):    -0.597              -1.339 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):    -0.093              -0.277 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.313               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.194               0.000 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.415               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     2.538               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case recovery slack is -1.860
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.860            -739.945 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -1.858             -27.479 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -1.850             -17.210 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.090
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.090               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     1.124               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.125               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 nRST 
    Info (332119):    -0.911             -86.606 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.451               0.000 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):     9.817               0.000 de0_clk 
    Info (332119):    19.741               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    19.746               0.000 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.747               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.747               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.747               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst10|Mux2~0  from: dataa  to: combout
    Info (332098): Cell: inst10|Mux2~0  from: datad  to: combout
    Info (332098): Cell: inst1|WideOr0~4  from: dataa  to: combout
    Info (332098): Cell: inst5|Mux18~0  from: datad  to: combout
    Info (332098): Cell: inst8|WideOr0~0  from: datad  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[15]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.804
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.804            -120.833 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):    -5.295            -396.641 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.242             -45.350 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -3.215             -38.770 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -3.012             -41.936 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -2.476            -923.438 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -1.294              -1.294 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.193               0.000 nRST 
Info (332146): Worst-case hold slack is -1.894
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.894              -3.992 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.205              -1.205 nRST 
    Info (332119):    -0.466              -1.119 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):    -0.060              -0.179 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.753               0.000 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.372               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     1.580               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case recovery slack is -1.426
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.426            -587.696 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -1.425             -21.431 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -1.419             -13.719 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.739
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.739               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.754               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.754               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 nRST 
    Info (332119):    -0.469             -36.870 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.298               0.000 MIR:MIR2|ALUC_OUT[0] 
    Info (332119):     9.584               0.000 de0_clk 
    Info (332119):    19.750               0.000 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.780               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    19.783               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.783               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.783               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4941 megabytes
    Info: Processing ended: Sat Jun 18 18:02:58 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


