strict digraph "compose( ,  )" {
	node [label="\N"];
	"547:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133f82f10>",
		fillcolor=springgreen,
		label="547:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"548:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f7e450>",
		fillcolor=turquoise,
		label="548:BL
Mdo_2d <= #Tp ~SerialEn & (BitCounter < 32);
Mdo_d <= #Tp ShiftedBit | Mdo_2d;
Mdo <= #Tp Mdo_d;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f7e250>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4133f7e490>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f7e610>]",
		style=filled,
		typ=Block];
	"547:IF" -> "548:BL"	 [cond="['MdcEn_n']",
		label=MdcEn_n,
		lineno=547];
	"539:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133f82d50>",
		fillcolor=springgreen,
		label="539:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"546:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f82e10>",
		fillcolor=turquoise,
		label="546:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"539:IF" -> "546:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=539];
	"540:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f82b90>",
		fillcolor=turquoise,
		label="540:BL
Mdo_2d <= #Tp 1'b0;
Mdo_d <= #Tp 1'b0;
Mdo <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f82990>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4133f82b50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f82d10>]",
		style=filled,
		typ=Block];
	"539:IF" -> "540:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=539];
	"519:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f62b90>",
		fillcolor=turquoise,
		label="519:BL
MdoEn_2d <= #Tp 1'b0;
MdoEn_d <= #Tp 1'b0;
MdoEn <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f62990>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4133f62b50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f62d10>]",
		style=filled,
		typ=Block];
	"Leaf_516:AL"	 [def_var="['MdoEn_d', 'MdoEn_2d', 'MdoEn']",
		label="Leaf_516:AL"];
	"519:BL" -> "Leaf_516:AL"	 [cond="[]",
		lineno=None];
	"526:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133f62f10>",
		fillcolor=springgreen,
		label="526:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"527:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f82450>",
		fillcolor=turquoise,
		label="527:BL
MdoEn_2d <= #Tp SerialEn | InProgress & (BitCounter < 32);
MdoEn_d <= #Tp MdoEn_2d;
MdoEn <= #Tp MdoEn_d;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f82290>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4133f82410>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f825d0>]",
		style=filled,
		typ=Block];
	"526:IF" -> "527:BL"	 [cond="['MdcEn_n']",
		label=MdcEn_n,
		lineno=526];
	"546:BL" -> "547:IF"	 [cond="[]",
		lineno=None];
	"525:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f62e10>",
		fillcolor=turquoise,
		label="525:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"525:BL" -> "526:IF"	 [cond="[]",
		lineno=None];
	"Leaf_537:AL"	 [def_var="['Mdo_2d', 'Mdo_d', 'Mdo']",
		label="Leaf_537:AL"];
	"548:BL" -> "Leaf_537:AL"	 [cond="[]",
		lineno=None];
	"516:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4133f62790>",
		clk_sens=True,
		fillcolor=gold,
		label="516:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'MdcEn_n', 'MdoEn_2d', 'SerialEn', 'MdoEn_d', 'InProgress', 'BitCounter']"];
	"Leaf_516:AL" -> "516:AL";
	"540:BL" -> "Leaf_537:AL"	 [cond="[]",
		lineno=None];
	"517:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f627d0>",
		fillcolor=turquoise,
		label="517:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"518:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133f62d50>",
		fillcolor=springgreen,
		label="518:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"517:BL" -> "518:IF"	 [cond="[]",
		lineno=None];
	"518:IF" -> "519:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=518];
	"518:IF" -> "525:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=518];
	"538:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f82750>",
		fillcolor=turquoise,
		label="538:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"538:BL" -> "539:IF"	 [cond="[]",
		lineno=None];
	"537:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4133f82790>",
		clk_sens=True,
		fillcolor=gold,
		label="537:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'Mdo_d', 'MdcEn_n', 'BitCounter', 'ShiftedBit', 'Mdo_2d', 'SerialEn']"];
	"537:AL" -> "538:BL"	 [cond="[]",
		lineno=None];
	"516:AL" -> "517:BL"	 [cond="[]",
		lineno=None];
	"511:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4133f62550>",
		def_var="['SerialEn']",
		fillcolor=deepskyblue,
		label="511:AS
SerialEn = WriteOp & InProgress & ((BitCounter > 31) | (BitCounter == 0) & NoPre) | ~WriteOp & InProgress & ((BitCounter > \
31) & (BitCounter < 46) | (BitCounter == 0) & NoPre);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['WriteOp', 'InProgress', 'BitCounter', 'BitCounter', 'NoPre', 'WriteOp', 'InProgress', 'BitCounter', 'BitCounter', 'BitCounter', '\
NoPre']"];
	"511:AS" -> "537:AL";
	"511:AS" -> "516:AL";
	"Leaf_537:AL" -> "537:AL";
	"527:BL" -> "Leaf_516:AL"	 [cond="[]",
		lineno=None];
}
