INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sources_1/new/Complex_multiplier_64pt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_multiplier_64pt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sources_1/new/ROM_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sources_1/new/butterfly_radix4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_radix4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sources_1/new/multiplier_15bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_15bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sources_1/new/stage_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [VRFC 10-2458] undeclared symbol bin_real1, assumed default net type wire [D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/new/stage1_tb.v:12]
INFO: [VRFC 10-2458] undeclared symbol bin_real2, assumed default net type wire [D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/new/stage1_tb.v:12]
INFO: [VRFC 10-2458] undeclared symbol bin_real3, assumed default net type wire [D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/new/stage1_tb.v:12]
INFO: [VRFC 10-2458] undeclared symbol bin_real4, assumed default net type wire [D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/new/stage1_tb.v:12]
INFO: [VRFC 10-2458] undeclared symbol bin_imag1, assumed default net type wire [D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/new/stage1_tb.v:12]
INFO: [VRFC 10-2458] undeclared symbol bin_imag2, assumed default net type wire [D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/new/stage1_tb.v:12]
INFO: [VRFC 10-2458] undeclared symbol bin_imag3, assumed default net type wire [D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/new/stage1_tb.v:12]
INFO: [VRFC 10-2458] undeclared symbol bin_imag4, assumed default net type wire [D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/new/stage1_tb.v:12]
INFO: [VRFC 10-2458] undeclared symbol b_real1, assumed default net type wire [D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/new/stage1_tb.v:12]
INFO: [VRFC 10-2458] undeclared symbol b_real2, assumed default net type wire [D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/new/stage1_tb.v:12]
INFO: [VRFC 10-2458] undeclared symbol b_real3, assumed default net type wire [D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/new/stage1_tb.v:12]
INFO: [VRFC 10-2458] undeclared symbol b_real4, assumed default net type wire [D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/new/stage1_tb.v:12]
INFO: [VRFC 10-2458] undeclared symbol b_imag1, assumed default net type wire [D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/new/stage1_tb.v:12]
INFO: [VRFC 10-2458] undeclared symbol b_imag2, assumed default net type wire [D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/new/stage1_tb.v:12]
INFO: [VRFC 10-2458] undeclared symbol b_imag3, assumed default net type wire [D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/new/stage1_tb.v:12]
INFO: [VRFC 10-2458] undeclared symbol b_imag4, assumed default net type wire [D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/new/stage1_tb.v:12]
WARNING: [VRFC 10-2938] 'b_real1' is already implicitly declared on line 12 [D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/new/stage1_tb.v:14]
WARNING: [VRFC 10-2938] 'bin_real1' is already implicitly declared on line 12 [D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/new/stage1_tb.v:15]
