// Seed: 4057001160
module module_0 ();
  initial begin : LABEL_0$display
    ;
    @(posedge id_1) id_2 <= id_2;
    if (id_1 - id_1) if (id_1) id_1 = 1'b0;
  end
  wire id_4, id_5;
  wire id_6, id_7;
  wire id_8;
  wire id_9;
  assign id_3 = -1;
  wor id_10, id_11, id_12;
  assign id_11 = 1;
endmodule
module module_1 (
    input uwire id_0,
    id_7,
    input tri id_1,
    output supply0 id_2,
    output logic id_3,
    input wor id_4,
    output tri1 id_5
);
  parameter id_8 = -1;
  always_ff begin : LABEL_0
    @(posedge "") id_3 <= -1;
  end
  tri1 id_9 = id_4;
  module_0 modCall_1 ();
endmodule
