#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17e8a20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17e8bb0 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x17dfc00 .functor NOT 1, L_0x1817730, C4<0>, C4<0>, C4<0>;
L_0x18174c0 .functor XOR 25, L_0x1817380, L_0x1817420, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1817620 .functor XOR 25, L_0x18174c0, L_0x1817580, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1814180_0 .net *"_ivl_10", 24 0, L_0x1817580;  1 drivers
v0x1814280_0 .net *"_ivl_12", 24 0, L_0x1817620;  1 drivers
v0x1814360_0 .net *"_ivl_2", 24 0, L_0x18172e0;  1 drivers
v0x1814420_0 .net *"_ivl_4", 24 0, L_0x1817380;  1 drivers
v0x1814500_0 .net *"_ivl_6", 24 0, L_0x1817420;  1 drivers
v0x1814630_0 .net *"_ivl_8", 24 0, L_0x18174c0;  1 drivers
v0x1814710_0 .net "a", 0 0, v0x1812a40_0;  1 drivers
v0x18147b0_0 .net "b", 0 0, v0x1812b00_0;  1 drivers
v0x1814850_0 .net "c", 0 0, v0x1812ba0_0;  1 drivers
v0x1814980_0 .var "clk", 0 0;
v0x1814a20_0 .net "d", 0 0, v0x1812ce0_0;  1 drivers
v0x1814ac0_0 .net "e", 0 0, v0x1812dd0_0;  1 drivers
v0x1814b60_0 .net "out_dut", 24 0, L_0x1817180;  1 drivers
v0x1814c00_0 .net "out_ref", 24 0, L_0x17e04c0;  1 drivers
v0x1814ca0_0 .var/2u "stats1", 159 0;
v0x1814d60_0 .var/2u "strobe", 0 0;
v0x1814e20_0 .net "tb_match", 0 0, L_0x1817730;  1 drivers
v0x1814ee0_0 .net "tb_mismatch", 0 0, L_0x17dfc00;  1 drivers
L_0x18172e0 .concat [ 25 0 0 0], L_0x17e04c0;
L_0x1817380 .concat [ 25 0 0 0], L_0x17e04c0;
L_0x1817420 .concat [ 25 0 0 0], L_0x1817180;
L_0x1817580 .concat [ 25 0 0 0], L_0x17e04c0;
L_0x1817730 .cmp/eeq 25, L_0x18172e0, L_0x1817620;
S_0x17e8d40 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x17e8bb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x17e94c0 .functor NOT 25, L_0x1815a20, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x17e04c0 .functor XOR 25, L_0x17e94c0, L_0x1815b70, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x17dfe70_0 .net *"_ivl_0", 4 0, L_0x1814fc0;  1 drivers
v0x17dff10_0 .net *"_ivl_10", 24 0, L_0x1815a20;  1 drivers
v0x1811cd0_0 .net *"_ivl_12", 24 0, L_0x17e94c0;  1 drivers
v0x1811d90_0 .net *"_ivl_14", 24 0, L_0x1815b70;  1 drivers
v0x1811e70_0 .net *"_ivl_2", 4 0, L_0x1815170;  1 drivers
v0x1811fa0_0 .net *"_ivl_4", 4 0, L_0x1815390;  1 drivers
v0x1812080_0 .net *"_ivl_6", 4 0, L_0x18155b0;  1 drivers
v0x1812160_0 .net *"_ivl_8", 4 0, L_0x1815800;  1 drivers
v0x1812240_0 .net "a", 0 0, v0x1812a40_0;  alias, 1 drivers
v0x1812300_0 .net "b", 0 0, v0x1812b00_0;  alias, 1 drivers
v0x18123c0_0 .net "c", 0 0, v0x1812ba0_0;  alias, 1 drivers
v0x1812480_0 .net "d", 0 0, v0x1812ce0_0;  alias, 1 drivers
v0x1812540_0 .net "e", 0 0, v0x1812dd0_0;  alias, 1 drivers
v0x1812600_0 .net "out", 24 0, L_0x17e04c0;  alias, 1 drivers
LS_0x1814fc0_0_0 .concat [ 1 1 1 1], v0x1812a40_0, v0x1812a40_0, v0x1812a40_0, v0x1812a40_0;
LS_0x1814fc0_0_4 .concat [ 1 0 0 0], v0x1812a40_0;
L_0x1814fc0 .concat [ 4 1 0 0], LS_0x1814fc0_0_0, LS_0x1814fc0_0_4;
LS_0x1815170_0_0 .concat [ 1 1 1 1], v0x1812b00_0, v0x1812b00_0, v0x1812b00_0, v0x1812b00_0;
LS_0x1815170_0_4 .concat [ 1 0 0 0], v0x1812b00_0;
L_0x1815170 .concat [ 4 1 0 0], LS_0x1815170_0_0, LS_0x1815170_0_4;
LS_0x1815390_0_0 .concat [ 1 1 1 1], v0x1812ba0_0, v0x1812ba0_0, v0x1812ba0_0, v0x1812ba0_0;
LS_0x1815390_0_4 .concat [ 1 0 0 0], v0x1812ba0_0;
L_0x1815390 .concat [ 4 1 0 0], LS_0x1815390_0_0, LS_0x1815390_0_4;
LS_0x18155b0_0_0 .concat [ 1 1 1 1], v0x1812ce0_0, v0x1812ce0_0, v0x1812ce0_0, v0x1812ce0_0;
LS_0x18155b0_0_4 .concat [ 1 0 0 0], v0x1812ce0_0;
L_0x18155b0 .concat [ 4 1 0 0], LS_0x18155b0_0_0, LS_0x18155b0_0_4;
LS_0x1815800_0_0 .concat [ 1 1 1 1], v0x1812dd0_0, v0x1812dd0_0, v0x1812dd0_0, v0x1812dd0_0;
LS_0x1815800_0_4 .concat [ 1 0 0 0], v0x1812dd0_0;
L_0x1815800 .concat [ 4 1 0 0], LS_0x1815800_0_0, LS_0x1815800_0_4;
LS_0x1815a20_0_0 .concat [ 5 5 5 5], L_0x1815800, L_0x18155b0, L_0x1815390, L_0x1815170;
LS_0x1815a20_0_4 .concat [ 5 0 0 0], L_0x1814fc0;
L_0x1815a20 .concat [ 20 5 0 0], LS_0x1815a20_0_0, LS_0x1815a20_0_4;
LS_0x1815b70_0_0 .concat [ 1 1 1 1], v0x1812dd0_0, v0x1812ce0_0, v0x1812ba0_0, v0x1812b00_0;
LS_0x1815b70_0_4 .concat [ 1 1 1 1], v0x1812a40_0, v0x1812dd0_0, v0x1812ce0_0, v0x1812ba0_0;
LS_0x1815b70_0_8 .concat [ 1 1 1 1], v0x1812b00_0, v0x1812a40_0, v0x1812dd0_0, v0x1812ce0_0;
LS_0x1815b70_0_12 .concat [ 1 1 1 1], v0x1812ba0_0, v0x1812b00_0, v0x1812a40_0, v0x1812dd0_0;
LS_0x1815b70_0_16 .concat [ 1 1 1 1], v0x1812ce0_0, v0x1812ba0_0, v0x1812b00_0, v0x1812a40_0;
LS_0x1815b70_0_20 .concat [ 1 1 1 1], v0x1812dd0_0, v0x1812ce0_0, v0x1812ba0_0, v0x1812b00_0;
LS_0x1815b70_0_24 .concat [ 1 0 0 0], v0x1812a40_0;
LS_0x1815b70_1_0 .concat [ 4 4 4 4], LS_0x1815b70_0_0, LS_0x1815b70_0_4, LS_0x1815b70_0_8, LS_0x1815b70_0_12;
LS_0x1815b70_1_4 .concat [ 4 4 1 0], LS_0x1815b70_0_16, LS_0x1815b70_0_20, LS_0x1815b70_0_24;
L_0x1815b70 .concat [ 16 9 0 0], LS_0x1815b70_1_0, LS_0x1815b70_1_4;
S_0x18127a0 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x17e8bb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x1812a40_0 .var "a", 0 0;
v0x1812b00_0 .var "b", 0 0;
v0x1812ba0_0 .var "c", 0 0;
v0x1812c40_0 .net "clk", 0 0, v0x1814980_0;  1 drivers
v0x1812ce0_0 .var "d", 0 0;
v0x1812dd0_0 .var "e", 0 0;
E_0x17e59e0/0 .event negedge, v0x1812c40_0;
E_0x17e59e0/1 .event posedge, v0x1812c40_0;
E_0x17e59e0 .event/or E_0x17e59e0/0, E_0x17e59e0/1;
S_0x1812e90 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x17e8bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1816f40 .functor NOT 25, L_0x1816c90, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1817180 .functor XOR 25, L_0x1816f40, L_0x1817000, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1813170_0 .net *"_ivl_0", 4 0, L_0x1815de0;  1 drivers
v0x1813250_0 .net *"_ivl_10", 24 0, L_0x1816c90;  1 drivers
v0x1813330_0 .net *"_ivl_12", 24 0, L_0x1816f40;  1 drivers
v0x1813420_0 .net *"_ivl_14", 24 0, L_0x1817000;  1 drivers
v0x1813500_0 .net *"_ivl_2", 4 0, L_0x18160d0;  1 drivers
v0x1813630_0 .net *"_ivl_4", 4 0, L_0x18163c0;  1 drivers
v0x1813710_0 .net *"_ivl_6", 4 0, L_0x18166b0;  1 drivers
v0x18137f0_0 .net *"_ivl_8", 4 0, L_0x18169a0;  1 drivers
v0x18138d0_0 .net "a", 0 0, v0x1812a40_0;  alias, 1 drivers
v0x1813a00_0 .net "b", 0 0, v0x1812b00_0;  alias, 1 drivers
v0x1813af0_0 .net "c", 0 0, v0x1812ba0_0;  alias, 1 drivers
v0x1813be0_0 .net "d", 0 0, v0x1812ce0_0;  alias, 1 drivers
v0x1813cd0_0 .net "e", 0 0, v0x1812dd0_0;  alias, 1 drivers
v0x1813dc0_0 .net "out", 24 0, L_0x1817180;  alias, 1 drivers
LS_0x1815de0_0_0 .concat [ 1 1 1 1], v0x1812a40_0, v0x1812a40_0, v0x1812a40_0, v0x1812a40_0;
LS_0x1815de0_0_4 .concat [ 1 0 0 0], v0x1812a40_0;
L_0x1815de0 .concat [ 4 1 0 0], LS_0x1815de0_0_0, LS_0x1815de0_0_4;
LS_0x18160d0_0_0 .concat [ 1 1 1 1], v0x1812b00_0, v0x1812b00_0, v0x1812b00_0, v0x1812b00_0;
LS_0x18160d0_0_4 .concat [ 1 0 0 0], v0x1812b00_0;
L_0x18160d0 .concat [ 4 1 0 0], LS_0x18160d0_0_0, LS_0x18160d0_0_4;
LS_0x18163c0_0_0 .concat [ 1 1 1 1], v0x1812ba0_0, v0x1812ba0_0, v0x1812ba0_0, v0x1812ba0_0;
LS_0x18163c0_0_4 .concat [ 1 0 0 0], v0x1812ba0_0;
L_0x18163c0 .concat [ 4 1 0 0], LS_0x18163c0_0_0, LS_0x18163c0_0_4;
LS_0x18166b0_0_0 .concat [ 1 1 1 1], v0x1812ce0_0, v0x1812ce0_0, v0x1812ce0_0, v0x1812ce0_0;
LS_0x18166b0_0_4 .concat [ 1 0 0 0], v0x1812ce0_0;
L_0x18166b0 .concat [ 4 1 0 0], LS_0x18166b0_0_0, LS_0x18166b0_0_4;
LS_0x18169a0_0_0 .concat [ 1 1 1 1], v0x1812dd0_0, v0x1812dd0_0, v0x1812dd0_0, v0x1812dd0_0;
LS_0x18169a0_0_4 .concat [ 1 0 0 0], v0x1812dd0_0;
L_0x18169a0 .concat [ 4 1 0 0], LS_0x18169a0_0_0, LS_0x18169a0_0_4;
LS_0x1816c90_0_0 .concat [ 5 5 5 5], L_0x18169a0, L_0x18166b0, L_0x18163c0, L_0x18160d0;
LS_0x1816c90_0_4 .concat [ 5 0 0 0], L_0x1815de0;
L_0x1816c90 .concat [ 20 5 0 0], LS_0x1816c90_0_0, LS_0x1816c90_0_4;
LS_0x1817000_0_0 .concat [ 1 1 1 1], v0x1812dd0_0, v0x1812ce0_0, v0x1812ba0_0, v0x1812b00_0;
LS_0x1817000_0_4 .concat [ 1 1 1 1], v0x1812a40_0, v0x1812dd0_0, v0x1812ce0_0, v0x1812ba0_0;
LS_0x1817000_0_8 .concat [ 1 1 1 1], v0x1812b00_0, v0x1812a40_0, v0x1812dd0_0, v0x1812ce0_0;
LS_0x1817000_0_12 .concat [ 1 1 1 1], v0x1812ba0_0, v0x1812b00_0, v0x1812a40_0, v0x1812dd0_0;
LS_0x1817000_0_16 .concat [ 1 1 1 1], v0x1812ce0_0, v0x1812ba0_0, v0x1812b00_0, v0x1812a40_0;
LS_0x1817000_0_20 .concat [ 1 1 1 1], v0x1812dd0_0, v0x1812ce0_0, v0x1812ba0_0, v0x1812b00_0;
LS_0x1817000_0_24 .concat [ 1 0 0 0], v0x1812a40_0;
LS_0x1817000_1_0 .concat [ 4 4 4 4], LS_0x1817000_0_0, LS_0x1817000_0_4, LS_0x1817000_0_8, LS_0x1817000_0_12;
LS_0x1817000_1_4 .concat [ 4 4 1 0], LS_0x1817000_0_16, LS_0x1817000_0_20, LS_0x1817000_0_24;
L_0x1817000 .concat [ 16 9 0 0], LS_0x1817000_1_0, LS_0x1817000_1_4;
S_0x1813f60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x17e8bb0;
 .timescale -12 -12;
E_0x17e5560 .event anyedge, v0x1814d60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1814d60_0;
    %nor/r;
    %assign/vec4 v0x1814d60_0, 0;
    %wait E_0x17e5560;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18127a0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17e59e0;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x1812dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1812ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1812ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1812b00_0, 0;
    %assign/vec4 v0x1812a40_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x17e8bb0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1814980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1814d60_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x17e8bb0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1814980_0;
    %inv;
    %store/vec4 v0x1814980_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x17e8bb0;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1812c40_0, v0x1814ee0_0, v0x1814710_0, v0x18147b0_0, v0x1814850_0, v0x1814a20_0, v0x1814ac0_0, v0x1814c00_0, v0x1814b60_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x17e8bb0;
T_5 ;
    %load/vec4 v0x1814ca0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1814ca0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1814ca0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1814ca0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1814ca0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1814ca0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1814ca0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x17e8bb0;
T_6 ;
    %wait E_0x17e59e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1814ca0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814ca0_0, 4, 32;
    %load/vec4 v0x1814e20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1814ca0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814ca0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1814ca0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814ca0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1814c00_0;
    %load/vec4 v0x1814c00_0;
    %load/vec4 v0x1814b60_0;
    %xor;
    %load/vec4 v0x1814c00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1814ca0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814ca0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1814ca0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1814ca0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/vector5/iter0/response35/top_module.sv";
