
VPR FPGA Placement and Routing.
Version: Version 5.0.2
Compiled: Dec 11 2020.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
This code is licensed only for non-commercial use.

Auto-sizing FPGA, try x = 18 y = 18
Auto-sizing FPGA, try x = 36 y = 36
Auto-sizing FPGA, try x = 72 y = 72
Auto-sizing FPGA, try x = 36 y = 36
Auto-sizing FPGA, try x = 54 y = 54
Auto-sizing FPGA, try x = 45 y = 45
Auto-sizing FPGA, try x = 40 y = 40
Auto-sizing FPGA, try x = 38 y = 38
Auto-sizing FPGA, try x = 37 y = 37
Auto-sizing FPGA, try x = 36 y = 36
FPGA auto-sized to, x = 37 y = 37

Resource Usage:
Netlist      0	blocks of type <EMPTY>
Architecture 4	blocks of type <EMPTY>
Netlist      147	blocks of type .io
Architecture 148	blocks of type .io
Netlist      193	blocks of type .clb
Architecture 1369	blocks of type .clb

Timing analysis: ON

Operation:  ROUTE_ONLY

PlacerOpts.place_freq:  PLACE_NEVER

RouterOpts.route_type:  DETAILED
RouterOpts.router_algorithm:  TIMING_DRIVEN
RouterOpts.base_cost_type:  DELAY_NORMALIZED
RouterOpts.fixed_channel_width:  NO_FIXED_CHANNEL_WIDTH
RouterOpts.acc_fac:  1.000000
RouterOpts.bb_factor:  3
RouterOpts.bend_cost:  0.000000
RouterOpts.first_iter_pres_fac:  0.500000
RouterOpts.initial_pres_fac:  0.500000
RouterOpts.pres_fac_mult:  1.300000
RouterOpts.max_router_iterations:  50
RouterOpts.astar_fac:  1.200000
RouterOpts.criticality_exp:  1.000000
RouterOpts.max_criticality:  0.990000

RoutingArch.directionality:  UNI_DIRECTIONAL
RoutingArch.switch_block_type:  WILTON
RoutingArch.Fs:  3

The circuit will be mapped into a 37 x 37 array of clbs.

Netlist num_nets:  320
Netlist num_blocks:  340
Netlist inputs pins:  127
Netlist output pins:  20

0 35 0
3 35 0
4 35 0
8 13 0
7 13 0
7 14 0
1 32 0
7 15 0
27 36 0
4 18 0
27 15 0
27 13 0
27 14 0
3 24 0
3 20 0
3 25 0
3 23 0
11 35 0
2 33 0
2 37 0
14 35 0
1 17 0
7 3 0
1 4 0
9 3 0
7 4 0
10 1 0
4 1 0
37 17 0
36 15 0
1 18 0
24 1 0
32 11 0
36 13 0
33 11 0
1 21 0
2 24 0
33 13 0
1 30 0
1 27 0
1 24 0
18 35 0
37 2 0
7 0 0
2 10 0
38 27 0
38 36 0
1 7 0
23 8 0
5 1 0
38 20 0
37 11 0
13 0 0
1 31 0
15 0 0
25 37 0
17 0 0
20 1 0
38 2 0
21 1 0
38 7 0
23 37 0
30 13 0
17 37 0
12 1 0
11 0 0
12 38 0
21 0 0
2 36 0
37 15 0
0 6 0
12 2 0
8 38 0
0 8 0
4 3 0
18 0 0
22 0 0
38 13 0
15 37 0
37 13 0
38 15 0
13 1 0
27 0 0
0 24 0
32 0 0
30 35 0
0 15 0
2 30 0
0 14 0
0 20 0
0 21 0
1 14 0
1 20 0
26 0 0
38 19 0
38 16 0
0 22 0
2 4 0
1 35 0
38 24 0
0 25 0
37 35 0
0 23 0
16 36 0
13 38 0
38 37 0
2 29 0
0 1 0
2 3 0
1 0 0
16 38 0
1 26 0
9 1 0
5 0 0
14 37 0
31 38 0
6 0 0
23 1 0
0 13 0
37 0 0
8 2 0
0 30 0
1 16 0
38 28 0
16 1 0
37 21 0
18 38 0
23 38 0
26 38 0
14 38 0
1 33 0
2 25 0
25 38 0
37 29 0
0 26 0
38 31 0
1 22 0
20 35 0
34 37 0
9 2 0
17 1 0
7 2 0
38 17 0
2 15 0
18 37 0
38 25 0
0 31 0
0 28 0
38 32 0
1 23 0
23 36 0
38 12 0
2 28 0
0 27 0
38 4 0
18 1 0
6 1 0
37 34 0
0 12 0
9 38 0
0 7 0
34 36 0
20 38 0
10 0 0
0 36 0
25 1 0
3 38 0
9 4 0
0 37 0
37 16 0
0 33 0
2 20 0
22 1 0
14 36 0
38 1 0
11 37 0
38 14 0
38 29 0
17 38 0
34 33 0
3 0 0
38 30 0
38 10 0
0 3 0
26 34 0
2 23 0
1 36 0
35 37 0
15 1 0
19 34 0
37 32 0
26 2 0
15 38 0
14 0 0
20 34 0
30 38 0
4 4 0
37 36 0
37 8 0
11 38 0
36 14 0
37 37 0
0 18 0
19 0 0
2 19 0
0 11 0
37 23 0
31 36 0
1 9 0
2 26 0
9 0 0
2 38 0
0 2 0
0 10 0
0 9 0
4 0 0
1 38 0
1 8 0
8 6 0
1 6 0
38 9 0
2 8 0
16 2 0
26 11 0
38 6 0
37 12 0
35 0 0
1 3 0
25 0 0
24 37 0
0 4 0
18 36 0
28 38 0
0 5 0
0 16 0
2 0 0
12 0 0
16 0 0
20 0 0
24 0 0
38 3 0
38 8 0
1 5 0
2 7 0
9 6 0
26 8 0
38 21 0
5 35 0
28 0 0
24 38 0
38 23 0
19 2 0
0 17 0
38 5 0
0 29 0
1 15 0
38 33 0
21 38 0
2 35 0
38 34 0
0 34 0
2 22 0
8 3 0
38 35 0
3 37 0
17 35 0
1 19 0
19 38 0
1 34 0
33 38 0
19 37 0
14 1 0
24 35 0
21 35 0
22 37 0
16 37 0
25 36 0
38 11 0
28 35 0
5 38 0
37 5 0
31 34 0
37 30 0
29 0 0
37 33 0
27 35 0
1 29 0
37 28 0
1 28 0
1 25 0
8 1 0
23 11 0
2 21 0
37 14 0
37 10 0
26 37 0
34 11 0
34 14 0
37 38 0
34 8 0
34 7 0
14 2 0
17 2 0
7 1 0
11 1 0
9 5 0
6 4 0
7 11 0
23 0 0
7 12 0
0 32 0
34 4 0
8 0 0
1 37 0
37 4 0
2 11 0
37 7 0
6 17 0
23 34 0
4 10 0
8 35 0
6 38 0
34 0 0
30 0 0
38 22 0
4 38 0
36 0 0
33 0 0
22 38 0
32 38 0
38 26 0
36 38 0
35 38 0
38 18 0
34 38 0
0 19 0
27 38 0
10 38 0
31 0 0
29 38 0
low, high, current -1 -1 8
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 4.33565e-08.
T_crit: 4.31556e-08.
T_crit: 4.32506e-08.
T_crit: 4.32697e-08.
T_crit: 4.32557e-08.
T_crit: 4.32747e-08.
T_crit: 4.30655e-08.
T_crit: 4.30655e-08.
T_crit: 4.30655e-08.
T_crit: 4.30655e-08.
T_crit: 4.30655e-08.
T_crit: 4.30655e-08.
T_crit: 4.30655e-08.
T_crit: 4.30762e-08.
T_crit: 4.30655e-08.
T_crit: 4.31619e-08.
T_crit: 4.32418e-08.
T_crit: 4.3243e-08.
T_crit: 4.3243e-08.
T_crit: 4.3243e-08.
T_crit: 4.3243e-08.
T_crit: 4.3243e-08.
Successfully routed after 23 routing iterations.
Completed net delay value cross check successfully.
low, high, current -1 8 4
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 4.26474e-08.
T_crit: 4.28662e-08.
T_crit: 4.26569e-08.
T_crit: 4.27616e-08.
T_crit: 4.29709e-08.
T_crit: 4.28662e-08.
T_crit: 4.27616e-08.
T_crit: 4.28757e-08.
T_crit: 4.28757e-08.
T_crit: 4.29804e-08.
T_crit: 4.29627e-08.
T_crit: 4.29627e-08.
T_crit: 4.30674e-08.
T_crit: 4.30674e-08.
T_crit: 4.29805e-08.
T_crit: 4.30661e-08.
T_crit: 4.30661e-08.
T_crit: 4.355e-08.
T_crit: 4.38519e-08.
T_crit: 4.46643e-08.
T_crit: 4.51825e-08.
T_crit: 4.5712e-08.
T_crit: 4.62473e-08.
T_crit: 4.62664e-08.
T_crit: 4.66754e-08.
T_crit: 4.70795e-08.
T_crit: 4.89631e-08.
T_crit: 4.9062e-08.
T_crit: 4.95865e-08.
T_crit: 4.95916e-08.
T_crit: 4.99017e-08.
T_crit: 4.8866e-08.
T_crit: 4.98028e-08.
T_crit: 4.94889e-08.
T_crit: 4.99981e-08.
T_crit: 4.91679e-08.
T_crit: 4.97045e-08.
T_crit: 4.9709e-08.
T_crit: 4.95948e-08.
T_crit: 4.98327e-08.
T_crit: 4.98231e-08.
T_crit: 4.95815e-08.
T_crit: 5.00254e-08.
T_crit: 4.95948e-08.
T_crit: 4.95948e-08.
T_crit: 5.00457e-08.
T_crit: 5.11138e-08.
T_crit: 5.19092e-08.
T_crit: 5.12718e-08.
T_crit: 5.16497e-08.
Routing failed.
low, high, current 4 8 6
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 4.29771e-08.
T_crit: 4.3083e-08.
T_crit: 4.30913e-08.
T_crit: 4.29866e-08.
T_crit: 4.29866e-08.
T_crit: 4.29866e-08.
T_crit: 4.2882e-08.
T_crit: 4.2882e-08.
T_crit: 4.2882e-08.
T_crit: 4.30735e-08.
T_crit: 4.3359e-08.
T_crit: 4.32544e-08.
T_crit: 4.34421e-08.
T_crit: 4.35385e-08.
T_crit: 4.35575e-08.
T_crit: 4.35575e-08.
T_crit: 4.3879e-08.
T_crit: 4.3879e-08.
T_crit: 4.38885e-08.
T_crit: 4.39824e-08.
T_crit: 4.40896e-08.
T_crit: 4.40908e-08.
T_crit: 4.42856e-08.
T_crit: 4.45913e-08.
T_crit: 4.45913e-08.
T_crit: 4.53156e-08.
T_crit: 4.5419e-08.
T_crit: 4.60577e-08.
T_crit: 4.60589e-08.
T_crit: 4.64775e-08.
T_crit: 4.68788e-08.
T_crit: 4.68788e-08.
T_crit: 4.67836e-08.
T_crit: 4.65756e-08.
T_crit: 4.65649e-08.
T_crit: 4.67539e-08.
T_crit: 4.67501e-08.
T_crit: 4.72627e-08.
T_crit: 4.74637e-08.
T_crit: 4.72709e-08.
T_crit: 4.78094e-08.
T_crit: 4.79336e-08.
T_crit: 4.79254e-08.
T_crit: 4.85186e-08.
T_crit: 4.83214e-08.
T_crit: 4.90609e-08.
T_crit: 4.9083e-08.
T_crit: 4.85389e-08.
T_crit: 4.85471e-08.
T_crit: 4.83397e-08.
Routing failed.

Checking to ensure routing is legal ...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 276747181
Best routing used a channel width factor of 8.


Average number of bends per net: 4.45625  Maximum # of bends: 18


The number of routed nets (nonglobal): 320
Wirelength results (all in units of 1 clb segments):
	Total wirelength: 7603   Average net length: 23.7594
	Maximum net length: 87

Wirelength results in terms of physical segments:
	Total wiring segments used: 3915   Av. wire segments per net: 12.2344
	Maximum segments used by a net: 44


X - Directed channels:

j	max occ	av_occ		capacity
0	8	6.24324  	8
1	8	5.13514  	8
2	8	4.54054  	8
3	8	4.89189  	8
4	8	4.70270  	8
5	8	5.94595  	8
6	7	3.81081  	8
7	6	4.08108  	8
8	5	2.75676  	8
9	5	1.00000  	8
10	6	2.91892  	8
11	6	1.78378  	8
12	6	2.83784  	8
13	5	2.75676  	8
14	6	3.86486  	8
15	6	2.43243  	8
16	5	2.27027  	8
17	4	1.21622  	8
18	5	1.02703  	8
19	7	1.56757  	8
20	7	1.72973  	8
21	6	1.45946  	8
22	6	4.16216  	8
23	8	1.72973  	8
24	7	0.918919 	8
25	7	0.621622 	8
26	4	0.729730 	8
27	7	0.594595 	8
28	8	5.56757  	8
29	6	3.24324  	8
30	8	5.51351  	8
31	8	5.32432  	8
32	8	6.05405  	8
33	8	5.89189  	8
34	8	6.02703  	8
35	8	6.70270  	8
36	8	5.62162  	8
37	8	5.43243  	8

Y - Directed channels:

i	max occ	av_occ		capacity
0	8	5.72973  	8
1	8	4.81081  	8
2	8	4.00000  	8
3	7	3.54054  	8
4	6	3.13514  	8
5	5	2.35135  	8
6	7	2.32432  	8
7	6	1.70270  	8
8	8	1.72973  	8
9	5	1.16216  	8
10	5	1.37838  	8
11	5	0.918919 	8
12	6	1.05405  	8
13	6	1.51351  	8
14	8	1.62162  	8
15	6	1.45946  	8
16	7	1.02703  	8
17	6	1.21622  	8
18	7	1.16216  	8
19	6	1.43243  	8
20	7	1.05405  	8
21	7	1.97297  	8
22	6	1.40541  	8
23	7	1.54054  	8
24	6	1.02703  	8
25	6	2.13514  	8
26	6	1.64865  	8
27	6	1.27027  	8
28	5	1.00000  	8
29	2	0.729730 	8
30	3	0.648649 	8
31	3	0.756757 	8
32	5	1.02703  	8
33	5	1.27027  	8
34	5	1.29730  	8
35	6	1.86486  	8
36	8	3.89189  	8
37	7	4.56757  	8

Total Tracks in X-direction: 304  in Y-direction: 304

Logic Area (in minimum width transistor areas):
Total Logic Area: 4.107e+07  Per 1x1 logic tile: 30000

Routing area (in minimum width transistor areas):
Total Routing Area: 1.44561e+06  Per logic tile: 1055.96

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.339

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        2                   0.339

Critical Path: 4.3243e-08 (s)

Time elapsed (PLACE&ROUTE): 7052.338000 ms


Time elapsed (Fernando): 7052.359000 ms

