# Lab7-FPGA
Just a backup of the code I have for this lab

This is a 4-bit Arithmetic Logic Unit (ALU) implemented in SystemVerilog for a class lab.
