Info:pThreadUtils: started thread memoryAccess
Info:pThreadUtils: started thread displayDriver
Info:pThreadUtils: started thread keyboardDriver
Info:pThreadUtils: started thread IRC_Control
Info:pThreadUtils: started thread IRC_Output
Info:pThreadUtils: started thread Timer_Control
Info:pThreadUtils: started thread Timer_Output
Info:pThreadUtils: started thread Serial_Control
Info:pThreadUtils: started thread Serial_Rx
Info:pThreadUtils: started thread Serial_Tx
Info:pThreadUtils: started thread Console_Output
Info:pThreadUtils: started thread Console_Input
Info:pThreadUtils: started thread DemuxMMUtoCaches
Info:pThreadUtils: started thread Icache
Info:pThreadUtils: started thread Dcache
Info:pThreadUtils: started thread Mmu
Info:pThreadUtils: started thread cpu
This C cpu model has be compiled with the following flags: .
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 0 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ MMU TLB flushed due to context-table-pointer-write (=7000000) ------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
PROMLIB: obio_ranges 1
PROMLIB: Sun Boot Prom Version 0 Revision 0

-----------------------------------

  Hello World from Ajit processor 
-----------------------------------

------ entering function in file init/main.c, line 512 at JIFFIES = fffedb08 
Linux version 3.16.1 (nehak@Marvin) (gcc version 4.7.4 (Buildroot 2014.08-g6ce428a-dirty) ) #64 Wed Apr 6 11:12:00 IST 2016
boot console [earlyprom0] enabled
TYPE: Ajit Processor

==============================================
Real time = Sat Aug  6 18:36:01 2016

num_ifetches = 100000
PC=0xf00be898
nPC=0xf00be89c
trap_vector=0x0
==============================================
Ethernet address: 01:02:03:04:05:06

------ entering function in file arch/sparc/mm/init_32.c, line 254 

 Mmu num_contexts = 256
------bootmem_init(&pages_avail)
==============================================
Real time = Sat Aug  6 18:36:06 2016

num_ifetches = 200000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:36:10 2016

num_ifetches = 300000
PC=0xf00cfbf0
nPC=0xf00cfbf4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:36:14 2016

num_ifetches = 400000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:36:18 2016

num_ifetches = 500000
PC=0xf01501cc
nPC=0xf01501d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:36:22 2016

num_ifetches = 600000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:36:25 2016

num_ifetches = 700000
PC=0xf01501b4
nPC=0xf00cfbd0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:36:29 2016

num_ifetches = 800000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:36:33 2016

num_ifetches = 900000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:36:37 2016

num_ifetches = 1000000
PC=0xf01501b8
nPC=0xf01501bc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:36:41 2016

num_ifetches = 1100000
PC=0xf00cfbdc
nPC=0xf00cfbe0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:36:45 2016

num_ifetches = 1200000
PC=0xf01501a4
nPC=0xf01501a8
trap_vector=0x0
==============================================

------srmmu_nocache_calcsize()
------srmmu_nocache_init()
------__alloc_bootmem()
==============================================
Real time = Sat Aug  6 18:36:50 2016

num_ifetches = 1300000
PC=0xf00c0f7c
nPC=0xf00c0f80
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:37:08 2016

num_ifetches = 1400000
PC=0xf00c0f88
nPC=0xf00c0f8c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:37:25 2016

num_ifetches = 1500000
PC=0xf00c0f94
nPC=0xf00c0f98
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:37:43 2016

num_ifetches = 1600000
PC=0xf00c0fa0
nPC=0xf00c0fa4
trap_vector=0x0
==============================================

------memset()
==============================================
Real time = Sat Aug  6 18:38:00 2016

num_ifetches = 1700000
PC=0xf00c0f78
nPC=0xf00c0f7c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:38:17 2016

num_ifetches = 1800000
PC=0xf00c0f84
nPC=0xf00c0f88
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:38:34 2016

num_ifetches = 1900000
PC=0xf00c0f90
nPC=0xf00c0f94
trap_vector=0x0
==============================================

------__alloc_bootmem()
------__bit_map_init()
------__srmmu_get_nocache()
------__srmmu_early_allocate_ptable_skeleton()----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 18:38:47 2016

num_ifetches = 2000000
PC=0xf00be0b0
nPC=0xf00be0b4
trap_vector=0x0
==============================================

**** PAGE_OFFSET = 0xf0000000
**** phys_base = 0x0
**** SRMMU_NOCACHE_VADDR = 0xfc000000
**** srmmu_nocache_pool = 0xf0240000
**** srmmu_nocache_end  = 0xfc226000
**** srmmu_nocache_size = 0x226000
**** srmmu_swapper_pg_dir = 0xfc000000
****  __pa((unsigned long)srmmu_nocache_pool) = 0x240000
------srmmu_inherit_prom_mappings()Info:MMU: updated fsr=0x106, far=0xfe400400
Info:MMU: updated fsr=0x107, far=0xfe401400
Info:MMU: updated fsr=0x107, far=0xfe402400
Info:MMU: updated fsr=0x107, far=0xfe403400
Info:MMU: updated fsr=0x107, far=0xfe404400
Info:MMU: updated fsr=0x107, far=0xfe405400
Info:MMU: updated fsr=0x107, far=0xfe406400
Info:MMU: updated fsr=0x107, far=0xfe407400
Info:MMU: updated fsr=0x107, far=0xfe408400
Info:MMU: updated fsr=0x107, far=0xfe409400
Info:MMU: updated fsr=0x107, far=0xfe40a400
Info:MMU: updated fsr=0x107, far=0xfe40b400
Info:MMU: updated fsr=0x107, far=0xfe40c400
Info:MMU: updated fsr=0x107, far=0xfe40d400
Info:MMU: updated fsr=0x107, far=0xfe40e400
Info:MMU: updated fsr=0x107, far=0xfe40f400
Info:MMU: updated fsr=0x107, far=0xfe410400
Info:MMU: updated fsr=0x107, far=0xfe411400
Info:MMU: updated fsr=0x107, far=0xfe412400
Info:MMU: updated fsr=0x107, far=0xfe413400
Info:MMU: updated fsr=0x107, far=0xfe414400
Info:MMU: updated fsr=0x107, far=0xfe415400
Info:MMU: updated fsr=0x107, far=0xfe416400
Info:MMU: updated fsr=0x107, far=0xfe417400
Info:MMU: updated fsr=0x107, far=0xfe418400
Info:MMU: updated fsr=0x107, far=0xfe419400
Info:MMU: updated fsr=0x107, far=0xfe41a400
Info:MMU: updated fsr=0x107, far=0xfe41b400
Info:MMU: updated fsr=0x107, far=0xfe41c400
Info:MMU: updated fsr=0x107, far=0xfe41d400
Info:MMU: updated fsr=0x107, far=0xfe41e400
Info:MMU: updated fsr=0x107, far=0xfe41f400
Info:MMU: updated fsr=0x107, far=0xfe420400
Info:MMU: updated fsr=0x107, far=0xfe421400
Info:MMU: updated fsr=0x107, far=0xfe422400
Info:MMU: updated fsr=0x107, far=0xfe423400
Info:MMU: updated fsr=0x107, far=0xfe424400
Info:MMU: updated fsr=0x107, far=0xfe425400
Info:MMU: updated fsr=0x107, far=0xfe426400
Info:MMU: updated fsr=0x107, far=0xfe427400
Info:MMU: updated fsr=0x107, far=0xfe428400
Info:MMU: updated fsr=0x107, far=0xfe429400
Info:MMU: updated fsr=0x107, far=0xfe42a400
Info:MMU: updated fsr=0x107, far=0xfe42b400
Info:MMU: updated fsr=0x107, far=0xfe42c400
Info:MMU: updated fsr=0x107, far=0xfe42d400
Info:MMU: updated fsr=0x107, far=0xfe42e400
Info:MMU: updated fsr=0x107, far=0xfe42f400
Info:MMU: updated fsr=0x107, far=0xfe430400
Info:MMU: updated fsr=0x107, far=0xfe431400
Info:MMU: updated fsr=0x107, far=0xfe432400
Info:MMU: updated fsr=0x107, far=0xfe433400
Info:MMU: updated fsr=0x107, far=0xfe434400
Info:MMU: updated fsr=0x107, far=0xfe435400
Info:MMU: updated fsr=0x107, far=0xfe436400
Info:MMU: updated fsr=0x107, far=0xfe437400
Info:MMU: updated fsr=0x107, far=0xfe438400
Info:MMU: updated fsr=0x107, far=0xfe439400
Info:MMU: updated fsr=0x107, far=0xfe43a400
Info:MMU: updated fsr=0x107, far=0xfe43b400
Info:MMU: updated fsr=0x107, far=0xfe43c400
Info:MMU: updated fsr=0x107, far=0xfe43d400
Info:MMU: updated fsr=0x107, far=0xfe43e400
Info:MMU: updated fsr=0x107, far=0xfe43f400
Info:MMU: updated fsr=0x107, far=0xfe440400
Info:MMU: updated fsr=0x107, far=0xfe441400
Info:MMU: updated fsr=0x107, far=0xfe442400
Info:MMU: updated fsr=0x107, far=0xfe443400
Info:MMU: updated fsr=0x107, far=0xfe444400
Info:MMU: updated fsr=0x107, far=0xfe445400
Info:MMU: updated fsr=0x107, far=0xfe446400
Info:MMU: updated fsr=0x107, far=0xfe447400
Info:MMU: updated fsr=0x107, far=0xfe448400
Info:MMU: updated fsr=0x107, far=0xfe449400
Info:MMU: updated fsr=0x107, far=0xfe44a400
Info:MMU: updated fsr=0x107, far=0xfe44b400
Info:MMU: updated fsr=0x107, far=0xfe44c400
Info:MMU: updated fsr=0x107, far=0xfe44d400
Info:MMU: updated fsr=0x107, far=0xfe44e400
Info:MMU: updated fsr=0x107, far=0xfe44f400
Info:MMU: updated fsr=0x107, far=0xfe450400
Info:MMU: updated fsr=0x107, far=0xfe451400
Info:MMU: updated fsr=0x107, far=0xfe452400
Info:MMU: updated fsr=0x107, far=0xfe453400
Info:MMU: updated fsr=0x107, far=0xfe454400
Info:MMU: updated fsr=0x107, far=0xfe455400
Info:MMU: updated fsr=0x107, far=0xfe456400
Info:MMU: updated fsr=0x107, far=0xfe457400
Info:MMU: updated fsr=0x107, far=0xfe458400
Info:MMU: updated fsr=0x107, far=0xfe459400
Info:MMU: updated fsr=0x107, far=0xfe45a400
Info:MMU: updated fsr=0x107, far=0xfe45b400
Info:MMU: updated fsr=0x107, far=0xfe45c400
Info:MMU: updated fsr=0x107, far=0xfe45d400
Info:MMU: updated fsr=0x107, far=0xfe45e400
Info:MMU: updated fsr=0x107, far=0xfe45f400
Info:MMU: updated fsr=0x107, far=0xfe460400
Info:MMU: updated fsr=0x107, far=0xfe461400
Info:MMU: updated fsr=0x107, far=0xfe462400
Info:MMU: updated fsr=0x107, far=0xfe463400
Info:MMU: updated fsr=0x107, far=0xfe464400
Info:MMU: updated fsr=0x107, far=0xfe465400
Info:MMU: updated fsr=0x107, far=0xfe466400
Info:MMU: updated fsr=0x107, far=0xfe467400
Info:MMU: updated fsr=0x107, far=0xfe468400
Info:MMU: updated fsr=0x107, far=0xfe469400
Info:MMU: updated fsr=0x107, far=0xfe46a400
Info:MMU: updated fsr=0x107, far=0xfe46b400
Info:MMU: updated fsr=0x107, far=0xfe46c400
Info:MMU: updated fsr=0x107, far=0xfe46d400
Info:MMU: updated fsr=0x107, far=0xfe46e400
Info:MMU: updated fsr=0x107, far=0xfe46f400
Info:MMU: updated fsr=0x107, far=0xfe470400
Info:MMU: updated fsr=0x107, far=0xfe471400
Info:MMU: updated fsr=0x107, far=0xfe472400
Info:MMU: updated fsr=0x107, far=0xfe473400
Info:MMU: updated fsr=0x107, far=0xfe474400
Info:MMU: updated fsr=0x107, far=0xfe475400
Info:MMU: updated fsr=0x107, far=0xfe476400
Info:MMU: updated fsr=0x107, far=0xfe477400
Info:MMU: updated fsr=0x107, far=0xfe478400
Info:MMU: updated fsr=0x107, far=0xfe479400
Info:MMU: updated fsr=0x107, far=0xfe47a400
Info:MMU: updated fsr=0x107, far=0xfe47b400
Info:MMU: updated fsr=0x107, far=0xfe47c400
Info:MMU: updated fsr=0x107, far=0xfe47d400
Info:MMU: updated fsr=0x107, far=0xfe47e400
Info:MMU: updated fsr=0x107, far=0xfe47f400
Info:MMU: updated fsr=0x107, far=0xfe480400
Info:MMU: updated fsr=0x107, far=0xfe481400
Info:MMU: updated fsr=0x107, far=0xfe482400
Info:MMU: updated fsr=0x107, far=0xfe483400
Info:MMU: updated fsr=0x107, far=0xfe484400
Info:MMU: updated fsr=0x107, far=0xfe485400
Info:MMU: updated fsr=0x107, far=0xfe486400
Info:MMU: updated fsr=0x107, far=0xfe487400
Info:MMU: updated fsr=0x107, far=0xfe488400
Info:MMU: updated fsr=0x107, far=0xfe489400
Info:MMU: updated fsr=0x107, far=0xfe48a400
Info:MMU: updated fsr=0x107, far=0xfe48b400
Info:MMU: updated fsr=0x107, far=0xfe48c400
Info:MMU: updated fsr=0x107, far=0xfe48d400
Info:MMU: updated fsr=0x107, far=0xfe48e400
Info:MMU: updated fsr=0x107, far=0xfe48f400
Info:MMU: updated fsr=0x107, far=0xfe490400
Info:MMU: updated fsr=0x107, far=0xfe491400
Info:MMU: updated fsr=0x107, far=0xfe492400
Info:MMU: updated fsr=0x107, far=0xfe493400
Info:MMU: updated fsr=0x107, far=0xfe494400
Info:MMU: updated fsr=0x107, far=0xfe495400
Info:MMU: updated fsr=0x107, far=0xfe496400
Info:MMU: updated fsr=0x107, far=0xfe497400
Info:MMU: updated fsr=0x107, far=0xfe498400
Info:MMU: updated fsr=0x107, far=0xfe499400
Info:MMU: updated fsr=0x107, far=0xfe49a400
Info:MMU: updated fsr=0x107, far=0xfe49b400
Info:MMU: updated fsr=0x107, far=0xfe49c400
Info:MMU: updated fsr=0x107, far=0xfe49d400
Info:MMU: updated fsr=0x107, far=0xfe49e400
Info:MMU: updated fsr=0x107, far=0xfe49f400
Info:MMU: updated fsr=0x107, far=0xfe4a0400
Info:MMU: updated fsr=0x107, far=0xfe4a1400
Info:MMU: updated fsr=0x107, far=0xfe4a2400
Info:MMU: updated fsr=0x107, far=0xfe4a3400
Info:MMU: updated fsr=0x107, far=0xfe4a4400
Info:MMU: updated fsr=0x107, far=0xfe4a5400
Info:MMU: updated fsr=0x107, far=0xfe4a6400
Info:MMU: updated fsr=0x107, far=0xfe4a7400
Info:MMU: updated fsr=0x107, far=0xfe4a8400
Info:MMU: updated fsr=0x107, far=0xfe4a9400
Info:MMU: updated fsr=0x107, far=0xfe4aa400
Info:MMU: updated fsr=0x107, far=0xfe4ab400
Info:MMU: updated fsr=0x107, far=0xfe4ac400
Info:MMU: updated fsr=0x107, far=0xfe4ad400
Info:MMU: updated fsr=0x107, far=0xfe4ae400
Info:MMU: updated fsr=0x107, far=0xfe4af400
Info:MMU: updated fsr=0x107, far=0xfe4b0400
Info:MMU: updated fsr=0x107, far=0xfe4b1400
Info:MMU: updated fsr=0x107, far=0xfe4b2400
Info:MMU: updated fsr=0x107, far=0xfe4b3400
Info:MMU: updated fsr=0x107, far=0xfe4b4400
Info:MMU: updated fsr=0x107, far=0xfe4b5400
Info:MMU: updated fsr=0x107, far=0xfe4b6400
Info:MMU: updated fsr=0x107, far=0xfe4b7400
Info:MMU: updated fsr=0x107, far=0xfe4b8400
Info:MMU: updated fsr=0x107, far=0xfe4b9400
Info:MMU: updated fsr=0x107, far=0xfe4ba400
Info:MMU: updated fsr=0x107, far=0xfe4bb400
Info:MMU: updated fsr=0x107, far=0xfe4bc400
Info:MMU: updated fsr=0x107, far=0xfe4bd400
Info:MMU: updated fsr=0x107, far=0xfe4be400
Info:MMU: updated fsr=0x107, far=0xfe4bf400
Info:MMU: updated fsr=0x107, far=0xfe4c0400
Info:MMU: updated fsr=0x107, far=0xfe4c1400
Info:MMU: updated fsr=0x107, far=0xfe4c2400
Info:MMU: updated fsr=0x107, far=0xfe4c3400
Info:MMU: updated fsr=0x107, far=0xfe4c4400
Info:MMU: updated fsr=0x107, far=0xfe4c5400
Info:MMU: updated fsr=0x107, far=0xfe4c6400
Info:MMU: updated fsr=0x107, far=0xfe4c7400
Info:MMU: updated fsr=0x107, far=0xfe4c8400
Info:MMU: updated fsr=0x107, far=0xfe4c9400
Info:MMU: updated fsr=0x107, far=0xfe4ca400
Info:MMU: updated fsr=0x107, far=0xfe4cb400
Info:MMU: updated fsr=0x107, far=0xfe4cc400
Info:MMU: updated fsr=0x107, far=0xfe4cd400
Info:MMU: updated fsr=0x107, far=0xfe4ce400
Info:MMU: updated fsr=0x107, far=0xfe4cf400
Info:MMU: updated fsr=0x107, far=0xfe4d0400
Info:MMU: updated fsr=0x107, far=0xfe4d1400
Info:MMU: updated fsr=0x107, far=0xfe4d2400
Info:MMU: updated fsr=0x107, far=0xfe4d3400
Info:MMU: updated fsr=0x107, far=0xfe4d4400
Info:MMU: updated fsr=0x107, far=0xfe4d5400
Info:MMU: updated fsr=0x107, far=0xfe4d6400
Info:MMU: updated fsr=0x107, far=0xfe4d7400
Info:MMU: updated fsr=0x107, far=0xfe4d8400
Info:MMU: updated fsr=0x107, far=0xfe4d9400
Info:MMU: updated fsr=0x107, far=0xfe4da400
Info:MMU: updated fsr=0x107, far=0xfe4db400
Info:MMU: updated fsr=0x107, far=0xfe4dc400
Info:MMU: updated fsr=0x107, far=0xfe4dd400
Info:MMU: updated fsr=0x107, far=0xfe4de400
Info:MMU: updated fsr=0x107, far=0xfe4df400
Info:MMU: updated fsr=0x107, far=0xfe4e0400
Info:MMU: updated fsr=0x107, far=0xfe4e1400
Info:MMU: updated fsr=0x107, far=0xfe4e2400
Info:MMU: updated fsr=0x107, far=0xfe4e3400
Info:MMU: updated fsr=0x107, far=0xfe4e4400
Info:MMU: updated fsr=0x107, far=0xfe4e5400
Info:MMU: updated fsr=0x107, far=0xfe4e6400
Info:MMU: updated fsr=0x107, far=0xfe4e7400
Info:MMU: updated fsr=0x107, far=0xfe4e8400
Info:MMU: updated fsr=0x107, far=0xfe4e9400
Info:MMU: updated fsr=0x107, far=0xfe4ea400
Info:MMU: updated fsr=0x107, far=0xfe4eb400
Info:MMU: updated fsr=0x107, far=0xfe4ec400
Info:MMU: updated fsr=0x107, far=0xfe4ed400
Info:MMU: updated fsr=0x107, far=0xfe4ee400
Info:MMU: updated fsr=0x107, far=0xfe4ef400
Info:MMU: updated fsr=0x107, far=0xfe4f0400
Info:MMU: updated fsr=0x107, far=0xfe4f1400
Info:MMU: updated fsr=0x107, far=0xfe4f2400
Info:MMU: updated fsr=0x107, far=0xfe4f3400
Info:MMU: updated fsr=0x107, far=0xfe4f4400
Info:MMU: updated fsr=0x107, far=0xfe4f5400
Info:MMU: updated fsr=0x107, far=0xfe4f6400
Info:MMU: updated fsr=0x107, far=0xfe4f7400
Info:MMU: updated fsr=0x107, far=0xfe4f8400
Info:MMU: updated fsr=0x107, far=0xfe4f9400
Info:MMU: updated fsr=0x107, far=0xfe4fa400
Info:MMU: updated fsr=0x107, far=0xfe4fb400
Info:MMU: updated fsr=0x107, far=0xfe4fc400
Info:MMU: updated fsr=0x107, far=0xfe4fd400
Info:MMU: updated fsr=0x107, far=0xfe4fe400
Info:MMU: updated fsr=0x107, far=0xfe4ff400
Info:MMU: updated fsr=0x107, far=0xfe500400
Info:MMU: updated fsr=0x107, far=0xfe501400
Info:MMU: updated fsr=0x107, far=0xfe502400
Info:MMU: updated fsr=0x107, far=0xfe503400
Info:MMU: updated fsr=0x107, far=0xfe504400
Info:MMU: updated fsr=0x107, far=0xfe505400
Info:MMU: updated fsr=0x107, far=0xfe506400
Info:MMU: updated fsr=0x107, far=0xfe507400
Info:MMU: updated fsr=0x107, far=0xfe508400
Info:MMU: updated fsr=0x107, far=0xfe509400
Info:MMU: updated fsr=0x107, far=0xfe50a400
Info:MMU: updated fsr=0x107, far=0xfe50b400
Info:MMU: updated fsr=0x107, far=0xfe50c400
Info:MMU: updated fsr=0x107, far=0xfe50d400
Info:MMU: updated fsr=0x107, far=0xfe50e400
Info:MMU: updated fsr=0x107, far=0xfe50f400
Info:MMU: updated fsr=0x107, far=0xfe510400
Info:MMU: updated fsr=0x107, far=0xfe511400
Info:MMU: updated fsr=0x107, far=0xfe512400
Info:MMU: updated fsr=0x107, far=0xfe513400
Info:MMU: updated fsr=0x107, far=0xfe514400
Info:MMU: updated fsr=0x107, far=0xfe515400
Info:MMU: updated fsr=0x107, far=0xfe516400
Info:MMU: updated fsr=0x107, far=0xfe517400
Info:MMU: updated fsr=0x107, far=0xfe518400
Info:MMU: updated fsr=0x107, far=0xfe519400
Info:MMU: updated fsr=0x107, far=0xfe51a400
Info:MMU: updated fsr=0x107, far=0xfe51b400
Info:MMU: updated fsr=0x107, far=0xfe51c400
Info:MMU: updated fsr=0x107, far=0xfe51d400
Info:MMU: updated fsr=0x107, far=0xfe51e400
Info:MMU: updated fsr=0x107, far=0xfe51f400
Info:MMU: updated fsr=0x107, far=0xfe520400
Info:MMU: updated fsr=0x107, far=0xfe521400
Info:MMU: updated fsr=0x107, far=0xfe522400
Info:MMU: updated fsr=0x107, far=0xfe523400
Info:MMU: updated fsr=0x107, far=0xfe524400
Info:MMU: updated fsr=0x107, far=0xfe525400
Info:MMU: updated fsr=0x107, far=0xfe526400
Info:MMU: updated fsr=0x107, far=0xfe527400
Info:MMU: updated fsr=0x107, far=0xfe528400
Info:MMU: updated fsr=0x107, far=0xfe529400
Info:MMU: updated fsr=0x107, far=0xfe52a400
Info:MMU: updated fsr=0x107, far=0xfe52b400
Info:MMU: updated fsr=0x107, far=0xfe52c400
Info:MMU: updated fsr=0x107, far=0xfe52d400
Info:MMU: updated fsr=0x107, far=0xfe52e400
Info:MMU: updated fsr=0x107, far=0xfe52f400
Info:MMU: updated fsr=0x107, far=0xfe530400
Info:MMU: updated fsr=0x107, far=0xfe531400
Info:MMU: updated fsr=0x107, far=0xfe532400
Info:MMU: updated fsr=0x107, far=0xfe533400
Info:MMU: updated fsr=0x107, far=0xfe534400
Info:MMU: updated fsr=0x107, far=0xfe535400
Info:MMU: updated fsr=0x107, far=0xfe536400
Info:MMU: updated fsr=0x107, far=0xfe537400
Info:MMU: updated fsr=0x107, far=0xfe538400
Info:MMU: updated fsr=0x107, far=0xfe539400
Info:MMU: updated fsr=0x107, far=0xfe53a400
Info:MMU: updated fsr=0x107, far=0xfe53b400
Info:MMU: updated fsr=0x107, far=0xfe53c400
Info:MMU: updated fsr=0x107, far=0xfe53d400
Info:MMU: updated fsr=0x107, far=0xfe53e400
Info:MMU: updated fsr=0x107, far=0xfe53f400
Info:MMU: updated fsr=0x107, far=0xfe540400
Info:MMU: updated fsr=0x107, far=0xfe541400
Info:MMU: updated fsr=0x107, far=0xfe542400
Info:MMU: updated fsr=0x107, far=0xfe543400
Info:MMU: updated fsr=0x107, far=0xfe544400
Info:MMU: updated fsr=0x107, far=0xfe545400
Info:MMU: updated fsr=0x107, far=0xfe546400
Info:MMU: updated fsr=0x107, far=0xfe547400
Info:MMU: updated fsr=0x107, far=0xfe548400
Info:MMU: updated fsr=0x107, far=0xfe549400
Info:MMU: updated fsr=0x107, far=0xfe54a400
Info:MMU: updated fsr=0x107, far=0xfe54b400
Info:MMU: updated fsr=0x107, far=0xfe54c400
Info:MMU: updated fsr=0x107, far=0xfe54d400
Info:MMU: updated fsr=0x107, far=0xfe54e400
Info:MMU: updated fsr=0x107, far=0xfe54f400
Info:MMU: updated fsr=0x107, far=0xfe550400
Info:MMU: updated fsr=0x107, far=0xfe551400
Info:MMU: updated fsr=0x107, far=0xfe552400
Info:MMU: updated fsr=0x107, far=0xfe553400
Info:MMU: updated fsr=0x107, far=0xfe554400
Info:MMU: updated fsr=0x107, far=0xfe555400
Info:MMU: updated fsr=0x107, far=0xfe556400
Info:MMU: updated fsr=0x107, far=0xfe557400
Info:MMU: updated fsr=0x107, far=0xfe558400
Info:MMU: updated fsr=0x107, far=0xfe559400
Info:MMU: updated fsr=0x107, far=0xfe55a400
Info:MMU: updated fsr=0x107, far=0xfe55b400
Info:MMU: updated fsr=0x107, far=0xfe55c400
Info:MMU: updated fsr=0x107, far=0xfe55d400
Info:MMU: updated fsr=0x107, far=0xfe55e400
Info:MMU: updated fsr=0x107, far=0xfe55f400
Info:MMU: updated fsr=0x107, far=0xfe560400
Info:MMU: updated fsr=0x107, far=0xfe561400
Info:MMU: updated fsr=0x107, far=0xfe562400
Info:MMU: updated fsr=0x107, far=0xfe563400
Info:MMU: updated fsr=0x107, far=0xfe564400
Info:MMU: updated fsr=0x107, far=0xfe565400
Info:MMU: updated fsr=0x107, far=0xfe566400
Info:MMU: updated fsr=0x107, far=0xfe567400
Info:MMU: updated fsr=0x107, far=0xfe568400
Info:MMU: updated fsr=0x107, far=0xfe569400
Info:MMU: updated fsr=0x107, far=0xfe56a400
Info:MMU: updated fsr=0x107, far=0xfe56b400
Info:MMU: updated fsr=0x107, far=0xfe56c400
Info:MMU: updated fsr=0x107, far=0xfe56d400
Info:MMU: updated fsr=0x107, far=0xfe56e400
Info:MMU: updated fsr=0x107, far=0xfe56f400
Info:MMU: updated fsr=0x107, far=0xfe570400
Info:MMU: updated fsr=0x107, far=0xfe571400
Info:MMU: updated fsr=0x107, far=0xfe572400
Info:MMU: updated fsr=0x107, far=0xfe573400
Info:MMU: updated fsr=0x107, far=0xfe574400
Info:MMU: updated fsr=0x107, far=0xfe575400
Info:MMU: updated fsr=0x107, far=0xfe576400
Info:MMU: updated fsr=0x107, far=0xfe577400
Info:MMU: updated fsr=0x107, far=0xfe578400
Info:MMU: updated fsr=0x107, far=0xfe579400
Info:MMU: updated fsr=0x107, far=0xfe57a400
Info:MMU: updated fsr=0x107, far=0xfe57b400
Info:MMU: updated fsr=0x107, far=0xfe57c400
Info:MMU: updated fsr=0x107, far=0xfe57d400
Info:MMU: updated fsr=0x107, far=0xfe57e400
Info:MMU: updated fsr=0x107, far=0xfe57f400
Info:MMU: updated fsr=0x107, far=0xfe580400
Info:MMU: updated fsr=0x107, far=0xfe581400
Info:MMU: updated fsr=0x107, far=0xfe582400
Info:MMU: updated fsr=0x107, far=0xfe583400
Info:MMU: updated fsr=0x107, far=0xfe584400
Info:MMU: updated fsr=0x107, far=0xfe585400
Info:MMU: updated fsr=0x107, far=0xfe586400
Info:MMU: updated fsr=0x107, far=0xfe587400
Info:MMU: updated fsr=0x107, far=0xfe588400
Info:MMU: updated fsr=0x107, far=0xfe589400
Info:MMU: updated fsr=0x107, far=0xfe58a400
Info:MMU: updated fsr=0x107, far=0xfe58b400
Info:MMU: updated fsr=0x107, far=0xfe58c400
Info:MMU: updated fsr=0x107, far=0xfe58d400
Info:MMU: updated fsr=0x107, far=0xfe58e400
Info:MMU: updated fsr=0x107, far=0xfe58f400
Info:MMU: updated fsr=0x107, far=0xfe590400
Info:MMU: updated fsr=0x107, far=0xfe591400
Info:MMU: updated fsr=0x107, far=0xfe592400
Info:MMU: updated fsr=0x107, far=0xfe593400
Info:MMU: updated fsr=0x107, far=0xfe594400
Info:MMU: updated fsr=0x107, far=0xfe595400
Info:MMU: updated fsr=0x107, far=0xfe596400
Info:MMU: updated fsr=0x107, far=0xfe597400
Info:MMU: updated fsr=0x107, far=0xfe598400
Info:MMU: updated fsr=0x107, far=0xfe599400
Info:MMU: updated fsr=0x107, far=0xfe59a400
Info:MMU: updated fsr=0x107, far=0xfe59b400
Info:MMU: updated fsr=0x107, far=0xfe59c400
Info:MMU: updated fsr=0x107, far=0xfe59d400
Info:MMU: updated fsr=0x107, far=0xfe59e400
Info:MMU: updated fsr=0x107, far=0xfe59f400
Info:MMU: updated fsr=0x107, far=0xfe5a0400
Info:MMU: updated fsr=0x107, far=0xfe5a1400
Info:MMU: updated fsr=0x107, far=0xfe5a2400
Info:MMU: updated fsr=0x107, far=0xfe5a3400
Info:MMU: updated fsr=0x107, far=0xfe5a4400
Info:MMU: updated fsr=0x107, far=0xfe5a5400
Info:MMU: updated fsr=0x107, far=0xfe5a6400
Info:MMU: updated fsr=0x107, far=0xfe5a7400
Info:MMU: updated fsr=0x107, far=0xfe5a8400
Info:MMU: updated fsr=0x107, far=0xfe5a9400
Info:MMU: updated fsr=0x107, far=0xfe5aa400
Info:MMU: updated fsr=0x107, far=0xfe5ab400
Info:MMU: updated fsr=0x107, far=0xfe5ac400
Info:MMU: updated fsr=0x107, far=0xfe5ad400
Info:MMU: updated fsr=0x107, far=0xfe5ae400
Info:MMU: updated fsr=0x107, far=0xfe5af400
Info:MMU: updated fsr=0x107, far=0xfe5b0400
Info:MMU: updated fsr=0x107, far=0xfe5b1400
Info:MMU: updated fsr=0x107, far=0xfe5b2400
Info:MMU: updated fsr=0x107, far=0xfe5b3400
Info:MMU: updated fsr=0x107, far=0xfe5b4400
Info:MMU: updated fsr=0x107, far=0xfe5b5400
Info:MMU: updated fsr=0x107, far=0xfe5b6400
Info:MMU: updated fsr=0x107, far=0xfe5b7400
Info:MMU: updated fsr=0x107, far=0xfe5b8400
Info:MMU: updated fsr=0x107, far=0xfe5b9400
Info:MMU: updated fsr=0x107, far=0xfe5ba400
Info:MMU: updated fsr=0x107, far=0xfe5bb400
Info:MMU: updated fsr=0x107, far=0xfe5bc400
Info:MMU: updated fsr=0x107, far=0xfe5bd400
Info:MMU: updated fsr=0x107, far=0xfe5be400
Info:MMU: updated fsr=0x107, far=0xfe5bf400
Info:MMU: updated fsr=0x107, far=0xfe5c0400
Info:MMU: updated fsr=0x107, far=0xfe5c1400
Info:MMU: updated fsr=0x107, far=0xfe5c2400
Info:MMU: updated fsr=0x107, far=0xfe5c3400
Info:MMU: updated fsr=0x107, far=0xfe5c4400
Info:MMU: updated fsr=0x107, far=0xfe5c5400
Info:MMU: updated fsr=0x107, far=0xfe5c6400
Info:MMU: updated fsr=0x107, far=0xfe5c7400
Info:MMU: updated fsr=0x107, far=0xfe5c8400
Info:MMU: updated fsr=0x107, far=0xfe5c9400
Info:MMU: updated fsr=0x107, far=0xfe5ca400
Info:MMU: updated fsr=0x107, far=0xfe5cb400
Info:MMU: updated fsr=0x107, far=0xfe5cc400
Info:MMU: updated fsr=0x107, far=0xfe5cd400
Info:MMU: updated fsr=0x107, far=0xfe5ce400
Info:MMU: updated fsr=0x107, far=0xfe5cf400
Info:MMU: updated fsr=0x107, far=0xfe5d0400
Info:MMU: updated fsr=0x107, far=0xfe5d1400
Info:MMU: updated fsr=0x107, far=0xfe5d2400
Info:MMU: updated fsr=0x107, far=0xfe5d3400
Info:MMU: updated fsr=0x107, far=0xfe5d4400
Info:MMU: updated fsr=0x107, far=0xfe5d5400
Info:MMU: updated fsr=0x107, far=0xfe5d6400
Info:MMU: updated fsr=0x107, far=0xfe5d7400
Info:MMU: updated fsr=0x107, far=0xfe5d8400
Info:MMU: updated fsr=0x107, far=0xfe5d9400
Info:MMU: updated fsr=0x107, far=0xfe5da400
Info:MMU: updated fsr=0x107, far=0xfe5db400
Info:MMU: updated fsr=0x107, far=0xfe5dc400
Info:MMU: updated fsr=0x107, far=0xfe5dd400
Info:MMU: updated fsr=0x107, far=0xfe5de400
Info:MMU: updated fsr=0x107, far=0xfe5df400
Info:MMU: updated fsr=0x107, far=0xfe5e0400
Info:MMU: updated fsr=0x107, far=0xfe5e1400
Info:MMU: updated fsr=0x107, far=0xfe5e2400
Info:MMU: updated fsr=0x107, far=0xfe5e3400
Info:MMU: updated fsr=0x107, far=0xfe5e4400
Info:MMU: updated fsr=0x107, far=0xfe5e5400
Info:MMU: updated fsr=0x107, far=0xfe5e6400
Info:MMU: updated fsr=0x107, far=0xfe5e7400
Info:MMU: updated fsr=0x107, far=0xfe5e8400
Info:MMU: updated fsr=0x107, far=0xfe5e9400
Info:MMU: updated fsr=0x107, far=0xfe5ea400
Info:MMU: updated fsr=0x107, far=0xfe5eb400
Info:MMU: updated fsr=0x107, far=0xfe5ec400
Info:MMU: updated fsr=0x107, far=0xfe5ed400
Info:MMU: updated fsr=0x107, far=0xfe5ee400
Info:MMU: updated fsr=0x107, far=0xfe5ef400
Info:MMU: updated fsr=0x107, far=0xfe5f0400
Info:MMU: updated fsr=0x107, far=0xfe5f1400
Info:MMU: updated fsr=0x107, far=0xfe5f2400
Info:MMU: updated fsr=0x107, far=0xfe5f3400
Info:MMU: updated fsr=0x107, far=0xfe5f4400
Info:MMU: updated fsr=0x107, far=0xfe5f5400
Info:MMU: updated fsr=0x107, far=0xfe5f6400
Info:MMU: updated fsr=0x107, far=0xfe5f7400
Info:MMU: updated fsr=0x107, far=0xfe5f8400
Info:MMU: updated fsr=0x107, far=0xfe5f9400
Info:MMU: updated fsr=0x107, far=0xfe5fa400
Info:MMU: updated fsr=0x107, far=0xfe5fb400
Info:MMU: updated fsr=0x107, far=0xfe5fc400
Info:MMU: updated fsr=0x107, far=0xfe5fd400
Info:MMU: updated fsr=0x107, far=0xfe5fe400
Info:MMU: updated fsr=0x107, far=0xfe5ff400
Info:MMU: updated fsr=0x107, far=0xfe600400
Info:MMU: updated fsr=0x107, far=0xfe601400
Info:MMU: updated fsr=0x107, far=0xfe602400
Info:MMU: updated fsr=0x107, far=0xfe603400
Info:MMU: updated fsr=0x107, far=0xfe604400
Info:MMU: updated fsr=0x107, far=0xfe605400
Info:MMU: updated fsr=0x107, far=0xfe606400
Info:MMU: updated fsr=0x107, far=0xfe607400
Info:MMU: updated fsr=0x107, far=0xfe608400
Info:MMU: updated fsr=0x107, far=0xfe609400
Info:MMU: updated fsr=0x107, far=0xfe60a400
Info:MMU: updated fsr=0x107, far=0xfe60b400
Info:MMU: updated fsr=0x107, far=0xfe60c400
Info:MMU: updated fsr=0x107, far=0xfe60d400
Info:MMU: updated fsr=0x107, far=0xfe60e400
Info:MMU: updated fsr=0x107, far=0xfe60f400
Info:MMU: updated fsr=0x107, far=0xfe610400
Info:MMU: updated fsr=0x107, far=0xfe611400
Info:MMU: updated fsr=0x107, far=0xfe612400
Info:MMU: updated fsr=0x107, far=0xfe613400
Info:MMU: updated fsr=0x107, far=0xfe614400
Info:MMU: updated fsr=0x107, far=0xfe615400
Info:MMU: updated fsr=0x107, far=0xfe616400
Info:MMU: updated fsr=0x107, far=0xfe617400
Info:MMU: updated fsr=0x107, far=0xfe618400
Info:MMU: updated fsr=0x107, far=0xfe619400
Info:MMU: updated fsr=0x107, far=0xfe61a400
Info:MMU: updated fsr=0x107, far=0xfe61b400
Info:MMU: updated fsr=0x107, far=0xfe61c400
Info:MMU: updated fsr=0x107, far=0xfe61d400
Info:MMU: updated fsr=0x107, far=0xfe61e400
Info:MMU: updated fsr=0x107, far=0xfe61f400
Info:MMU: updated fsr=0x107, far=0xfe620400
Info:MMU: updated fsr=0x107, far=0xfe621400
Info:MMU: updated fsr=0x107, far=0xfe622400
Info:MMU: updated fsr=0x107, far=0xfe623400
Info:MMU: updated fsr=0x107, far=0xfe624400
Info:MMU: updated fsr=0x107, far=0xfe625400
Info:MMU: updated fsr=0x107, far=0xfe626400
Info:MMU: updated fsr=0x107, far=0xfe627400
Info:MMU: updated fsr=0x107, far=0xfe628400
Info:MMU: updated fsr=0x107, far=0xfe629400
Info:MMU: updated fsr=0x107, far=0xfe62a400
Info:MMU: updated fsr=0x107, far=0xfe62b400
Info:MMU: updated fsr=0x107, far=0xfe62c400
Info:MMU: updated fsr=0x107, far=0xfe62d400
Info:MMU: updated fsr=0x107, far=0xfe62e400
Info:MMU: updated fsr=0x107, far=0xfe62f400
Info:MMU: updated fsr=0x107, far=0xfe630400
Info:MMU: updated fsr=0x107, far=0xfe631400
Info:MMU: updated fsr=0x107, far=0xfe632400
Info:MMU: updated fsr=0x107, far=0xfe633400
Info:MMU: updated fsr=0x107, far=0xfe634400
Info:MMU: updated fsr=0x107, far=0xfe635400
Info:MMU: updated fsr=0x107, far=0xfe636400
Info:MMU: updated fsr=0x107, far=0xfe637400
Info:MMU: updated fsr=0x107, far=0xfe638400
Info:MMU: updated fsr=0x107, far=0xfe639400
Info:MMU: updated fsr=0x107, far=0xfe63a400
Info:MMU: updated fsr=0x107, far=0xfe63b400
Info:MMU: updated fsr=0x107, far=0xfe63c400
Info:MMU: updated fsr=0x107, far=0xfe63d400
Info:MMU: updated fsr=0x107, far=0xfe63e400
Info:MMU: updated fsr=0x107, far=0xfe63f400
Info:MMU: updated fsr=0x107, far=0xfe640400
Info:MMU: updated fsr=0x107, far=0xfe641400
Info:MMU: updated fsr=0x107, far=0xfe642400
Info:MMU: updated fsr=0x107, far=0xfe643400
Info:MMU: updated fsr=0x107, far=0xfe644400
Info:MMU: updated fsr=0x107, far=0xfe645400
Info:MMU: updated fsr=0x107, far=0xfe646400
Info:MMU: updated fsr=0x107, far=0xfe647400
Info:MMU: updated fsr=0x107, far=0xfe648400
Info:MMU: updated fsr=0x107, far=0xfe649400
Info:MMU: updated fsr=0x107, far=0xfe64a400
Info:MMU: updated fsr=0x107, far=0xfe64b400
Info:MMU: updated fsr=0x107, far=0xfe64c400
Info:MMU: updated fsr=0x107, far=0xfe64d400
Info:MMU: updated fsr=0x107, far=0xfe64e400
Info:MMU: updated fsr=0x107, far=0xfe64f400
Info:MMU: updated fsr=0x107, far=0xfe650400
Info:MMU: updated fsr=0x107, far=0xfe651400
Info:MMU: updated fsr=0x107, far=0xfe652400
Info:MMU: updated fsr=0x107, far=0xfe653400
Info:MMU: updated fsr=0x107, far=0xfe654400
Info:MMU: updated fsr=0x107, far=0xfe655400
Info:MMU: updated fsr=0x107, far=0xfe656400
Info:MMU: updated fsr=0x107, far=0xfe657400
Info:MMU: updated fsr=0x107, far=0xfe658400
Info:MMU: updated fsr=0x107, far=0xfe659400
Info:MMU: updated fsr=0x107, far=0xfe65a400
Info:MMU: updated fsr=0x107, far=0xfe65b400
Info:MMU: updated fsr=0x107, far=0xfe65c400
Info:MMU: updated fsr=0x107, far=0xfe65d400
Info:MMU: updated fsr=0x107, far=0xfe65e400
Info:MMU: updated fsr=0x107, far=0xfe65f400
Info:MMU: updated fsr=0x107, far=0xfe660400
Info:MMU: updated fsr=0x107, far=0xfe661400
Info:MMU: updated fsr=0x107, far=0xfe662400
Info:MMU: updated fsr=0x107, far=0xfe663400
Info:MMU: updated fsr=0x107, far=0xfe664400
Info:MMU: updated fsr=0x107, far=0xfe665400
Info:MMU: updated fsr=0x107, far=0xfe666400
Info:MMU: updated fsr=0x107, far=0xfe667400
Info:MMU: updated fsr=0x107, far=0xfe668400
Info:MMU: updated fsr=0x107, far=0xfe669400
Info:MMU: updated fsr=0x107, far=0xfe66a400
Info:MMU: updated fsr=0x107, far=0xfe66b400
Info:MMU: updated fsr=0x107, far=0xfe66c400
Info:MMU: updated fsr=0x107, far=0xfe66d400
Info:MMU: updated fsr=0x107, far=0xfe66e400
Info:MMU: updated fsr=0x107, far=0xfe66f400
Info:MMU: updated fsr=0x107, far=0xfe670400
Info:MMU: updated fsr=0x107, far=0xfe671400
Info:MMU: updated fsr=0x107, far=0xfe672400
Info:MMU: updated fsr=0x107, far=0xfe673400
Info:MMU: updated fsr=0x107, far=0xfe674400
Info:MMU: updated fsr=0x107, far=0xfe675400
Info:MMU: updated fsr=0x107, far=0xfe676400
Info:MMU: updated fsr=0x107, far=0xfe677400
Info:MMU: updated fsr=0x107, far=0xfe678400
Info:MMU: updated fsr=0x107, far=0xfe679400
Info:MMU: updated fsr=0x107, far=0xfe67a400
Info:MMU: updated fsr=0x107, far=0xfe67b400
Info:MMU: updated fsr=0x107, far=0xfe67c400
Info:MMU: updated fsr=0x107, far=0xfe67d400
Info:MMU: updated fsr=0x107, far=0xfe67e400
Info:MMU: updated fsr=0x107, far=0xfe67f400
Info:MMU: updated fsr=0x107, far=0xfe680400
Info:MMU: updated fsr=0x107, far=0xfe681400
Info:MMU: updated fsr=0x107, far=0xfe682400
Info:MMU: updated fsr=0x107, far=0xfe683400
Info:MMU: updated fsr=0x107, far=0xfe684400
Info:MMU: updated fsr=0x107, far=0xfe685400
Info:MMU: updated fsr=0x107, far=0xfe686400
Info:MMU: updated fsr=0x107, far=0xfe687400
Info:MMU: updated fsr=0x107, far=0xfe688400
Info:MMU: updated fsr=0x107, far=0xfe689400
Info:MMU: updated fsr=0x107, far=0xfe68a400
Info:MMU: updated fsr=0x107, far=0xfe68b400
Info:MMU: updated fsr=0x107, far=0xfe68c400
Info:MMU: updated fsr=0x107, far=0xfe68d400
Info:MMU: updated fsr=0x107, far=0xfe68e400
Info:MMU: updated fsr=0x107, far=0xfe68f400
Info:MMU: updated fsr=0x107, far=0xfe690400
Info:MMU: updated fsr=0x107, far=0xfe691400
Info:MMU: updated fsr=0x107, far=0xfe692400
Info:MMU: updated fsr=0x107, far=0xfe693400
Info:MMU: updated fsr=0x107, far=0xfe694400
Info:MMU: updated fsr=0x107, far=0xfe695400
Info:MMU: updated fsr=0x107, far=0xfe696400
Info:MMU: updated fsr=0x107, far=0xfe697400
Info:MMU: updated fsr=0x107, far=0xfe698400
Info:MMU: updated fsr=0x107, far=0xfe699400
Info:MMU: updated fsr=0x107, far=0xfe69a400
Info:MMU: updated fsr=0x107, far=0xfe69b400
Info:MMU: updated fsr=0x107, far=0xfe69c400
Info:MMU: updated fsr=0x107, far=0xfe69d400
Info:MMU: updated fsr=0x107, far=0xfe69e400
Info:MMU: updated fsr=0x107, far=0xfe69f400
Info:MMU: updated fsr=0x107, far=0xfe6a0400
Info:MMU: updated fsr=0x107, far=0xfe6a1400
Info:MMU: updated fsr=0x107, far=0xfe6a2400
Info:MMU: updated fsr=0x107, far=0xfe6a3400
Info:MMU: updated fsr=0x107, far=0xfe6a4400
Info:MMU: updated fsr=0x107, far=0xfe6a5400
Info:MMU: updated fsr=0x107, far=0xfe6a6400
Info:MMU: updated fsr=0x107, far=0xfe6a7400
Info:MMU: updated fsr=0x107, far=0xfe6a8400
Info:MMU: updated fsr=0x107, far=0xfe6a9400
Info:MMU: updated fsr=0x107, far=0xfe6aa400
Info:MMU: updated fsr=0x107, far=0xfe6ab400
Info:MMU: updated fsr=0x107, far=0xfe6ac400
Info:MMU: updated fsr=0x107, far=0xfe6ad400
Info:MMU: updated fsr=0x107, far=0xfe6ae400
Info:MMU: updated fsr=0x107, far=0xfe6af400
Info:MMU: updated fsr=0x107, far=0xfe6b0400
Info:MMU: updated fsr=0x107, far=0xfe6b1400
Info:MMU: updated fsr=0x107, far=0xfe6b2400
Info:MMU: updated fsr=0x107, far=0xfe6b3400
Info:MMU: updated fsr=0x107, far=0xfe6b4400
Info:MMU: updated fsr=0x107, far=0xfe6b5400
Info:MMU: updated fsr=0x107, far=0xfe6b6400
Info:MMU: updated fsr=0x107, far=0xfe6b7400
Info:MMU: updated fsr=0x107, far=0xfe6b8400
Info:MMU: updated fsr=0x107, far=0xfe6b9400
Info:MMU: updated fsr=0x107, far=0xfe6ba400
Info:MMU: updated fsr=0x107, far=0xfe6bb400
Info:MMU: updated fsr=0x107, far=0xfe6bc400
Info:MMU: updated fsr=0x107, far=0xfe6bd400
Info:MMU: updated fsr=0x107, far=0xfe6be400
Info:MMU: updated fsr=0x107, far=0xfe6bf400
Info:MMU: updated fsr=0x107, far=0xfe6c0400
Info:MMU: updated fsr=0x107, far=0xfe6c1400
Info:MMU: updated fsr=0x107, far=0xfe6c2400
Info:MMU: updated fsr=0x107, far=0xfe6c3400
Info:MMU: updated fsr=0x107, far=0xfe6c4400
Info:MMU: updated fsr=0x107, far=0xfe6c5400
Info:MMU: updated fsr=0x107, far=0xfe6c6400
Info:MMU: updated fsr=0x107, far=0xfe6c7400
Info:MMU: updated fsr=0x107, far=0xfe6c8400
Info:MMU: updated fsr=0x107, far=0xfe6c9400
Info:MMU: updated fsr=0x107, far=0xfe6ca400
Info:MMU: updated fsr=0x107, far=0xfe6cb400
Info:MMU: updated fsr=0x107, far=0xfe6cc400
Info:MMU: updated fsr=0x107, far=0xfe6cd400
Info:MMU: updated fsr=0x107, far=0xfe6ce400
Info:MMU: updated fsr=0x107, far=0xfe6cf400
Info:MMU: updated fsr=0x107, far=0xfe6d0400
Info:MMU: updated fsr=0x107, far=0xfe6d1400
Info:MMU: updated fsr=0x107, far=0xfe6d2400
Info:MMU: updated fsr=0x107, far=0xfe6d3400
Info:MMU: updated fsr=0x107, far=0xfe6d4400
Info:MMU: updated fsr=0x107, far=0xfe6d5400
Info:MMU: updated fsr=0x107, far=0xfe6d6400
Info:MMU: updated fsr=0x107, far=0xfe6d7400
Info:MMU: updated fsr=0x107, far=0xfe6d8400
Info:MMU: updated fsr=0x107, far=0xfe6d9400
Info:MMU: updated fsr=0x107, far=0xfe6da400
Info:MMU: updated fsr=0x107, far=0xfe6db400
Info:MMU: updated fsr=0x107, far=0xfe6dc400
Info:MMU: updated fsr=0x107, far=0xfe6dd400
Info:MMU: updated fsr=0x107, far=0xfe6de400
Info:MMU: updated fsr=0x107, far=0xfe6df400
Info:MMU: updated fsr=0x107, far=0xfe6e0400
Info:MMU: updated fsr=0x107, far=0xfe6e1400
Info:MMU: updated fsr=0x107, far=0xfe6e2400
Info:MMU: updated fsr=0x107, far=0xfe6e3400
Info:MMU: updated fsr=0x107, far=0xfe6e4400
Info:MMU: updated fsr=0x107, far=0xfe6e5400
Info:MMU: updated fsr=0x107, far=0xfe6e6400
Info:MMU: updated fsr=0x107, far=0xfe6e7400
Info:MMU: updated fsr=0x107, far=0xfe6e8400
Info:MMU: updated fsr=0x107, far=0xfe6e9400
Info:MMU: updated fsr=0x107, far=0xfe6ea400
Info:MMU: updated fsr=0x107, far=0xfe6eb400
Info:MMU: updated fsr=0x107, far=0xfe6ec400
Info:MMU: updated fsr=0x107, far=0xfe6ed400
Info:MMU: updated fsr=0x107, far=0xfe6ee400
Info:MMU: updated fsr=0x107, far=0xfe6ef400
Info:MMU: updated fsr=0x107, far=0xfe6f0400
Info:MMU: updated fsr=0x107, far=0xfe6f1400
Info:MMU: updated fsr=0x107, far=0xfe6f2400
Info:MMU: updated fsr=0x107, far=0xfe6f3400
Info:MMU: updated fsr=0x107, far=0xfe6f4400
Info:MMU: updated fsr=0x107, far=0xfe6f5400
Info:MMU: updated fsr=0x107, far=0xfe6f6400
Info:MMU: updated fsr=0x107, far=0xfe6f7400
Info:MMU: updated fsr=0x107, far=0xfe6f8400
Info:MMU: updated fsr=0x107, far=0xfe6f9400
Info:MMU: updated fsr=0x107, far=0xfe6fa400
Info:MMU: updated fsr=0x107, far=0xfe6fb400
Info:MMU: updated fsr=0x107, far=0xfe6fc400
Info:MMU: updated fsr=0x107, far=0xfe6fd400
Info:MMU: updated fsr=0x107, far=0xfe6fe400
Info:MMU: updated fsr=0x107, far=0xfe6ff400
Info:MMU: updated fsr=0x107, far=0xfe700400
Info:MMU: updated fsr=0x107, far=0xfe701400
Info:MMU: updated fsr=0x107, far=0xfe702400
Info:MMU: updated fsr=0x107, far=0xfe703400
Info:MMU: updated fsr=0x107, far=0xfe704400
Info:MMU: updated fsr=0x107, far=0xfe705400
Info:MMU: updated fsr=0x107, far=0xfe706400
Info:MMU: updated fsr=0x107, far=0xfe707400
Info:MMU: updated fsr=0x107, far=0xfe708400
Info:MMU: updated fsr=0x107, far=0xfe709400
Info:MMU: updated fsr=0x107, far=0xfe70a400
Info:MMU: updated fsr=0x107, far=0xfe70b400
Info:MMU: updated fsr=0x107, far=0xfe70c400
Info:MMU: updated fsr=0x107, far=0xfe70d400
Info:MMU: updated fsr=0x107, far=0xfe70e400
Info:MMU: updated fsr=0x107, far=0xfe70f400
Info:MMU: updated fsr=0x107, far=0xfe710400
Info:MMU: updated fsr=0x107, far=0xfe711400
Info:MMU: updated fsr=0x107, far=0xfe712400
Info:MMU: updated fsr=0x107, far=0xfe713400
Info:MMU: updated fsr=0x107, far=0xfe714400
Info:MMU: updated fsr=0x107, far=0xfe715400
Info:MMU: updated fsr=0x107, far=0xfe716400
Info:MMU: updated fsr=0x107, far=0xfe717400
Info:MMU: updated fsr=0x107, far=0xfe718400
Info:MMU: updated fsr=0x107, far=0xfe719400
Info:MMU: updated fsr=0x107, far=0xfe71a400
Info:MMU: updated fsr=0x107, far=0xfe71b400
Info:MMU: updated fsr=0x107, far=0xfe71c400
Info:MMU: updated fsr=0x107, far=0xfe71d400
Info:MMU: updated fsr=0x107, far=0xfe71e400
Info:MMU: updated fsr=0x107, far=0xfe71f400
Info:MMU: updated fsr=0x107, far=0xfe720400
Info:MMU: updated fsr=0x107, far=0xfe721400
Info:MMU: updated fsr=0x107, far=0xfe722400
Info:MMU: updated fsr=0x107, far=0xfe723400
Info:MMU: updated fsr=0x107, far=0xfe724400
Info:MMU: updated fsr=0x107, far=0xfe725400
Info:MMU: updated fsr=0x107, far=0xfe726400
Info:MMU: updated fsr=0x107, far=0xfe727400
Info:MMU: updated fsr=0x107, far=0xfe728400
Info:MMU: updated fsr=0x107, far=0xfe729400
Info:MMU: updated fsr=0x107, far=0xfe72a400
Info:MMU: updated fsr=0x107, far=0xfe72b400
Info:MMU: updated fsr=0x107, far=0xfe72c400
Info:MMU: updated fsr=0x107, far=0xfe72d400
Info:MMU: updated fsr=0x107, far=0xfe72e400
Info:MMU: updated fsr=0x107, far=0xfe72f400
Info:MMU: updated fsr=0x107, far=0xfe730400
Info:MMU: updated fsr=0x107, far=0xfe731400
Info:MMU: updated fsr=0x107, far=0xfe732400
Info:MMU: updated fsr=0x107, far=0xfe733400
Info:MMU: updated fsr=0x107, far=0xfe734400
Info:MMU: updated fsr=0x107, far=0xfe735400
Info:MMU: updated fsr=0x107, far=0xfe736400
Info:MMU: updated fsr=0x107, far=0xfe737400
Info:MMU: updated fsr=0x107, far=0xfe738400
Info:MMU: updated fsr=0x107, far=0xfe739400
Info:MMU: updated fsr=0x107, far=0xfe73a400
Info:MMU: updated fsr=0x107, far=0xfe73b400
Info:MMU: updated fsr=0x107, far=0xfe73c400
Info:MMU: updated fsr=0x107, far=0xfe73d400
Info:MMU: updated fsr=0x107, far=0xfe73e400
Info:MMU: updated fsr=0x107, far=0xfe73f400
Info:MMU: updated fsr=0x107, far=0xfe740400
Info:MMU: updated fsr=0x107, far=0xfe741400
Info:MMU: updated fsr=0x107, far=0xfe742400
Info:MMU: updated fsr=0x107, far=0xfe743400
Info:MMU: updated fsr=0x107, far=0xfe744400
Info:MMU: updated fsr=0x107, far=0xfe745400
Info:MMU: updated fsr=0x107, far=0xfe746400
Info:MMU: updated fsr=0x107, far=0xfe747400
Info:MMU: updated fsr=0x107, far=0xfe748400
Info:MMU: updated fsr=0x107, far=0xfe749400
Info:MMU: updated fsr=0x107, far=0xfe74a400
Info:MMU: updated fsr=0x107, far=0xfe74b400
Info:MMU: updated fsr=0x107, far=0xfe74c400
Info:MMU: updated fsr=0x107, far=0xfe74d400
Info:MMU: updated fsr=0x107, far=0xfe74e400
Info:MMU: updated fsr=0x107, far=0xfe74f400
Info:MMU: updated fsr=0x107, far=0xfe750400
Info:MMU: updated fsr=0x107, far=0xfe751400
Info:MMU: updated fsr=0x107, far=0xfe752400
Info:MMU: updated fsr=0x107, far=0xfe753400
Info:MMU: updated fsr=0x107, far=0xfe754400
Info:MMU: updated fsr=0x107, far=0xfe755400
Info:MMU: updated fsr=0x107, far=0xfe756400
Info:MMU: updated fsr=0x107, far=0xfe757400
Info:MMU: updated fsr=0x107, far=0xfe758400
Info:MMU: updated fsr=0x107, far=0xfe759400
Info:MMU: updated fsr=0x107, far=0xfe75a400
Info:MMU: updated fsr=0x107, far=0xfe75b400
Info:MMU: updated fsr=0x107, far=0xfe75c400
Info:MMU: updated fsr=0x107, far=0xfe75d400
Info:MMU: updated fsr=0x107, far=0xfe75e400
Info:MMU: updated fsr=0x107, far=0xfe75f400
Info:MMU: updated fsr=0x107, far=0xfe760400
Info:MMU: updated fsr=0x107, far=0xfe761400
Info:MMU: updated fsr=0x107, far=0xfe762400
Info:MMU: updated fsr=0x107, far=0xfe763400
Info:MMU: updated fsr=0x107, far=0xfe764400
Info:MMU: updated fsr=0x107, far=0xfe765400
Info:MMU: updated fsr=0x107, far=0xfe766400
Info:MMU: updated fsr=0x107, far=0xfe767400
Info:MMU: updated fsr=0x107, far=0xfe768400
Info:MMU: updated fsr=0x107, far=0xfe769400
Info:MMU: updated fsr=0x107, far=0xfe76a400
Info:MMU: updated fsr=0x107, far=0xfe76b400
Info:MMU: updated fsr=0x107, far=0xfe76c400
Info:MMU: updated fsr=0x107, far=0xfe76d400
Info:MMU: updated fsr=0x107, far=0xfe76e400
Info:MMU: updated fsr=0x107, far=0xfe76f400
Info:MMU: updated fsr=0x107, far=0xfe770400
Info:MMU: updated fsr=0x107, far=0xfe771400
Info:MMU: updated fsr=0x107, far=0xfe772400
Info:MMU: updated fsr=0x107, far=0xfe773400
Info:MMU: updated fsr=0x107, far=0xfe774400
Info:MMU: updated fsr=0x107, far=0xfe775400
Info:MMU: updated fsr=0x107, far=0xfe776400
Info:MMU: updated fsr=0x107, far=0xfe777400
Info:MMU: updated fsr=0x107, far=0xfe778400
Info:MMU: updated fsr=0x107, far=0xfe779400
Info:MMU: updated fsr=0x107, far=0xfe77a400
Info:MMU: updated fsr=0x107, far=0xfe77b400
Info:MMU: updated fsr=0x107, far=0xfe77c400
Info:MMU: updated fsr=0x107, far=0xfe77d400
Info:MMU: updated fsr=0x107, far=0xfe77e400
Info:MMU: updated fsr=0x107, far=0xfe77f400
Info:MMU: updated fsr=0x107, far=0xfe780400
Info:MMU: updated fsr=0x107, far=0xfe781400
Info:MMU: updated fsr=0x107, far=0xfe782400
Info:MMU: updated fsr=0x107, far=0xfe783400
Info:MMU: updated fsr=0x107, far=0xfe784400
Info:MMU: updated fsr=0x107, far=0xfe785400
Info:MMU: updated fsr=0x107, far=0xfe786400
Info:MMU: updated fsr=0x107, far=0xfe787400
Info:MMU: updated fsr=0x107, far=0xfe788400
Info:MMU: updated fsr=0x107, far=0xfe789400
Info:MMU: updated fsr=0x107, far=0xfe78a400
Info:MMU: updated fsr=0x107, far=0xfe78b400
Info:MMU: updated fsr=0x107, far=0xfe78c400
Info:MMU: updated fsr=0x107, far=0xfe78d400
Info:MMU: updated fsr=0x107, far=0xfe78e400
Info:MMU: updated fsr=0x107, far=0xfe78f400
Info:MMU: updated fsr=0x107, far=0xfe790400
Info:MMU: updated fsr=0x107, far=0xfe791400
Info:MMU: updated fsr=0x107, far=0xfe792400
Info:MMU: updated fsr=0x107, far=0xfe793400
Info:MMU: updated fsr=0x107, far=0xfe794400
Info:MMU: updated fsr=0x107, far=0xfe795400
Info:MMU: updated fsr=0x107, far=0xfe796400
Info:MMU: updated fsr=0x107, far=0xfe797400
Info:MMU: updated fsr=0x107, far=0xfe798400
Info:MMU: updated fsr=0x107, far=0xfe799400
Info:MMU: updated fsr=0x107, far=0xfe79a400
Info:MMU: updated fsr=0x107, far=0xfe79b400
Info:MMU: updated fsr=0x107, far=0xfe79c400
Info:MMU: updated fsr=0x107, far=0xfe79d400
Info:MMU: updated fsr=0x107, far=0xfe79e400
Info:MMU: updated fsr=0x107, far=0xfe79f400
Info:MMU: updated fsr=0x107, far=0xfe7a0400
Info:MMU: updated fsr=0x107, far=0xfe7a1400
Info:MMU: updated fsr=0x107, far=0xfe7a2400
Info:MMU: updated fsr=0x107, far=0xfe7a3400
Info:MMU: updated fsr=0x107, far=0xfe7a4400
Info:MMU: updated fsr=0x107, far=0xfe7a5400
Info:MMU: updated fsr=0x107, far=0xfe7a6400
Info:MMU: updated fsr=0x107, far=0xfe7a7400
Info:MMU: updated fsr=0x107, far=0xfe7a8400
Info:MMU: updated fsr=0x107, far=0xfe7a9400
Info:MMU: updated fsr=0x107, far=0xfe7aa400
Info:MMU: updated fsr=0x107, far=0xfe7ab400
Info:MMU: updated fsr=0x107, far=0xfe7ac400
Info:MMU: updated fsr=0x107, far=0xfe7ad400
Info:MMU: updated fsr=0x107, far=0xfe7ae400
Info:MMU: updated fsr=0x107, far=0xfe7af400
Info:MMU: updated fsr=0x107, far=0xfe7b0400
Info:MMU: updated fsr=0x107, far=0xfe7b1400
Info:MMU: updated fsr=0x107, far=0xfe7b2400
Info:MMU: updated fsr=0x107, far=0xfe7b3400
Info:MMU: updated fsr=0x107, far=0xfe7b4400
Info:MMU: updated fsr=0x107, far=0xfe7b5400
Info:MMU: updated fsr=0x107, far=0xfe7b6400
Info:MMU: updated fsr=0x107, far=0xfe7b7400
Info:MMU: updated fsr=0x107, far=0xfe7b8400
Info:MMU: updated fsr=0x107, far=0xfe7b9400
Info:MMU: updated fsr=0x107, far=0xfe7ba400
Info:MMU: updated fsr=0x107, far=0xfe7bb400
Info:MMU: updated fsr=0x107, far=0xfe7bc400
Info:MMU: updated fsr=0x107, far=0xfe7bd400
Info:MMU: updated fsr=0x107, far=0xfe7be400
Info:MMU: updated fsr=0x107, far=0xfe7bf400
Info:MMU: updated fsr=0x107, far=0xfe7c0400
Info:MMU: updated fsr=0x107, far=0xfe7c1400
Info:MMU: updated fsr=0x107, far=0xfe7c2400
Info:MMU: updated fsr=0x107, far=0xfe7c3400
Info:MMU: updated fsr=0x107, far=0xfe7c4400
Info:MMU: updated fsr=0x107, far=0xfe7c5400
Info:MMU: updated fsr=0x107, far=0xfe7c6400
Info:MMU: updated fsr=0x107, far=0xfe7c7400
Info:MMU: updated fsr=0x107, far=0xfe7c8400
Info:MMU: updated fsr=0x107, far=0xfe7c9400
Info:MMU: updated fsr=0x107, far=0xfe7ca400
Info:MMU: updated fsr=0x107, far=0xfe7cb400
Info:MMU: updated fsr=0x107, far=0xfe7cc400
Info:MMU: updated fsr=0x107, far=0xfe7cd400
Info:MMU: updated fsr=0x107, far=0xfe7ce400
Info:MMU: updated fsr=0x107, far=0xfe7cf400
Info:MMU: updated fsr=0x107, far=0xfe7d0400
Info:MMU: updated fsr=0x107, far=0xfe7d1400
Info:MMU: updated fsr=0x107, far=0xfe7d2400
Info:MMU: updated fsr=0x107, far=0xfe7d3400
Info:MMU: updated fsr=0x107, far=0xfe7d4400
Info:MMU: updated fsr=0x107, far=0xfe7d5400
Info:MMU: updated fsr=0x107, far=0xfe7d6400
Info:MMU: updated fsr=0x107, far=0xfe7d7400
Info:MMU: updated fsr=0x107, far=0xfe7d8400
Info:MMU: updated fsr=0x107, far=0xfe7d9400
Info:MMU: updated fsr=0x107, far=0xfe7da400
Info:MMU: updated fsr=0x107, far=0xfe7db400
Info:MMU: updated fsr=0x107, far=0xfe7dc400
Info:MMU: updated fsr=0x107, far=0xfe7dd400
Info:MMU: updated fsr=0x107, far=0xfe7de400
Info:MMU: updated fsr=0x107, far=0xfe7df400
Info:MMU: updated fsr=0x107, far=0xfe7e0400
Info:MMU: updated fsr=0x107, far=0xfe7e1400
Info:MMU: updated fsr=0x107, far=0xfe7e2400
Info:MMU: updated fsr=0x107, far=0xfe7e3400
Info:MMU: updated fsr=0x107, far=0xfe7e4400
Info:MMU: updated fsr=0x107, far=0xfe7e5400
Info:MMU: updated fsr=0x107, far=0xfe7e6400
Info:MMU: updated fsr=0x107, far=0xfe7e7400
Info:MMU: updated fsr=0x107, far=0xfe7e8400
Info:MMU: updated fsr=0x107, far=0xfe7e9400
Info:MMU: updated fsr=0x107, far=0xfe7ea400
Info:MMU: updated fsr=0x107, far=0xfe7eb400
Info:MMU: updated fsr=0x107, far=0xfe7ec400
Info:MMU: updated fsr=0x107, far=0xfe7ed400
Info:MMU: updated fsr=0x107, far=0xfe7ee400
Info:MMU: updated fsr=0x107, far=0xfe7ef400
Info:MMU: updated fsr=0x107, far=0xfe7f0400
Info:MMU: updated fsr=0x107, far=0xfe7f1400
Info:MMU: updated fsr=0x107, far=0xfe7f2400
Info:MMU: updated fsr=0x107, far=0xfe7f3400
Info:MMU: updated fsr=0x107, far=0xfe7f4400
Info:MMU: updated fsr=0x107, far=0xfe7f5400
Info:MMU: updated fsr=0x107, far=0xfe7f6400
Info:MMU: updated fsr=0x107, far=0xfe7f7400
Info:MMU: updated fsr=0x107, far=0xfe7f8400
Info:MMU: updated fsr=0x107, far=0xfe7f9400
Info:MMU: updated fsr=0x107, far=0xfe7fa400
Info:MMU: updated fsr=0x107, far=0xfe7fb400
Info:MMU: updated fsr=0x107, far=0xfe7fc400
Info:MMU: updated fsr=0x107, far=0xfe7fd400
Info:MMU: updated fsr=0x107, far=0xfe7fe400
Info:MMU: updated fsr=0x107, far=0xfe7ff400
Info:MMU: updated fsr=0x107, far=0xfe800400
Info:MMU: updated fsr=0x107, far=0xfe801400
Info:MMU: updated fsr=0x107, far=0xfe802400
Info:MMU: updated fsr=0x107, far=0xfe803400
Info:MMU: updated fsr=0x107, far=0xfe804400
Info:MMU: updated fsr=0x107, far=0xfe805400
Info:MMU: updated fsr=0x107, far=0xfe806400
Info:MMU: updated fsr=0x107, far=0xfe807400
Info:MMU: updated fsr=0x107, far=0xfe808400
Info:MMU: updated fsr=0x107, far=0xfe809400
Info:MMU: updated fsr=0x107, far=0xfe80a400
Info:MMU: updated fsr=0x107, far=0xfe80b400
Info:MMU: updated fsr=0x107, far=0xfe80c400
Info:MMU: updated fsr=0x107, far=0xfe80d400
Info:MMU: updated fsr=0x107, far=0xfe80e400
Info:MMU: updated fsr=0x107, far=0xfe80f400
Info:MMU: updated fsr=0x107, far=0xfe810400
Info:MMU: updated fsr=0x107, far=0xfe811400
Info:MMU: updated fsr=0x107, far=0xfe812400
Info:MMU: updated fsr=0x107, far=0xfe813400
Info:MMU: updated fsr=0x107, far=0xfe814400
Info:MMU: updated fsr=0x107, far=0xfe815400
Info:MMU: updated fsr=0x107, far=0xfe816400
Info:MMU: updated fsr=0x107, far=0xfe817400
Info:MMU: updated fsr=0x107, far=0xfe818400
Info:MMU: updated fsr=0x107, far=0xfe819400
Info:MMU: updated fsr=0x107, far=0xfe81a400
Info:MMU: updated fsr=0x107, far=0xfe81b400
Info:MMU: updated fsr=0x107, far=0xfe81c400
Info:MMU: updated fsr=0x107, far=0xfe81d400
Info:MMU: updated fsr=0x107, far=0xfe81e400
Info:MMU: updated fsr=0x107, far=0xfe81f400
Info:MMU: updated fsr=0x107, far=0xfe820400
Info:MMU: updated fsr=0x107, far=0xfe821400
Info:MMU: updated fsr=0x107, far=0xfe822400
Info:MMU: updated fsr=0x107, far=0xfe823400
Info:MMU: updated fsr=0x107, far=0xfe824400
Info:MMU: updated fsr=0x107, far=0xfe825400
Info:MMU: updated fsr=0x107, far=0xfe826400
Info:MMU: updated fsr=0x107, far=0xfe827400
Info:MMU: updated fsr=0x107, far=0xfe828400
Info:MMU: updated fsr=0x107, far=0xfe829400
Info:MMU: updated fsr=0x107, far=0xfe82a400
Info:MMU: updated fsr=0x107, far=0xfe82b400
Info:MMU: updated fsr=0x107, far=0xfe82c400
Info:MMU: updated fsr=0x107, far=0xfe82d400
Info:MMU: updated fsr=0x107, far=0xfe82e400
Info:MMU: updated fsr=0x107, far=0xfe82f400
Info:MMU: updated fsr=0x107, far=0xfe830400
Info:MMU: updated fsr=0x107, far=0xfe831400
Info:MMU: updated fsr=0x107, far=0xfe832400
Info:MMU: updated fsr=0x107, far=0xfe833400
Info:MMU: updated fsr=0x107, far=0xfe834400
Info:MMU: updated fsr=0x107, far=0xfe835400
Info:MMU: updated fsr=0x107, far=0xfe836400
Info:MMU: updated fsr=0x107, far=0xfe837400
Info:MMU: updated fsr=0x107, far=0xfe838400
Info:MMU: updated fsr=0x107, far=0xfe839400
Info:MMU: updated fsr=0x107, far=0xfe83a400
Info:MMU: updated fsr=0x107, far=0xfe83b400
Info:MMU: updated fsr=0x107, far=0xfe83c400
Info:MMU: updated fsr=0x107, far=0xfe83d400
Info:MMU: updated fsr=0x107, far=0xfe83e400
Info:MMU: updated fsr=0x107, far=0xfe83f400
Info:MMU: updated fsr=0x107, far=0xfe840400
Info:MMU: updated fsr=0x107, far=0xfe841400
Info:MMU: updated fsr=0x107, far=0xfe842400
Info:MMU: updated fsr=0x107, far=0xfe843400
Info:MMU: updated fsr=0x107, far=0xfe844400
Info:MMU: updated fsr=0x107, far=0xfe845400
Info:MMU: updated fsr=0x107, far=0xfe846400
Info:MMU: updated fsr=0x107, far=0xfe847400
Info:MMU: updated fsr=0x107, far=0xfe848400
Info:MMU: updated fsr=0x107, far=0xfe849400
Info:MMU: updated fsr=0x107, far=0xfe84a400
Info:MMU: updated fsr=0x107, far=0xfe84b400
Info:MMU: updated fsr=0x107, far=0xfe84c400
Info:MMU: updated fsr=0x107, far=0xfe84d400
Info:MMU: updated fsr=0x107, far=0xfe84e400
Info:MMU: updated fsr=0x107, far=0xfe84f400
Info:MMU: updated fsr=0x107, far=0xfe850400
Info:MMU: updated fsr=0x107, far=0xfe851400
Info:MMU: updated fsr=0x107, far=0xfe852400
Info:MMU: updated fsr=0x107, far=0xfe853400
Info:MMU: updated fsr=0x107, far=0xfe854400
Info:MMU: updated fsr=0x107, far=0xfe855400
Info:MMU: updated fsr=0x107, far=0xfe856400
Info:MMU: updated fsr=0x107, far=0xfe857400
Info:MMU: updated fsr=0x107, far=0xfe858400
Info:MMU: updated fsr=0x107, far=0xfe859400
Info:MMU: updated fsr=0x107, far=0xfe85a400
Info:MMU: updated fsr=0x107, far=0xfe85b400
Info:MMU: updated fsr=0x107, far=0xfe85c400
Info:MMU: updated fsr=0x107, far=0xfe85d400
Info:MMU: updated fsr=0x107, far=0xfe85e400
Info:MMU: updated fsr=0x107, far=0xfe85f400
Info:MMU: updated fsr=0x107, far=0xfe860400
Info:MMU: updated fsr=0x107, far=0xfe861400
Info:MMU: updated fsr=0x107, far=0xfe862400
Info:MMU: updated fsr=0x107, far=0xfe863400
Info:MMU: updated fsr=0x107, far=0xfe864400
Info:MMU: updated fsr=0x107, far=0xfe865400
Info:MMU: updated fsr=0x107, far=0xfe866400
Info:MMU: updated fsr=0x107, far=0xfe867400
Info:MMU: updated fsr=0x107, far=0xfe868400
Info:MMU: updated fsr=0x107, far=0xfe869400
Info:MMU: updated fsr=0x107, far=0xfe86a400
Info:MMU: updated fsr=0x107, far=0xfe86b400
Info:MMU: updated fsr=0x107, far=0xfe86c400
Info:MMU: updated fsr=0x107, far=0xfe86d400
Info:MMU: updated fsr=0x107, far=0xfe86e400
Info:MMU: updated fsr=0x107, far=0xfe86f400
Info:MMU: updated fsr=0x107, far=0xfe870400
Info:MMU: updated fsr=0x107, far=0xfe871400
Info:MMU: updated fsr=0x107, far=0xfe872400
Info:MMU: updated fsr=0x107, far=0xfe873400
Info:MMU: updated fsr=0x107, far=0xfe874400
Info:MMU: updated fsr=0x107, far=0xfe875400
Info:MMU: updated fsr=0x107, far=0xfe876400
Info:MMU: updated fsr=0x107, far=0xfe877400
Info:MMU: updated fsr=0x107, far=0xfe878400
Info:MMU: updated fsr=0x107, far=0xfe879400
Info:MMU: updated fsr=0x107, far=0xfe87a400
Info:MMU: updated fsr=0x107, far=0xfe87b400
Info:MMU: updated fsr=0x107, far=0xfe87c400
Info:MMU: updated fsr=0x107, far=0xfe87d400
Info:MMU: updated fsr=0x107, far=0xfe87e400
Info:MMU: updated fsr=0x107, far=0xfe87f400
Info:MMU: updated fsr=0x107, far=0xfe880400
Info:MMU: updated fsr=0x107, far=0xfe881400
Info:MMU: updated fsr=0x107, far=0xfe882400
Info:MMU: updated fsr=0x107, far=0xfe883400
Info:MMU: updated fsr=0x107, far=0xfe884400
Info:MMU: updated fsr=0x107, far=0xfe885400
Info:MMU: updated fsr=0x107, far=0xfe886400
Info:MMU: updated fsr=0x107, far=0xfe887400
Info:MMU: updated fsr=0x107, far=0xfe888400
Info:MMU: updated fsr=0x107, far=0xfe889400
Info:MMU: updated fsr=0x107, far=0xfe88a400
Info:MMU: updated fsr=0x107, far=0xfe88b400
Info:MMU: updated fsr=0x107, far=0xfe88c400
Info:MMU: updated fsr=0x107, far=0xfe88d400
Info:MMU: updated fsr=0x107, far=0xfe88e400
Info:MMU: updated fsr=0x107, far=0xfe88f400
Info:MMU: updated fsr=0x107, far=0xfe890400
Info:MMU: updated fsr=0x107, far=0xfe891400
Info:MMU: updated fsr=0x107, far=0xfe892400
Info:MMU: updated fsr=0x107, far=0xfe893400
Info:MMU: updated fsr=0x107, far=0xfe894400
Info:MMU: updated fsr=0x107, far=0xfe895400
Info:MMU: updated fsr=0x107, far=0xfe896400
Info:MMU: updated fsr=0x107, far=0xfe897400
Info:MMU: updated fsr=0x107, far=0xfe898400
Info:MMU: updated fsr=0x107, far=0xfe899400
Info:MMU: updated fsr=0x107, far=0xfe89a400
Info:MMU: updated fsr=0x107, far=0xfe89b400
Info:MMU: updated fsr=0x107, far=0xfe89c400
Info:MMU: updated fsr=0x107, far=0xfe89d400
Info:MMU: updated fsr=0x107, far=0xfe89e400
Info:MMU: updated fsr=0x107, far=0xfe89f400
Info:MMU: updated fsr=0x107, far=0xfe8a0400
Info:MMU: updated fsr=0x107, far=0xfe8a1400
Info:MMU: updated fsr=0x107, far=0xfe8a2400
Info:MMU: updated fsr=0x107, far=0xfe8a3400
Info:MMU: updated fsr=0x107, far=0xfe8a4400
Info:MMU: updated fsr=0x107, far=0xfe8a5400
Info:MMU: updated fsr=0x107, far=0xfe8a6400
Info:MMU: updated fsr=0x107, far=0xfe8a7400
Info:MMU: updated fsr=0x107, far=0xfe8a8400
Info:MMU: updated fsr=0x107, far=0xfe8a9400
Info:MMU: updated fsr=0x107, far=0xfe8aa400
Info:MMU: updated fsr=0x107, far=0xfe8ab400
Info:MMU: updated fsr=0x107, far=0xfe8ac400
Info:MMU: updated fsr=0x107, far=0xfe8ad400
Info:MMU: updated fsr=0x107, far=0xfe8ae400
Info:MMU: updated fsr=0x107, far=0xfe8af400
Info:MMU: updated fsr=0x107, far=0xfe8b0400
Info:MMU: updated fsr=0x107, far=0xfe8b1400
Info:MMU: updated fsr=0x107, far=0xfe8b2400
Info:MMU: updated fsr=0x107, far=0xfe8b3400
Info:MMU: updated fsr=0x107, far=0xfe8b4400
Info:MMU: updated fsr=0x107, far=0xfe8b5400
Info:MMU: updated fsr=0x107, far=0xfe8b6400
Info:MMU: updated fsr=0x107, far=0xfe8b7400
Info:MMU: updated fsr=0x107, far=0xfe8b8400
Info:MMU: updated fsr=0x107, far=0xfe8b9400
Info:MMU: updated fsr=0x107, far=0xfe8ba400
Info:MMU: updated fsr=0x107, far=0xfe8bb400
Info:MMU: updated fsr=0x107, far=0xfe8bc400
Info:MMU: updated fsr=0x107, far=0xfe8bd400
Info:MMU: updated fsr=0x107, far=0xfe8be400
Info:MMU: updated fsr=0x107, far=0xfe8bf400
Info:MMU: updated fsr=0x107, far=0xfe8c0400
Info:MMU: updated fsr=0x107, far=0xfe8c1400
Info:MMU: updated fsr=0x107, far=0xfe8c2400
Info:MMU: updated fsr=0x107, far=0xfe8c3400
Info:MMU: updated fsr=0x107, far=0xfe8c4400
Info:MMU: updated fsr=0x107, far=0xfe8c5400
Info:MMU: updated fsr=0x107, far=0xfe8c6400
Info:MMU: updated fsr=0x107, far=0xfe8c7400
Info:MMU: updated fsr=0x107, far=0xfe8c8400
Info:MMU: updated fsr=0x107, far=0xfe8c9400
Info:MMU: updated fsr=0x107, far=0xfe8ca400
Info:MMU: updated fsr=0x107, far=0xfe8cb400
Info:MMU: updated fsr=0x107, far=0xfe8cc400
Info:MMU: updated fsr=0x107, far=0xfe8cd400
Info:MMU: updated fsr=0x107, far=0xfe8ce400
Info:MMU: updated fsr=0x107, far=0xfe8cf400
Info:MMU: updated fsr=0x107, far=0xfe8d0400
Info:MMU: updated fsr=0x107, far=0xfe8d1400
Info:MMU: updated fsr=0x107, far=0xfe8d2400
Info:MMU: updated fsr=0x107, far=0xfe8d3400
Info:MMU: updated fsr=0x107, far=0xfe8d4400
Info:MMU: updated fsr=0x107, far=0xfe8d5400
Info:MMU: updated fsr=0x107, far=0xfe8d6400
Info:MMU: updated fsr=0x107, far=0xfe8d7400
Info:MMU: updated fsr=0x107, far=0xfe8d8400
Info:MMU: updated fsr=0x107, far=0xfe8d9400
Info:MMU: updated fsr=0x107, far=0xfe8da400
Info:MMU: updated fsr=0x107, far=0xfe8db400
Info:MMU: updated fsr=0x107, far=0xfe8dc400
Info:MMU: updated fsr=0x107, far=0xfe8dd400
Info:MMU: updated fsr=0x107, far=0xfe8de400
Info:MMU: updated fsr=0x107, far=0xfe8df400
Info:MMU: updated fsr=0x107, far=0xfe8e0400
Info:MMU: updated fsr=0x107, far=0xfe8e1400
Info:MMU: updated fsr=0x107, far=0xfe8e2400
Info:MMU: updated fsr=0x107, far=0xfe8e3400
Info:MMU: updated fsr=0x107, far=0xfe8e4400
Info:MMU: updated fsr=0x107, far=0xfe8e5400
Info:MMU: updated fsr=0x107, far=0xfe8e6400
Info:MMU: updated fsr=0x107, far=0xfe8e7400
Info:MMU: updated fsr=0x107, far=0xfe8e8400
Info:MMU: updated fsr=0x107, far=0xfe8e9400
Info:MMU: updated fsr=0x107, far=0xfe8ea400
Info:MMU: updated fsr=0x107, far=0xfe8eb400
Info:MMU: updated fsr=0x107, far=0xfe8ec400
Info:MMU: updated fsr=0x107, far=0xfe8ed400
Info:MMU: updated fsr=0x107, far=0xfe8ee400
Info:MMU: updated fsr=0x107, far=0xfe8ef400
Info:MMU: updated fsr=0x107, far=0xfe8f0400
Info:MMU: updated fsr=0x107, far=0xfe8f1400
Info:MMU: updated fsr=0x107, far=0xfe8f2400
Info:MMU: updated fsr=0x107, far=0xfe8f3400
Info:MMU: updated fsr=0x107, far=0xfe8f4400
Info:MMU: updated fsr=0x107, far=0xfe8f5400
Info:MMU: updated fsr=0x107, far=0xfe8f6400
Info:MMU: updated fsr=0x107, far=0xfe8f7400
Info:MMU: updated fsr=0x107, far=0xfe8f8400
Info:MMU: updated fsr=0x107, far=0xfe8f9400
Info:MMU: updated fsr=0x107, far=0xfe8fa400
Info:MMU: updated fsr=0x107, far=0xfe8fb400
Info:MMU: updated fsr=0x107, far=0xfe8fc400
Info:MMU: updated fsr=0x107, far=0xfe8fd400
Info:MMU: updated fsr=0x107, far=0xfe8fe400
Info:MMU: updated fsr=0x107, far=0xfe8ff400
Info:MMU: updated fsr=0x107, far=0xfe900400
Info:MMU: updated fsr=0x107, far=0xfe901400
Info:MMU: updated fsr=0x107, far=0xfe902400
Info:MMU: updated fsr=0x107, far=0xfe903400
Info:MMU: updated fsr=0x107, far=0xfe904400
Info:MMU: updated fsr=0x107, far=0xfe905400
Info:MMU: updated fsr=0x107, far=0xfe906400
Info:MMU: updated fsr=0x107, far=0xfe907400
Info:MMU: updated fsr=0x107, far=0xfe908400
Info:MMU: updated fsr=0x107, far=0xfe909400
Info:MMU: updated fsr=0x107, far=0xfe90a400
Info:MMU: updated fsr=0x107, far=0xfe90b400
Info:MMU: updated fsr=0x107, far=0xfe90c400
Info:MMU: updated fsr=0x107, far=0xfe90d400
Info:MMU: updated fsr=0x107, far=0xfe90e400
Info:MMU: updated fsr=0x107, far=0xfe90f400
Info:MMU: updated fsr=0x107, far=0xfe910400
Info:MMU: updated fsr=0x107, far=0xfe911400
Info:MMU: updated fsr=0x107, far=0xfe912400
Info:MMU: updated fsr=0x107, far=0xfe913400
Info:MMU: updated fsr=0x107, far=0xfe914400
Info:MMU: updated fsr=0x107, far=0xfe915400
Info:MMU: updated fsr=0x107, far=0xfe916400
Info:MMU: updated fsr=0x107, far=0xfe917400
Info:MMU: updated fsr=0x107, far=0xfe918400
Info:MMU: updated fsr=0x107, far=0xfe919400
Info:MMU: updated fsr=0x107, far=0xfe91a400
Info:MMU: updated fsr=0x107, far=0xfe91b400
Info:MMU: updated fsr=0x107, far=0xfe91c400
Info:MMU: updated fsr=0x107, far=0xfe91d400
Info:MMU: updated fsr=0x107, far=0xfe91e400
Info:MMU: updated fsr=0x107, far=0xfe91f400
Info:MMU: updated fsr=0x107, far=0xfe920400
Info:MMU: updated fsr=0x107, far=0xfe921400
Info:MMU: updated fsr=0x107, far=0xfe922400
Info:MMU: updated fsr=0x107, far=0xfe923400
Info:MMU: updated fsr=0x107, far=0xfe924400
Info:MMU: updated fsr=0x107, far=0xfe925400
Info:MMU: updated fsr=0x107, far=0xfe926400
Info:MMU: updated fsr=0x107, far=0xfe927400
Info:MMU: updated fsr=0x107, far=0xfe928400
Info:MMU: updated fsr=0x107, far=0xfe929400
Info:MMU: updated fsr=0x107, far=0xfe92a400
Info:MMU: updated fsr=0x107, far=0xfe92b400
Info:MMU: updated fsr=0x107, far=0xfe92c400
Info:MMU: updated fsr=0x107, far=0xfe92d400
Info:MMU: updated fsr=0x107, far=0xfe92e400
Info:MMU: updated fsr=0x107, far=0xfe92f400
Info:MMU: updated fsr=0x107, far=0xfe930400
Info:MMU: updated fsr=0x107, far=0xfe931400
Info:MMU: updated fsr=0x107, far=0xfe932400
Info:MMU: updated fsr=0x107, far=0xfe933400
Info:MMU: updated fsr=0x107, far=0xfe934400
Info:MMU: updated fsr=0x107, far=0xfe935400
Info:MMU: updated fsr=0x107, far=0xfe936400
Info:MMU: updated fsr=0x107, far=0xfe937400
Info:MMU: updated fsr=0x107, far=0xfe938400
Info:MMU: updated fsr=0x107, far=0xfe939400
Info:MMU: updated fsr=0x107, far=0xfe93a400
Info:MMU: updated fsr=0x107, far=0xfe93b400
Info:MMU: updated fsr=0x107, far=0xfe93c400
Info:MMU: updated fsr=0x107, far=0xfe93d400
Info:MMU: updated fsr=0x107, far=0xfe93e400
Info:MMU: updated fsr=0x107, far=0xfe93f400
Info:MMU: updated fsr=0x107, far=0xfe940400
Info:MMU: updated fsr=0x107, far=0xfe941400
Info:MMU: updated fsr=0x107, far=0xfe942400
Info:MMU: updated fsr=0x107, far=0xfe943400
Info:MMU: updated fsr=0x107, far=0xfe944400
Info:MMU: updated fsr=0x107, far=0xfe945400
Info:MMU: updated fsr=0x107, far=0xfe946400
Info:MMU: updated fsr=0x107, far=0xfe947400
Info:MMU: updated fsr=0x107, far=0xfe948400
Info:MMU: updated fsr=0x107, far=0xfe949400
Info:MMU: updated fsr=0x107, far=0xfe94a400
Info:MMU: updated fsr=0x107, far=0xfe94b400
Info:MMU: updated fsr=0x107, far=0xfe94c400
Info:MMU: updated fsr=0x107, far=0xfe94d400
Info:MMU: updated fsr=0x107, far=0xfe94e400
Info:MMU: updated fsr=0x107, far=0xfe94f400
Info:MMU: updated fsr=0x107, far=0xfe950400
Info:MMU: updated fsr=0x107, far=0xfe951400
Info:MMU: updated fsr=0x107, far=0xfe952400
Info:MMU: updated fsr=0x107, far=0xfe953400
Info:MMU: updated fsr=0x107, far=0xfe954400
Info:MMU: updated fsr=0x107, far=0xfe955400
Info:MMU: updated fsr=0x107, far=0xfe956400
Info:MMU: updated fsr=0x107, far=0xfe957400
Info:MMU: updated fsr=0x107, far=0xfe958400
Info:MMU: updated fsr=0x107, far=0xfe959400
Info:MMU: updated fsr=0x107, far=0xfe95a400
Info:MMU: updated fsr=0x107, far=0xfe95b400
Info:MMU: updated fsr=0x107, far=0xfe95c400
Info:MMU: updated fsr=0x107, far=0xfe95d400
Info:MMU: updated fsr=0x107, far=0xfe95e400
Info:MMU: updated fsr=0x107, far=0xfe95f400
Info:MMU: updated fsr=0x107, far=0xfe960400
Info:MMU: updated fsr=0x107, far=0xfe961400
Info:MMU: updated fsr=0x107, far=0xfe962400
Info:MMU: updated fsr=0x107, far=0xfe963400
Info:MMU: updated fsr=0x107, far=0xfe964400
Info:MMU: updated fsr=0x107, far=0xfe965400
Info:MMU: updated fsr=0x107, far=0xfe966400
Info:MMU: updated fsr=0x107, far=0xfe967400
Info:MMU: updated fsr=0x107, far=0xfe968400
Info:MMU: updated fsr=0x107, far=0xfe969400
Info:MMU: updated fsr=0x107, far=0xfe96a400
Info:MMU: updated fsr=0x107, far=0xfe96b400
Info:MMU: updated fsr=0x107, far=0xfe96c400
Info:MMU: updated fsr=0x107, far=0xfe96d400
Info:MMU: updated fsr=0x107, far=0xfe96e400
Info:MMU: updated fsr=0x107, far=0xfe96f400
Info:MMU: updated fsr=0x107, far=0xfe970400
Info:MMU: updated fsr=0x107, far=0xfe971400
Info:MMU: updated fsr=0x107, far=0xfe972400
Info:MMU: updated fsr=0x107, far=0xfe973400
Info:MMU: updated fsr=0x107, far=0xfe974400
Info:MMU: updated fsr=0x107, far=0xfe975400
Info:MMU: updated fsr=0x107, far=0xfe976400
Info:MMU: updated fsr=0x107, far=0xfe977400
Info:MMU: updated fsr=0x107, far=0xfe978400
Info:MMU: updated fsr=0x107, far=0xfe979400
Info:MMU: updated fsr=0x107, far=0xfe97a400
Info:MMU: updated fsr=0x107, far=0xfe97b400
Info:MMU: updated fsr=0x107, far=0xfe97c400
Info:MMU: updated fsr=0x107, far=0xfe97d400
Info:MMU: updated fsr=0x107, far=0xfe97e400
Info:MMU: updated fsr=0x107, far=0xfe97f400
Info:MMU: updated fsr=0x107, far=0xfe980400
Info:MMU: updated fsr=0x107, far=0xfe981400
Info:MMU: updated fsr=0x107, far=0xfe982400
Info:MMU: updated fsr=0x107, far=0xfe983400
Info:MMU: updated fsr=0x107, far=0xfe984400
Info:MMU: updated fsr=0x107, far=0xfe985400
Info:MMU: updated fsr=0x107, far=0xfe986400
Info:MMU: updated fsr=0x107, far=0xfe987400
Info:MMU: updated fsr=0x107, far=0xfe988400
Info:MMU: updated fsr=0x107, far=0xfe989400
Info:MMU: updated fsr=0x107, far=0xfe98a400
Info:MMU: updated fsr=0x107, far=0xfe98b400
Info:MMU: updated fsr=0x107, far=0xfe98c400
Info:MMU: updated fsr=0x107, far=0xfe98d400
Info:MMU: updated fsr=0x107, far=0xfe98e400
Info:MMU: updated fsr=0x107, far=0xfe98f400
Info:MMU: updated fsr=0x107, far=0xfe990400
Info:MMU: updated fsr=0x107, far=0xfe991400
Info:MMU: updated fsr=0x107, far=0xfe992400
Info:MMU: updated fsr=0x107, far=0xfe993400
Info:MMU: updated fsr=0x107, far=0xfe994400
Info:MMU: updated fsr=0x107, far=0xfe995400
Info:MMU: updated fsr=0x107, far=0xfe996400
Info:MMU: updated fsr=0x107, far=0xfe997400
Info:MMU: updated fsr=0x107, far=0xfe998400
Info:MMU: updated fsr=0x107, far=0xfe999400
Info:MMU: updated fsr=0x107, far=0xfe99a400
Info:MMU: updated fsr=0x107, far=0xfe99b400
Info:MMU: updated fsr=0x107, far=0xfe99c400
Info:MMU: updated fsr=0x107, far=0xfe99d400
Info:MMU: updated fsr=0x107, far=0xfe99e400
Info:MMU: updated fsr=0x107, far=0xfe99f400
Info:MMU: updated fsr=0x107, far=0xfe9a0400
Info:MMU: updated fsr=0x107, far=0xfe9a1400
Info:MMU: updated fsr=0x107, far=0xfe9a2400
Info:MMU: updated fsr=0x107, far=0xfe9a3400
Info:MMU: updated fsr=0x107, far=0xfe9a4400
Info:MMU: updated fsr=0x107, far=0xfe9a5400
Info:MMU: updated fsr=0x107, far=0xfe9a6400
Info:MMU: updated fsr=0x107, far=0xfe9a7400
Info:MMU: updated fsr=0x107, far=0xfe9a8400
Info:MMU: updated fsr=0x107, far=0xfe9a9400
Info:MMU: updated fsr=0x107, far=0xfe9aa400
Info:MMU: updated fsr=0x107, far=0xfe9ab400
Info:MMU: updated fsr=0x107, far=0xfe9ac400
Info:MMU: updated fsr=0x107, far=0xfe9ad400
Info:MMU: updated fsr=0x107, far=0xfe9ae400
Info:MMU: updated fsr=0x107, far=0xfe9af400
Info:MMU: updated fsr=0x107, far=0xfe9b0400
Info:MMU: updated fsr=0x107, far=0xfe9b1400
Info:MMU: updated fsr=0x107, far=0xfe9b2400
Info:MMU: updated fsr=0x107, far=0xfe9b3400
Info:MMU: updated fsr=0x107, far=0xfe9b4400
Info:MMU: updated fsr=0x107, far=0xfe9b5400
Info:MMU: updated fsr=0x107, far=0xfe9b6400
Info:MMU: updated fsr=0x107, far=0xfe9b7400
Info:MMU: updated fsr=0x107, far=0xfe9b8400
Info:MMU: updated fsr=0x107, far=0xfe9b9400
Info:MMU: updated fsr=0x107, far=0xfe9ba400
Info:MMU: updated fsr=0x107, far=0xfe9bb400
Info:MMU: updated fsr=0x107, far=0xfe9bc400
Info:MMU: updated fsr=0x107, far=0xfe9bd400
Info:MMU: updated fsr=0x107, far=0xfe9be400
Info:MMU: updated fsr=0x107, far=0xfe9bf400
Info:MMU: updated fsr=0x107, far=0xfe9c0400
Info:MMU: updated fsr=0x107, far=0xfe9c1400
Info:MMU: updated fsr=0x107, far=0xfe9c2400
Info:MMU: updated fsr=0x107, far=0xfe9c3400
Info:MMU: updated fsr=0x107, far=0xfe9c4400
Info:MMU: updated fsr=0x107, far=0xfe9c5400
Info:MMU: updated fsr=0x107, far=0xfe9c6400
Info:MMU: updated fsr=0x107, far=0xfe9c7400
Info:MMU: updated fsr=0x107, far=0xfe9c8400
Info:MMU: updated fsr=0x107, far=0xfe9c9400
Info:MMU: updated fsr=0x107, far=0xfe9ca400
Info:MMU: updated fsr=0x107, far=0xfe9cb400
Info:MMU: updated fsr=0x107, far=0xfe9cc400
Info:MMU: updated fsr=0x107, far=0xfe9cd400
Info:MMU: updated fsr=0x107, far=0xfe9ce400
Info:MMU: updated fsr=0x107, far=0xfe9cf400
Info:MMU: updated fsr=0x107, far=0xfe9d0400
Info:MMU: updated fsr=0x107, far=0xfe9d1400
Info:MMU: updated fsr=0x107, far=0xfe9d2400
Info:MMU: updated fsr=0x107, far=0xfe9d3400
Info:MMU: updated fsr=0x107, far=0xfe9d4400
Info:MMU: updated fsr=0x107, far=0xfe9d5400
Info:MMU: updated fsr=0x107, far=0xfe9d6400
Info:MMU: updated fsr=0x107, far=0xfe9d7400
Info:MMU: updated fsr=0x107, far=0xfe9d8400
Info:MMU: updated fsr=0x107, far=0xfe9d9400
Info:MMU: updated fsr=0x107, far=0xfe9da400
Info:MMU: updated fsr=0x107, far=0xfe9db400
Info:MMU: updated fsr=0x107, far=0xfe9dc400
Info:MMU: updated fsr=0x107, far=0xfe9dd400
Info:MMU: updated fsr=0x107, far=0xfe9de400
Info:MMU: updated fsr=0x107, far=0xfe9df400
Info:MMU: updated fsr=0x107, far=0xfe9e0400
Info:MMU: updated fsr=0x107, far=0xfe9e1400
Info:MMU: updated fsr=0x107, far=0xfe9e2400
Info:MMU: updated fsr=0x107, far=0xfe9e3400
Info:MMU: updated fsr=0x107, far=0xfe9e4400
Info:MMU: updated fsr=0x107, far=0xfe9e5400
Info:MMU: updated fsr=0x107, far=0xfe9e6400
Info:MMU: updated fsr=0x107, far=0xfe9e7400
Info:MMU: updated fsr=0x107, far=0xfe9e8400
Info:MMU: updated fsr=0x107, far=0xfe9e9400
Info:MMU: updated fsr=0x107, far=0xfe9ea400
Info:MMU: updated fsr=0x107, far=0xfe9eb400
Info:MMU: updated fsr=0x107, far=0xfe9ec400
Info:MMU: updated fsr=0x107, far=0xfe9ed400
Info:MMU: updated fsr=0x107, far=0xfe9ee400
Info:MMU: updated fsr=0x107, far=0xfe9ef400
Info:MMU: updated fsr=0x107, far=0xfe9f0400
Info:MMU: updated fsr=0x107, far=0xfe9f1400
Info:MMU: updated fsr=0x107, far=0xfe9f2400
Info:MMU: updated fsr=0x107, far=0xfe9f3400
Info:MMU: updated fsr=0x107, far=0xfe9f4400
Info:MMU: updated fsr=0x107, far=0xfe9f5400
Info:MMU: updated fsr=0x107, far=0xfe9f6400
Info:MMU: updated fsr=0x107, far=0xfe9f7400
Info:MMU: updated fsr=0x107, far=0xfe9f8400
Info:MMU: updated fsr=0x107, far=0xfe9f9400
Info:MMU: updated fsr=0x107, far=0xfe9fa400
Info:MMU: updated fsr=0x107, far=0xfe9fb400
Info:MMU: updated fsr=0x107, far=0xfe9fc400
Info:MMU: updated fsr=0x107, far=0xfe9fd400
Info:MMU: updated fsr=0x107, far=0xfe9fe400
Info:MMU: updated fsr=0x107, far=0xfe9ff400
Info:MMU: updated fsr=0x107, far=0xfea00400
Info:MMU: updated fsr=0x107, far=0xfea01400
Info:MMU: updated fsr=0x107, far=0xfea02400
Info:MMU: updated fsr=0x107, far=0xfea03400
Info:MMU: updated fsr=0x107, far=0xfea04400
Info:MMU: updated fsr=0x107, far=0xfea05400
Info:MMU: updated fsr=0x107, far=0xfea06400
Info:MMU: updated fsr=0x107, far=0xfea07400
Info:MMU: updated fsr=0x107, far=0xfea08400
Info:MMU: updated fsr=0x107, far=0xfea09400
Info:MMU: updated fsr=0x107, far=0xfea0a400
Info:MMU: updated fsr=0x107, far=0xfea0b400
Info:MMU: updated fsr=0x107, far=0xfea0c400
Info:MMU: updated fsr=0x107, far=0xfea0d400
Info:MMU: updated fsr=0x107, far=0xfea0e400
Info:MMU: updated fsr=0x107, far=0xfea0f400
Info:MMU: updated fsr=0x107, far=0xfea10400
Info:MMU: updated fsr=0x107, far=0xfea11400
Info:MMU: updated fsr=0x107, far=0xfea12400
Info:MMU: updated fsr=0x107, far=0xfea13400
Info:MMU: updated fsr=0x107, far=0xfea14400
Info:MMU: updated fsr=0x107, far=0xfea15400
Info:MMU: updated fsr=0x107, far=0xfea16400
Info:MMU: updated fsr=0x107, far=0xfea17400
Info:MMU: updated fsr=0x107, far=0xfea18400
Info:MMU: updated fsr=0x107, far=0xfea19400
Info:MMU: updated fsr=0x107, far=0xfea1a400
Info:MMU: updated fsr=0x107, far=0xfea1b400
Info:MMU: updated fsr=0x107, far=0xfea1c400
Info:MMU: updated fsr=0x107, far=0xfea1d400
Info:MMU: updated fsr=0x107, far=0xfea1e400
Info:MMU: updated fsr=0x107, far=0xfea1f400
Info:MMU: updated fsr=0x107, far=0xfea20400
Info:MMU: updated fsr=0x107, far=0xfea21400
Info:MMU: updated fsr=0x107, far=0xfea22400
Info:MMU: updated fsr=0x107, far=0xfea23400
Info:MMU: updated fsr=0x107, far=0xfea24400
Info:MMU: updated fsr=0x107, far=0xfea25400
Info:MMU: updated fsr=0x107, far=0xfea26400
Info:MMU: updated fsr=0x107, far=0xfea27400
Info:MMU: updated fsr=0x107, far=0xfea28400
Info:MMU: updated fsr=0x107, far=0xfea29400
Info:MMU: updated fsr=0x107, far=0xfea2a400
Info:MMU: updated fsr=0x107, far=0xfea2b400
Info:MMU: updated fsr=0x107, far=0xfea2c400
Info:MMU: updated fsr=0x107, far=0xfea2d400
Info:MMU: updated fsr=0x107, far=0xfea2e400
Info:MMU: updated fsr=0x107, far=0xfea2f400
Info:MMU: updated fsr=0x107, far=0xfea30400
Info:MMU: updated fsr=0x107, far=0xfea31400
Info:MMU: updated fsr=0x107, far=0xfea32400
Info:MMU: updated fsr=0x107, far=0xfea33400
Info:MMU: updated fsr=0x107, far=0xfea34400
Info:MMU: updated fsr=0x107, far=0xfea35400
Info:MMU: updated fsr=0x107, far=0xfea36400
Info:MMU: updated fsr=0x107, far=0xfea37400
Info:MMU: updated fsr=0x107, far=0xfea38400
Info:MMU: updated fsr=0x107, far=0xfea39400
Info:MMU: updated fsr=0x107, far=0xfea3a400
Info:MMU: updated fsr=0x107, far=0xfea3b400
Info:MMU: updated fsr=0x107, far=0xfea3c400
Info:MMU: updated fsr=0x107, far=0xfea3d400
Info:MMU: updated fsr=0x107, far=0xfea3e400
Info:MMU: updated fsr=0x107, far=0xfea3f400
Info:MMU: updated fsr=0x107, far=0xfea40400
Info:MMU: updated fsr=0x107, far=0xfea41400
Info:MMU: updated fsr=0x107, far=0xfea42400
Info:MMU: updated fsr=0x107, far=0xfea43400
Info:MMU: updated fsr=0x107, far=0xfea44400
Info:MMU: updated fsr=0x107, far=0xfea45400
Info:MMU: updated fsr=0x107, far=0xfea46400
Info:MMU: updated fsr=0x107, far=0xfea47400
Info:MMU: updated fsr=0x107, far=0xfea48400
Info:MMU: updated fsr=0x107, far=0xfea49400
Info:MMU: updated fsr=0x107, far=0xfea4a400
Info:MMU: updated fsr=0x107, far=0xfea4b400
Info:MMU: updated fsr=0x107, far=0xfea4c400
Info:MMU: updated fsr=0x107, far=0xfea4d400
Info:MMU: updated fsr=0x107, far=0xfea4e400
Info:MMU: updated fsr=0x107, far=0xfea4f400
Info:MMU: updated fsr=0x107, far=0xfea50400
Info:MMU: updated fsr=0x107, far=0xfea51400
Info:MMU: updated fsr=0x107, far=0xfea52400
Info:MMU: updated fsr=0x107, far=0xfea53400
Info:MMU: updated fsr=0x107, far=0xfea54400
Info:MMU: updated fsr=0x107, far=0xfea55400
Info:MMU: updated fsr=0x107, far=0xfea56400
Info:MMU: updated fsr=0x107, far=0xfea57400
Info:MMU: updated fsr=0x107, far=0xfea58400
Info:MMU: updated fsr=0x107, far=0xfea59400
Info:MMU: updated fsr=0x107, far=0xfea5a400
Info:MMU: updated fsr=0x107, far=0xfea5b400
Info:MMU: updated fsr=0x107, far=0xfea5c400
Info:MMU: updated fsr=0x107, far=0xfea5d400
Info:MMU: updated fsr=0x107, far=0xfea5e400
Info:MMU: updated fsr=0x107, far=0xfea5f400
Info:MMU: updated fsr=0x107, far=0xfea60400
Info:MMU: updated fsr=0x107, far=0xfea61400
Info:MMU: updated fsr=0x107, far=0xfea62400
Info:MMU: updated fsr=0x107, far=0xfea63400
Info:MMU: updated fsr=0x107, far=0xfea64400
Info:MMU: updated fsr=0x107, far=0xfea65400
Info:MMU: updated fsr=0x107, far=0xfea66400
Info:MMU: updated fsr=0x107, far=0xfea67400
Info:MMU: updated fsr=0x107, far=0xfea68400
Info:MMU: updated fsr=0x107, far=0xfea69400
Info:MMU: updated fsr=0x107, far=0xfea6a400
Info:MMU: updated fsr=0x107, far=0xfea6b400
Info:MMU: updated fsr=0x107, far=0xfea6c400
Info:MMU: updated fsr=0x107, far=0xfea6d400
Info:MMU: updated fsr=0x107, far=0xfea6e400
Info:MMU: updated fsr=0x107, far=0xfea6f400
Info:MMU: updated fsr=0x107, far=0xfea70400
Info:MMU: updated fsr=0x107, far=0xfea71400
Info:MMU: updated fsr=0x107, far=0xfea72400
Info:MMU: updated fsr=0x107, far=0xfea73400
Info:MMU: updated fsr=0x107, far=0xfea74400
Info:MMU: updated fsr=0x107, far=0xfea75400
Info:MMU: updated fsr=0x107, far=0xfea76400
Info:MMU: updated fsr=0x107, far=0xfea77400
Info:MMU: updated fsr=0x107, far=0xfea78400
Info:MMU: updated fsr=0x107, far=0xfea79400
Info:MMU: updated fsr=0x107, far=0xfea7a400
Info:MMU: updated fsr=0x107, far=0xfea7b400
Info:MMU: updated fsr=0x107, far=0xfea7c400
Info:MMU: updated fsr=0x107, far=0xfea7d400
Info:MMU: updated fsr=0x107, far=0xfea7e400
Info:MMU: updated fsr=0x107, far=0xfea7f400
Info:MMU: updated fsr=0x107, far=0xfea80400
Info:MMU: updated fsr=0x107, far=0xfea81400
Info:MMU: updated fsr=0x107, far=0xfea82400
Info:MMU: updated fsr=0x107, far=0xfea83400
Info:MMU: updated fsr=0x107, far=0xfea84400
Info:MMU: updated fsr=0x107, far=0xfea85400
Info:MMU: updated fsr=0x107, far=0xfea86400
Info:MMU: updated fsr=0x107, far=0xfea87400
Info:MMU: updated fsr=0x107, far=0xfea88400
Info:MMU: updated fsr=0x107, far=0xfea89400
Info:MMU: updated fsr=0x107, far=0xfea8a400
Info:MMU: updated fsr=0x107, far=0xfea8b400
Info:MMU: updated fsr=0x107, far=0xfea8c400
Info:MMU: updated fsr=0x107, far=0xfea8d400
Info:MMU: updated fsr=0x107, far=0xfea8e400
Info:MMU: updated fsr=0x107, far=0xfea8f400
Info:MMU: updated fsr=0x107, far=0xfea90400
Info:MMU: updated fsr=0x107, far=0xfea91400
Info:MMU: updated fsr=0x107, far=0xfea92400
Info:MMU: updated fsr=0x107, far=0xfea93400
Info:MMU: updated fsr=0x107, far=0xfea94400
Info:MMU: updated fsr=0x107, far=0xfea95400
Info:MMU: updated fsr=0x107, far=0xfea96400
Info:MMU: updated fsr=0x107, far=0xfea97400
Info:MMU: updated fsr=0x107, far=0xfea98400
Info:MMU: updated fsr=0x107, far=0xfea99400
Info:MMU: updated fsr=0x107, far=0xfea9a400
Info:MMU: updated fsr=0x107, far=0xfea9b400
Info:MMU: updated fsr=0x107, far=0xfea9c400
Info:MMU: updated fsr=0x107, far=0xfea9d400
Info:MMU: updated fsr=0x107, far=0xfea9e400
Info:MMU: updated fsr=0x107, far=0xfea9f400
Info:MMU: updated fsr=0x107, far=0xfeaa0400
Info:MMU: updated fsr=0x107, far=0xfeaa1400
Info:MMU: updated fsr=0x107, far=0xfeaa2400
Info:MMU: updated fsr=0x107, far=0xfeaa3400
Info:MMU: updated fsr=0x107, far=0xfeaa4400
Info:MMU: updated fsr=0x107, far=0xfeaa5400
Info:MMU: updated fsr=0x107, far=0xfeaa6400
Info:MMU: updated fsr=0x107, far=0xfeaa7400
Info:MMU: updated fsr=0x107, far=0xfeaa8400
Info:MMU: updated fsr=0x107, far=0xfeaa9400
Info:MMU: updated fsr=0x107, far=0xfeaaa400
Info:MMU: updated fsr=0x107, far=0xfeaab400
Info:MMU: updated fsr=0x107, far=0xfeaac400
Info:MMU: updated fsr=0x107, far=0xfeaad400
Info:MMU: updated fsr=0x107, far=0xfeaae400
Info:MMU: updated fsr=0x107, far=0xfeaaf400
Info:MMU: updated fsr=0x107, far=0xfeab0400
Info:MMU: updated fsr=0x107, far=0xfeab1400
Info:MMU: updated fsr=0x107, far=0xfeab2400
Info:MMU: updated fsr=0x107, far=0xfeab3400
Info:MMU: updated fsr=0x107, far=0xfeab4400
Info:MMU: updated fsr=0x107, far=0xfeab5400
Info:MMU: updated fsr=0x107, far=0xfeab6400
Info:MMU: updated fsr=0x107, far=0xfeab7400
Info:MMU: updated fsr=0x107, far=0xfeab8400
Info:MMU: updated fsr=0x107, far=0xfeab9400
Info:MMU: updated fsr=0x107, far=0xfeaba400
Info:MMU: updated fsr=0x107, far=0xfeabb400
Info:MMU: updated fsr=0x107, far=0xfeabc400
Info:MMU: updated fsr=0x107, far=0xfeabd400
Info:MMU: updated fsr=0x107, far=0xfeabe400
Info:MMU: updated fsr=0x107, far=0xfeabf400
Info:MMU: updated fsr=0x107, far=0xfeac0400
Info:MMU: updated fsr=0x107, far=0xfeac1400
Info:MMU: updated fsr=0x107, far=0xfeac2400
Info:MMU: updated fsr=0x107, far=0xfeac3400
Info:MMU: updated fsr=0x107, far=0xfeac4400
Info:MMU: updated fsr=0x107, far=0xfeac5400
Info:MMU: updated fsr=0x107, far=0xfeac6400
Info:MMU: updated fsr=0x107, far=0xfeac7400
Info:MMU: updated fsr=0x107, far=0xfeac8400
Info:MMU: updated fsr=0x107, far=0xfeac9400
Info:MMU: updated fsr=0x107, far=0xfeaca400
Info:MMU: updated fsr=0x107, far=0xfeacb400
Info:MMU: updated fsr=0x107, far=0xfeacc400
Info:MMU: updated fsr=0x107, far=0xfeacd400
Info:MMU: updated fsr=0x107, far=0xfeace400
Info:MMU: updated fsr=0x107, far=0xfeacf400
Info:MMU: updated fsr=0x107, far=0xfead0400
Info:MMU: updated fsr=0x107, far=0xfead1400
Info:MMU: updated fsr=0x107, far=0xfead2400
Info:MMU: updated fsr=0x107, far=0xfead3400
Info:MMU: updated fsr=0x107, far=0xfead4400
Info:MMU: updated fsr=0x107, far=0xfead5400
Info:MMU: updated fsr=0x107, far=0xfead6400
Info:MMU: updated fsr=0x107, far=0xfead7400
Info:MMU: updated fsr=0x107, far=0xfead8400
Info:MMU: updated fsr=0x107, far=0xfead9400
Info:MMU: updated fsr=0x107, far=0xfeada400
Info:MMU: updated fsr=0x107, far=0xfeadb400
Info:MMU: updated fsr=0x107, far=0xfeadc400
Info:MMU: updated fsr=0x107, far=0xfeadd400
Info:MMU: updated fsr=0x107, far=0xfeade400
Info:MMU: updated fsr=0x107, far=0xfeadf400
Info:MMU: updated fsr=0x107, far=0xfeae0400
Info:MMU: updated fsr=0x107, far=0xfeae1400
Info:MMU: updated fsr=0x107, far=0xfeae2400
Info:MMU: updated fsr=0x107, far=0xfeae3400
Info:MMU: updated fsr=0x107, far=0xfeae4400
Info:MMU: updated fsr=0x107, far=0xfeae5400
Info:MMU: updated fsr=0x107, far=0xfeae6400
Info:MMU: updated fsr=0x107, far=0xfeae7400
Info:MMU: updated fsr=0x107, far=0xfeae8400
Info:MMU: updated fsr=0x107, far=0xfeae9400
Info:MMU: updated fsr=0x107, far=0xfeaea400
Info:MMU: updated fsr=0x107, far=0xfeaeb400
Info:MMU: updated fsr=0x107, far=0xfeaec400
Info:MMU: updated fsr=0x107, far=0xfeaed400
Info:MMU: updated fsr=0x107, far=0xfeaee400
Info:MMU: updated fsr=0x107, far=0xfeaef400
Info:MMU: updated fsr=0x107, far=0xfeaf0400
Info:MMU: updated fsr=0x107, far=0xfeaf1400
Info:MMU: updated fsr=0x107, far=0xfeaf2400
Info:MMU: updated fsr=0x107, far=0xfeaf3400
Info:MMU: updated fsr=0x107, far=0xfeaf4400
Info:MMU: updated fsr=0x107, far=0xfeaf5400
Info:MMU: updated fsr=0x107, far=0xfeaf6400
Info:MMU: updated fsr=0x107, far=0xfeaf7400
Info:MMU: updated fsr=0x107, far=0xfeaf8400
Info:MMU: updated fsr=0x107, far=0xfeaf9400
Info:MMU: updated fsr=0x107, far=0xfeafa400
Info:MMU: updated fsr=0x107, far=0xfeafb400
Info:MMU: updated fsr=0x107, far=0xfeafc400
Info:MMU: updated fsr=0x107, far=0xfeafd400
Info:MMU: updated fsr=0x107, far=0xfeafe400
Info:MMU: updated fsr=0x107, far=0xfeaff400
Info:MMU: updated fsr=0x107, far=0xfeb00400
Info:MMU: updated fsr=0x107, far=0xfeb01400
Info:MMU: updated fsr=0x107, far=0xfeb02400
Info:MMU: updated fsr=0x107, far=0xfeb03400
Info:MMU: updated fsr=0x107, far=0xfeb04400
Info:MMU: updated fsr=0x107, far=0xfeb05400
Info:MMU: updated fsr=0x107, far=0xfeb06400
Info:MMU: updated fsr=0x107, far=0xfeb07400
Info:MMU: updated fsr=0x107, far=0xfeb08400
Info:MMU: updated fsr=0x107, far=0xfeb09400
Info:MMU: updated fsr=0x107, far=0xfeb0a400
Info:MMU: updated fsr=0x107, far=0xfeb0b400
Info:MMU: updated fsr=0x107, far=0xfeb0c400
Info:MMU: updated fsr=0x107, far=0xfeb0d400
Info:MMU: updated fsr=0x107, far=0xfeb0e400
Info:MMU: updated fsr=0x107, far=0xfeb0f400
Info:MMU: updated fsr=0x107, far=0xfeb10400
Info:MMU: updated fsr=0x107, far=0xfeb11400
Info:MMU: updated fsr=0x107, far=0xfeb12400
Info:MMU: updated fsr=0x107, far=0xfeb13400
Info:MMU: updated fsr=0x107, far=0xfeb14400
Info:MMU: updated fsr=0x107, far=0xfeb15400
Info:MMU: updated fsr=0x107, far=0xfeb16400
Info:MMU: updated fsr=0x107, far=0xfeb17400
Info:MMU: updated fsr=0x107, far=0xfeb18400
Info:MMU: updated fsr=0x107, far=0xfeb19400
Info:MMU: updated fsr=0x107, far=0xfeb1a400
Info:MMU: updated fsr=0x107, far=0xfeb1b400
Info:MMU: updated fsr=0x107, far=0xfeb1c400
Info:MMU: updated fsr=0x107, far=0xfeb1d400
Info:MMU: updated fsr=0x107, far=0xfeb1e400
Info:MMU: updated fsr=0x107, far=0xfeb1f400
Info:MMU: updated fsr=0x107, far=0xfeb20400
Info:MMU: updated fsr=0x107, far=0xfeb21400
Info:MMU: updated fsr=0x107, far=0xfeb22400
Info:MMU: updated fsr=0x107, far=0xfeb23400
Info:MMU: updated fsr=0x107, far=0xfeb24400
Info:MMU: updated fsr=0x107, far=0xfeb25400
Info:MMU: updated fsr=0x107, far=0xfeb26400
Info:MMU: updated fsr=0x107, far=0xfeb27400
Info:MMU: updated fsr=0x107, far=0xfeb28400
Info:MMU: updated fsr=0x107, far=0xfeb29400
Info:MMU: updated fsr=0x107, far=0xfeb2a400
Info:MMU: updated fsr=0x107, far=0xfeb2b400
Info:MMU: updated fsr=0x107, far=0xfeb2c400
Info:MMU: updated fsr=0x107, far=0xfeb2d400
Info:MMU: updated fsr=0x107, far=0xfeb2e400
Info:MMU: updated fsr=0x107, far=0xfeb2f400
Info:MMU: updated fsr=0x107, far=0xfeb30400
Info:MMU: updated fsr=0x107, far=0xfeb31400
Info:MMU: updated fsr=0x107, far=0xfeb32400
Info:MMU: updated fsr=0x107, far=0xfeb33400
Info:MMU: updated fsr=0x107, far=0xfeb34400
Info:MMU: updated fsr=0x107, far=0xfeb35400
Info:MMU: updated fsr=0x107, far=0xfeb36400
Info:MMU: updated fsr=0x107, far=0xfeb37400
Info:MMU: updated fsr=0x107, far=0xfeb38400
Info:MMU: updated fsr=0x107, far=0xfeb39400
Info:MMU: updated fsr=0x107, far=0xfeb3a400
Info:MMU: updated fsr=0x107, far=0xfeb3b400
Info:MMU: updated fsr=0x107, far=0xfeb3c400
Info:MMU: updated fsr=0x107, far=0xfeb3d400
Info:MMU: updated fsr=0x107, far=0xfeb3e400
Info:MMU: updated fsr=0x107, far=0xfeb3f400
Info:MMU: updated fsr=0x107, far=0xfeb40400
Info:MMU: updated fsr=0x107, far=0xfeb41400
Info:MMU: updated fsr=0x107, far=0xfeb42400
Info:MMU: updated fsr=0x107, far=0xfeb43400
Info:MMU: updated fsr=0x107, far=0xfeb44400
Info:MMU: updated fsr=0x107, far=0xfeb45400
Info:MMU: updated fsr=0x107, far=0xfeb46400
Info:MMU: updated fsr=0x107, far=0xfeb47400
Info:MMU: updated fsr=0x107, far=0xfeb48400
Info:MMU: updated fsr=0x107, far=0xfeb49400
Info:MMU: updated fsr=0x107, far=0xfeb4a400
Info:MMU: updated fsr=0x107, far=0xfeb4b400
Info:MMU: updated fsr=0x107, far=0xfeb4c400
Info:MMU: updated fsr=0x107, far=0xfeb4d400
Info:MMU: updated fsr=0x107, far=0xfeb4e400
Info:MMU: updated fsr=0x107, far=0xfeb4f400
Info:MMU: updated fsr=0x107, far=0xfeb50400
Info:MMU: updated fsr=0x107, far=0xfeb51400
Info:MMU: updated fsr=0x107, far=0xfeb52400
Info:MMU: updated fsr=0x107, far=0xfeb53400
Info:MMU: updated fsr=0x107, far=0xfeb54400
Info:MMU: updated fsr=0x107, far=0xfeb55400
Info:MMU: updated fsr=0x107, far=0xfeb56400
Info:MMU: updated fsr=0x107, far=0xfeb57400
Info:MMU: updated fsr=0x107, far=0xfeb58400
Info:MMU: updated fsr=0x107, far=0xfeb59400
Info:MMU: updated fsr=0x107, far=0xfeb5a400
Info:MMU: updated fsr=0x107, far=0xfeb5b400
Info:MMU: updated fsr=0x107, far=0xfeb5c400
Info:MMU: updated fsr=0x107, far=0xfeb5d400
Info:MMU: updated fsr=0x107, far=0xfeb5e400
Info:MMU: updated fsr=0x107, far=0xfeb5f400
Info:MMU: updated fsr=0x107, far=0xfeb60400
Info:MMU: updated fsr=0x107, far=0xfeb61400
Info:MMU: updated fsr=0x107, far=0xfeb62400
Info:MMU: updated fsr=0x107, far=0xfeb63400
Info:MMU: updated fsr=0x107, far=0xfeb64400
Info:MMU: updated fsr=0x107, far=0xfeb65400
Info:MMU: updated fsr=0x107, far=0xfeb66400
Info:MMU: updated fsr=0x107, far=0xfeb67400
Info:MMU: updated fsr=0x107, far=0xfeb68400
Info:MMU: updated fsr=0x107, far=0xfeb69400
Info:MMU: updated fsr=0x107, far=0xfeb6a400
Info:MMU: updated fsr=0x107, far=0xfeb6b400
Info:MMU: updated fsr=0x107, far=0xfeb6c400
Info:MMU: updated fsr=0x107, far=0xfeb6d400
Info:MMU: updated fsr=0x107, far=0xfeb6e400
Info:MMU: updated fsr=0x107, far=0xfeb6f400
Info:MMU: updated fsr=0x107, far=0xfeb70400
Info:MMU: updated fsr=0x107, far=0xfeb71400
Info:MMU: updated fsr=0x107, far=0xfeb72400
Info:MMU: updated fsr=0x107, far=0xfeb73400
Info:MMU: updated fsr=0x107, far=0xfeb74400
Info:MMU: updated fsr=0x107, far=0xfeb75400
Info:MMU: updated fsr=0x107, far=0xfeb76400
Info:MMU: updated fsr=0x107, far=0xfeb77400
Info:MMU: updated fsr=0x107, far=0xfeb78400
Info:MMU: updated fsr=0x107, far=0xfeb79400
Info:MMU: updated fsr=0x107, far=0xfeb7a400
Info:MMU: updated fsr=0x107, far=0xfeb7b400
Info:MMU: updated fsr=0x107, far=0xfeb7c400
Info:MMU: updated fsr=0x107, far=0xfeb7d400
Info:MMU: updated fsr=0x107, far=0xfeb7e400
Info:MMU: updated fsr=0x107, far=0xfeb7f400
Info:MMU: updated fsr=0x107, far=0xfeb80400
Info:MMU: updated fsr=0x107, far=0xfeb81400
Info:MMU: updated fsr=0x107, far=0xfeb82400
Info:MMU: updated fsr=0x107, far=0xfeb83400
Info:MMU: updated fsr=0x107, far=0xfeb84400
Info:MMU: updated fsr=0x107, far=0xfeb85400
Info:MMU: updated fsr=0x107, far=0xfeb86400
Info:MMU: updated fsr=0x107, far=0xfeb87400
Info:MMU: updated fsr=0x107, far=0xfeb88400
Info:MMU: updated fsr=0x107, far=0xfeb89400
Info:MMU: updated fsr=0x107, far=0xfeb8a400
Info:MMU: updated fsr=0x107, far=0xfeb8b400
Info:MMU: updated fsr=0x107, far=0xfeb8c400
Info:MMU: updated fsr=0x107, far=0xfeb8d400
Info:MMU: updated fsr=0x107, far=0xfeb8e400
Info:MMU: updated fsr=0x107, far=0xfeb8f400
Info:MMU: updated fsr=0x107, far=0xfeb90400
Info:MMU: updated fsr=0x107, far=0xfeb91400
Info:MMU: updated fsr=0x107, far=0xfeb92400
Info:MMU: updated fsr=0x107, far=0xfeb93400
Info:MMU: updated fsr=0x107, far=0xfeb94400
Info:MMU: updated fsr=0x107, far=0xfeb95400
Info:MMU: updated fsr=0x107, far=0xfeb96400
Info:MMU: updated fsr=0x107, far=0xfeb97400
Info:MMU: updated fsr=0x107, far=0xfeb98400
Info:MMU: updated fsr=0x107, far=0xfeb99400
Info:MMU: updated fsr=0x107, far=0xfeb9a400
Info:MMU: updated fsr=0x107, far=0xfeb9b400
Info:MMU: updated fsr=0x107, far=0xfeb9c400
Info:MMU: updated fsr=0x107, far=0xfeb9d400
Info:MMU: updated fsr=0x107, far=0xfeb9e400
Info:MMU: updated fsr=0x107, far=0xfeb9f400
Info:MMU: updated fsr=0x107, far=0xfeba0400
Info:MMU: updated fsr=0x107, far=0xfeba1400
Info:MMU: updated fsr=0x107, far=0xfeba2400
Info:MMU: updated fsr=0x107, far=0xfeba3400
Info:MMU: updated fsr=0x107, far=0xfeba4400
Info:MMU: updated fsr=0x107, far=0xfeba5400
Info:MMU: updated fsr=0x107, far=0xfeba6400
Info:MMU: updated fsr=0x107, far=0xfeba7400
Info:MMU: updated fsr=0x107, far=0xfeba8400
Info:MMU: updated fsr=0x107, far=0xfeba9400
Info:MMU: updated fsr=0x107, far=0xfebaa400
Info:MMU: updated fsr=0x107, far=0xfebab400
Info:MMU: updated fsr=0x107, far=0xfebac400
Info:MMU: updated fsr=0x107, far=0xfebad400
Info:MMU: updated fsr=0x107, far=0xfebae400
Info:MMU: updated fsr=0x107, far=0xfebaf400
Info:MMU: updated fsr=0x107, far=0xfebb0400
Info:MMU: updated fsr=0x107, far=0xfebb1400
Info:MMU: updated fsr=0x107, far=0xfebb2400
Info:MMU: updated fsr=0x107, far=0xfebb3400
Info:MMU: updated fsr=0x107, far=0xfebb4400
Info:MMU: updated fsr=0x107, far=0xfebb5400
Info:MMU: updated fsr=0x107, far=0xfebb6400
Info:MMU: updated fsr=0x107, far=0xfebb7400
Info:MMU: updated fsr=0x107, far=0xfebb8400
Info:MMU: updated fsr=0x107, far=0xfebb9400
Info:MMU: updated fsr=0x107, far=0xfebba400
Info:MMU: updated fsr=0x107, far=0xfebbb400
Info:MMU: updated fsr=0x107, far=0xfebbc400
Info:MMU: updated fsr=0x107, far=0xfebbd400
Info:MMU: updated fsr=0x107, far=0xfebbe400
Info:MMU: updated fsr=0x107, far=0xfebbf400
Info:MMU: updated fsr=0x107, far=0xfebc0400
Info:MMU: updated fsr=0x107, far=0xfebc1400
Info:MMU: updated fsr=0x107, far=0xfebc2400
Info:MMU: updated fsr=0x107, far=0xfebc3400
Info:MMU: updated fsr=0x107, far=0xfebc4400
Info:MMU: updated fsr=0x107, far=0xfebc5400
Info:MMU: updated fsr=0x107, far=0xfebc6400
Info:MMU: updated fsr=0x107, far=0xfebc7400
Info:MMU: updated fsr=0x107, far=0xfebc8400
Info:MMU: updated fsr=0x107, far=0xfebc9400
Info:MMU: updated fsr=0x107, far=0xfebca400
Info:MMU: updated fsr=0x107, far=0xfebcb400
Info:MMU: updated fsr=0x107, far=0xfebcc400
Info:MMU: updated fsr=0x107, far=0xfebcd400
Info:MMU: updated fsr=0x107, far=0xfebce400
Info:MMU: updated fsr=0x107, far=0xfebcf400
Info:MMU: updated fsr=0x107, far=0xfebd0400
Info:MMU: updated fsr=0x107, far=0xfebd1400
Info:MMU: updated fsr=0x107, far=0xfebd2400
Info:MMU: updated fsr=0x107, far=0xfebd3400
Info:MMU: updated fsr=0x107, far=0xfebd4400
Info:MMU: updated fsr=0x107, far=0xfebd5400
Info:MMU: updated fsr=0x107, far=0xfebd6400
Info:MMU: updated fsr=0x107, far=0xfebd7400
Info:MMU: updated fsr=0x107, far=0xfebd8400
Info:MMU: updated fsr=0x107, far=0xfebd9400
Info:MMU: updated fsr=0x107, far=0xfebda400
Info:MMU: updated fsr=0x107, far=0xfebdb400
Info:MMU: updated fsr=0x107, far=0xfebdc400
Info:MMU: updated fsr=0x107, far=0xfebdd400
Info:MMU: updated fsr=0x107, far=0xfebde400
Info:MMU: updated fsr=0x107, far=0xfebdf400
Info:MMU: updated fsr=0x107, far=0xfebe0400
Info:MMU: updated fsr=0x107, far=0xfebe1400
Info:MMU: updated fsr=0x107, far=0xfebe2400
Info:MMU: updated fsr=0x107, far=0xfebe3400
Info:MMU: updated fsr=0x107, far=0xfebe4400
Info:MMU: updated fsr=0x107, far=0xfebe5400
Info:MMU: updated fsr=0x107, far=0xfebe6400
Info:MMU: updated fsr=0x107, far=0xfebe7400
Info:MMU: updated fsr=0x107, far=0xfebe8400
Info:MMU: updated fsr=0x107, far=0xfebe9400
Info:MMU: updated fsr=0x107, far=0xfebea400
Info:MMU: updated fsr=0x107, far=0xfebeb400
Info:MMU: updated fsr=0x107, far=0xfebec400
Info:MMU: updated fsr=0x107, far=0xfebed400
Info:MMU: updated fsr=0x107, far=0xfebee400
Info:MMU: updated fsr=0x107, far=0xfebef400
Info:MMU: updated fsr=0x107, far=0xfebf0400
Info:MMU: updated fsr=0x107, far=0xfebf1400
Info:MMU: updated fsr=0x107, far=0xfebf2400
Info:MMU: updated fsr=0x107, far=0xfebf3400
Info:MMU: updated fsr=0x107, far=0xfebf4400
Info:MMU: updated fsr=0x107, far=0xfebf5400
Info:MMU: updated fsr=0x107, far=0xfebf6400
Info:MMU: updated fsr=0x107, far=0xfebf7400
Info:MMU: updated fsr=0x107, far=0xfebf8400
Info:MMU: updated fsr=0x107, far=0xfebf9400
Info:MMU: updated fsr=0x107, far=0xfebfa400
Info:MMU: updated fsr=0x107, far=0xfebfb400
Info:MMU: updated fsr=0x107, far=0xfebfc400
Info:MMU: updated fsr=0x107, far=0xfebfd400
Info:MMU: updated fsr=0x107, far=0xfebfe400
Info:MMU: updated fsr=0x107, far=0xfebff400
Info:MMU: updated fsr=0x107, far=0xfec00400
Info:MMU: updated fsr=0x107, far=0xfec01400
Info:MMU: updated fsr=0x107, far=0xfec02400
Info:MMU: updated fsr=0x107, far=0xfec03400
Info:MMU: updated fsr=0x107, far=0xfec04400
Info:MMU: updated fsr=0x107, far=0xfec05400
Info:MMU: updated fsr=0x107, far=0xfec06400
Info:MMU: updated fsr=0x107, far=0xfec07400
Info:MMU: updated fsr=0x107, far=0xfec08400
Info:MMU: updated fsr=0x107, far=0xfec09400
Info:MMU: updated fsr=0x107, far=0xfec0a400
Info:MMU: updated fsr=0x107, far=0xfec0b400
Info:MMU: updated fsr=0x107, far=0xfec0c400
Info:MMU: updated fsr=0x107, far=0xfec0d400
Info:MMU: updated fsr=0x107, far=0xfec0e400
Info:MMU: updated fsr=0x107, far=0xfec0f400
Info:MMU: updated fsr=0x107, far=0xfec10400
Info:MMU: updated fsr=0x107, far=0xfec11400
Info:MMU: updated fsr=0x107, far=0xfec12400
Info:MMU: updated fsr=0x107, far=0xfec13400
Info:MMU: updated fsr=0x107, far=0xfec14400
Info:MMU: updated fsr=0x107, far=0xfec15400
Info:MMU: updated fsr=0x107, far=0xfec16400
Info:MMU: updated fsr=0x107, far=0xfec17400
Info:MMU: updated fsr=0x107, far=0xfec18400
Info:MMU: updated fsr=0x107, far=0xfec19400
Info:MMU: updated fsr=0x107, far=0xfec1a400
Info:MMU: updated fsr=0x107, far=0xfec1b400
Info:MMU: updated fsr=0x107, far=0xfec1c400
Info:MMU: updated fsr=0x107, far=0xfec1d400
Info:MMU: updated fsr=0x107, far=0xfec1e400
Info:MMU: updated fsr=0x107, far=0xfec1f400
Info:MMU: updated fsr=0x107, far=0xfec20400
Info:MMU: updated fsr=0x107, far=0xfec21400
Info:MMU: updated fsr=0x107, far=0xfec22400
Info:MMU: updated fsr=0x107, far=0xfec23400
Info:MMU: updated fsr=0x107, far=0xfec24400
Info:MMU: updated fsr=0x107, far=0xfec25400
Info:MMU: updated fsr=0x107, far=0xfec26400
Info:MMU: updated fsr=0x107, far=0xfec27400
Info:MMU: updated fsr=0x107, far=0xfec28400
Info:MMU: updated fsr=0x107, far=0xfec29400
Info:MMU: updated fsr=0x107, far=0xfec2a400
Info:MMU: updated fsr=0x107, far=0xfec2b400
Info:MMU: updated fsr=0x107, far=0xfec2c400
Info:MMU: updated fsr=0x107, far=0xfec2d400
Info:MMU: updated fsr=0x107, far=0xfec2e400
Info:MMU: updated fsr=0x107, far=0xfec2f400
Info:MMU: updated fsr=0x107, far=0xfec30400
Info:MMU: updated fsr=0x107, far=0xfec31400
Info:MMU: updated fsr=0x107, far=0xfec32400
Info:MMU: updated fsr=0x107, far=0xfec33400
Info:MMU: updated fsr=0x107, far=0xfec34400
Info:MMU: updated fsr=0x107, far=0xfec35400
Info:MMU: updated fsr=0x107, far=0xfec36400
Info:MMU: updated fsr=0x107, far=0xfec37400
Info:MMU: updated fsr=0x107, far=0xfec38400
Info:MMU: updated fsr=0x107, far=0xfec39400
Info:MMU: updated fsr=0x107, far=0xfec3a400
Info:MMU: updated fsr=0x107, far=0xfec3b400
Info:MMU: updated fsr=0x107, far=0xfec3c400
Info:MMU: updated fsr=0x107, far=0xfec3d400
Info:MMU: updated fsr=0x107, far=0xfec3e400
Info:MMU: updated fsr=0x107, far=0xfec3f400
Info:MMU: updated fsr=0x107, far=0xfec40400
Info:MMU: updated fsr=0x107, far=0xfec41400
Info:MMU: updated fsr=0x107, far=0xfec42400
Info:MMU: updated fsr=0x107, far=0xfec43400
Info:MMU: updated fsr=0x107, far=0xfec44400
Info:MMU: updated fsr=0x107, far=0xfec45400
Info:MMU: updated fsr=0x107, far=0xfec46400
Info:MMU: updated fsr=0x107, far=0xfec47400
Info:MMU: updated fsr=0x107, far=0xfec48400
Info:MMU: updated fsr=0x107, far=0xfec49400
Info:MMU: updated fsr=0x107, far=0xfec4a400
Info:MMU: updated fsr=0x107, far=0xfec4b400
Info:MMU: updated fsr=0x107, far=0xfec4c400
Info:MMU: updated fsr=0x107, far=0xfec4d400
Info:MMU: updated fsr=0x107, far=0xfec4e400
Info:MMU: updated fsr=0x107, far=0xfec4f400
Info:MMU: updated fsr=0x107, far=0xfec50400
Info:MMU: updated fsr=0x107, far=0xfec51400
Info:MMU: updated fsr=0x107, far=0xfec52400
Info:MMU: updated fsr=0x107, far=0xfec53400
Info:MMU: updated fsr=0x107, far=0xfec54400
Info:MMU: updated fsr=0x107, far=0xfec55400
Info:MMU: updated fsr=0x107, far=0xfec56400
Info:MMU: updated fsr=0x107, far=0xfec57400
Info:MMU: updated fsr=0x107, far=0xfec58400
Info:MMU: updated fsr=0x107, far=0xfec59400
Info:MMU: updated fsr=0x107, far=0xfec5a400
Info:MMU: updated fsr=0x107, far=0xfec5b400
Info:MMU: updated fsr=0x107, far=0xfec5c400
Info:MMU: updated fsr=0x107, far=0xfec5d400
Info:MMU: updated fsr=0x107, far=0xfec5e400
Info:MMU: updated fsr=0x107, far=0xfec5f400
Info:MMU: updated fsr=0x107, far=0xfec60400
Info:MMU: updated fsr=0x107, far=0xfec61400
Info:MMU: updated fsr=0x107, far=0xfec62400
Info:MMU: updated fsr=0x107, far=0xfec63400
Info:MMU: updated fsr=0x107, far=0xfec64400
Info:MMU: updated fsr=0x107, far=0xfec65400
Info:MMU: updated fsr=0x107, far=0xfec66400
Info:MMU: updated fsr=0x107, far=0xfec67400
Info:MMU: updated fsr=0x107, far=0xfec68400
Info:MMU: updated fsr=0x107, far=0xfec69400
Info:MMU: updated fsr=0x107, far=0xfec6a400
Info:MMU: updated fsr=0x107, far=0xfec6b400
Info:MMU: updated fsr=0x107, far=0xfec6c400
Info:MMU: updated fsr=0x107, far=0xfec6d400
Info:MMU: updated fsr=0x107, far=0xfec6e400
Info:MMU: updated fsr=0x107, far=0xfec6f400
Info:MMU: updated fsr=0x107, far=0xfec70400
Info:MMU: updated fsr=0x107, far=0xfec71400
Info:MMU: updated fsr=0x107, far=0xfec72400
Info:MMU: updated fsr=0x107, far=0xfec73400
Info:MMU: updated fsr=0x107, far=0xfec74400
Info:MMU: updated fsr=0x107, far=0xfec75400
Info:MMU: updated fsr=0x107, far=0xfec76400
Info:MMU: updated fsr=0x107, far=0xfec77400
Info:MMU: updated fsr=0x107, far=0xfec78400
Info:MMU: updated fsr=0x107, far=0xfec79400
Info:MMU: updated fsr=0x107, far=0xfec7a400
Info:MMU: updated fsr=0x107, far=0xfec7b400
Info:MMU: updated fsr=0x107, far=0xfec7c400
Info:MMU: updated fsr=0x107, far=0xfec7d400
Info:MMU: updated fsr=0x107, far=0xfec7e400
Info:MMU: updated fsr=0x107, far=0xfec7f400
Info:MMU: updated fsr=0x107, far=0xfec80400
Info:MMU: updated fsr=0x107, far=0xfec81400
Info:MMU: updated fsr=0x107, far=0xfec82400
Info:MMU: updated fsr=0x107, far=0xfec83400
Info:MMU: updated fsr=0x107, far=0xfec84400
Info:MMU: updated fsr=0x107, far=0xfec85400
Info:MMU: updated fsr=0x107, far=0xfec86400
Info:MMU: updated fsr=0x107, far=0xfec87400
Info:MMU: updated fsr=0x107, far=0xfec88400
Info:MMU: updated fsr=0x107, far=0xfec89400
Info:MMU: updated fsr=0x107, far=0xfec8a400
Info:MMU: updated fsr=0x107, far=0xfec8b400
Info:MMU: updated fsr=0x107, far=0xfec8c400
Info:MMU: updated fsr=0x107, far=0xfec8d400
Info:MMU: updated fsr=0x107, far=0xfec8e400
Info:MMU: updated fsr=0x107, far=0xfec8f400
Info:MMU: updated fsr=0x107, far=0xfec90400
Info:MMU: updated fsr=0x107, far=0xfec91400
Info:MMU: updated fsr=0x107, far=0xfec92400
Info:MMU: updated fsr=0x107, far=0xfec93400
Info:MMU: updated fsr=0x107, far=0xfec94400
Info:MMU: updated fsr=0x107, far=0xfec95400
Info:MMU: updated fsr=0x107, far=0xfec96400
Info:MMU: updated fsr=0x107, far=0xfec97400
Info:MMU: updated fsr=0x107, far=0xfec98400
Info:MMU: updated fsr=0x107, far=0xfec99400
Info:MMU: updated fsr=0x107, far=0xfec9a400
Info:MMU: updated fsr=0x107, far=0xfec9b400
Info:MMU: updated fsr=0x107, far=0xfec9c400
Info:MMU: updated fsr=0x107, far=0xfec9d400
Info:MMU: updated fsr=0x107, far=0xfec9e400
Info:MMU: updated fsr=0x107, far=0xfec9f400
Info:MMU: updated fsr=0x107, far=0xfeca0400
Info:MMU: updated fsr=0x107, far=0xfeca1400
Info:MMU: updated fsr=0x107, far=0xfeca2400
Info:MMU: updated fsr=0x107, far=0xfeca3400
Info:MMU: updated fsr=0x107, far=0xfeca4400
Info:MMU: updated fsr=0x107, far=0xfeca5400
Info:MMU: updated fsr=0x107, far=0xfeca6400
Info:MMU: updated fsr=0x107, far=0xfeca7400
Info:MMU: updated fsr=0x107, far=0xfeca8400
Info:MMU: updated fsr=0x107, far=0xfeca9400
Info:MMU: updated fsr=0x107, far=0xfecaa400
Info:MMU: updated fsr=0x107, far=0xfecab400
Info:MMU: updated fsr=0x107, far=0xfecac400
Info:MMU: updated fsr=0x107, far=0xfecad400
Info:MMU: updated fsr=0x107, far=0xfecae400
Info:MMU: updated fsr=0x107, far=0xfecaf400
Info:MMU: updated fsr=0x107, far=0xfecb0400
Info:MMU: updated fsr=0x107, far=0xfecb1400
Info:MMU: updated fsr=0x107, far=0xfecb2400
Info:MMU: updated fsr=0x107, far=0xfecb3400
Info:MMU: updated fsr=0x107, far=0xfecb4400
Info:MMU: updated fsr=0x107, far=0xfecb5400
Info:MMU: updated fsr=0x107, far=0xfecb6400
Info:MMU: updated fsr=0x107, far=0xfecb7400
Info:MMU: updated fsr=0x107, far=0xfecb8400
Info:MMU: updated fsr=0x107, far=0xfecb9400
Info:MMU: updated fsr=0x107, far=0xfecba400
Info:MMU: updated fsr=0x107, far=0xfecbb400
Info:MMU: updated fsr=0x107, far=0xfecbc400
Info:MMU: updated fsr=0x107, far=0xfecbd400
Info:MMU: updated fsr=0x107, far=0xfecbe400
Info:MMU: updated fsr=0x107, far=0xfecbf400
Info:MMU: updated fsr=0x107, far=0xfecc0400
Info:MMU: updated fsr=0x107, far=0xfecc1400
Info:MMU: updated fsr=0x107, far=0xfecc2400
Info:MMU: updated fsr=0x107, far=0xfecc3400
Info:MMU: updated fsr=0x107, far=0xfecc4400
Info:MMU: updated fsr=0x107, far=0xfecc5400
Info:MMU: updated fsr=0x107, far=0xfecc6400
Info:MMU: updated fsr=0x107, far=0xfecc7400
Info:MMU: updated fsr=0x107, far=0xfecc8400
Info:MMU: updated fsr=0x107, far=0xfecc9400
Info:MMU: updated fsr=0x107, far=0xfecca400
Info:MMU: updated fsr=0x107, far=0xfeccb400
Info:MMU: updated fsr=0x107, far=0xfeccc400
Info:MMU: updated fsr=0x107, far=0xfeccd400
Info:MMU: updated fsr=0x107, far=0xfecce400
Info:MMU: updated fsr=0x107, far=0xfeccf400
Info:MMU: updated fsr=0x107, far=0xfecd0400
Info:MMU: updated fsr=0x107, far=0xfecd1400
Info:MMU: updated fsr=0x107, far=0xfecd2400
Info:MMU: updated fsr=0x107, far=0xfecd3400
Info:MMU: updated fsr=0x107, far=0xfecd4400
Info:MMU: updated fsr=0x107, far=0xfecd5400
Info:MMU: updated fsr=0x107, far=0xfecd6400
Info:MMU: updated fsr=0x107, far=0xfecd7400
Info:MMU: updated fsr=0x107, far=0xfecd8400
Info:MMU: updated fsr=0x107, far=0xfecd9400
Info:MMU: updated fsr=0x107, far=0xfecda400
Info:MMU: updated fsr=0x107, far=0xfecdb400
Info:MMU: updated fsr=0x107, far=0xfecdc400
Info:MMU: updated fsr=0x107, far=0xfecdd400
Info:MMU: updated fsr=0x107, far=0xfecde400
Info:MMU: updated fsr=0x107, far=0xfecdf400
Info:MMU: updated fsr=0x107, far=0xfece0400
Info:MMU: updated fsr=0x107, far=0xfece1400
Info:MMU: updated fsr=0x107, far=0xfece2400
Info:MMU: updated fsr=0x107, far=0xfece3400
Info:MMU: updated fsr=0x107, far=0xfece4400
Info:MMU: updated fsr=0x107, far=0xfece5400
Info:MMU: updated fsr=0x107, far=0xfece6400
Info:MMU: updated fsr=0x107, far=0xfece7400
Info:MMU: updated fsr=0x107, far=0xfece8400
Info:MMU: updated fsr=0x107, far=0xfece9400
Info:MMU: updated fsr=0x107, far=0xfecea400
Info:MMU: updated fsr=0x107, far=0xfeceb400
Info:MMU: updated fsr=0x107, far=0xfecec400
Info:MMU: updated fsr=0x107, far=0xfeced400
Info:MMU: updated fsr=0x107, far=0xfecee400
Info:MMU: updated fsr=0x107, far=0xfecef400
Info:MMU: updated fsr=0x107, far=0xfecf0400
Info:MMU: updated fsr=0x107, far=0xfecf1400
Info:MMU: updated fsr=0x107, far=0xfecf2400
Info:MMU: updated fsr=0x107, far=0xfecf3400
Info:MMU: updated fsr=0x107, far=0xfecf4400
Info:MMU: updated fsr=0x107, far=0xfecf5400
Info:MMU: updated fsr=0x107, far=0xfecf6400
Info:MMU: updated fsr=0x107, far=0xfecf7400
Info:MMU: updated fsr=0x107, far=0xfecf8400
Info:MMU: updated fsr=0x107, far=0xfecf9400
Info:MMU: updated fsr=0x107, far=0xfecfa400
Info:MMU: updated fsr=0x107, far=0xfecfb400
Info:MMU: updated fsr=0x107, far=0xfecfc400
Info:MMU: updated fsr=0x107, far=0xfecfd400
Info:MMU: updated fsr=0x107, far=0xfecfe400
Info:MMU: updated fsr=0x107, far=0xfecff400
Info:MMU: updated fsr=0x107, far=0xfed00400
Info:MMU: updated fsr=0x107, far=0xfed01400
Info:MMU: updated fsr=0x107, far=0xfed02400
Info:MMU: updated fsr=0x107, far=0xfed03400
Info:MMU: updated fsr=0x107, far=0xfed04400
Info:MMU: updated fsr=0x107, far=0xfed05400
Info:MMU: updated fsr=0x107, far=0xfed06400
Info:MMU: updated fsr=0x107, far=0xfed07400
Info:MMU: updated fsr=0x107, far=0xfed08400
Info:MMU: updated fsr=0x107, far=0xfed09400
Info:MMU: updated fsr=0x107, far=0xfed0a400
Info:MMU: updated fsr=0x107, far=0xfed0b400
Info:MMU: updated fsr=0x107, far=0xfed0c400
Info:MMU: updated fsr=0x107, far=0xfed0d400
Info:MMU: updated fsr=0x107, far=0xfed0e400
Info:MMU: updated fsr=0x107, far=0xfed0f400
Info:MMU: updated fsr=0x107, far=0xfed10400
Info:MMU: updated fsr=0x107, far=0xfed11400
Info:MMU: updated fsr=0x107, far=0xfed12400
Info:MMU: updated fsr=0x107, far=0xfed13400
Info:MMU: updated fsr=0x107, far=0xfed14400
Info:MMU: updated fsr=0x107, far=0xfed15400
Info:MMU: updated fsr=0x107, far=0xfed16400
Info:MMU: updated fsr=0x107, far=0xfed17400
Info:MMU: updated fsr=0x107, far=0xfed18400
Info:MMU: updated fsr=0x107, far=0xfed19400
Info:MMU: updated fsr=0x107, far=0xfed1a400
Info:MMU: updated fsr=0x107, far=0xfed1b400
Info:MMU: updated fsr=0x107, far=0xfed1c400
Info:MMU: updated fsr=0x107, far=0xfed1d400
Info:MMU: updated fsr=0x107, far=0xfed1e400
Info:MMU: updated fsr=0x107, far=0xfed1f400
Info:MMU: updated fsr=0x107, far=0xfed20400
Info:MMU: updated fsr=0x107, far=0xfed21400
Info:MMU: updated fsr=0x107, far=0xfed22400
Info:MMU: updated fsr=0x107, far=0xfed23400
Info:MMU: updated fsr=0x107, far=0xfed24400
Info:MMU: updated fsr=0x107, far=0xfed25400
Info:MMU: updated fsr=0x107, far=0xfed26400
Info:MMU: updated fsr=0x107, far=0xfed27400
Info:MMU: updated fsr=0x107, far=0xfed28400
Info:MMU: updated fsr=0x107, far=0xfed29400
Info:MMU: updated fsr=0x107, far=0xfed2a400
Info:MMU: updated fsr=0x107, far=0xfed2b400
Info:MMU: updated fsr=0x107, far=0xfed2c400
Info:MMU: updated fsr=0x107, far=0xfed2d400
Info:MMU: updated fsr=0x107, far=0xfed2e400
Info:MMU: updated fsr=0x107, far=0xfed2f400
Info:MMU: updated fsr=0x107, far=0xfed30400
Info:MMU: updated fsr=0x107, far=0xfed31400
Info:MMU: updated fsr=0x107, far=0xfed32400
Info:MMU: updated fsr=0x107, far=0xfed33400
Info:MMU: updated fsr=0x107, far=0xfed34400
Info:MMU: updated fsr=0x107, far=0xfed35400
Info:MMU: updated fsr=0x107, far=0xfed36400
Info:MMU: updated fsr=0x107, far=0xfed37400
Info:MMU: updated fsr=0x107, far=0xfed38400
Info:MMU: updated fsr=0x107, far=0xfed39400
Info:MMU: updated fsr=0x107, far=0xfed3a400
Info:MMU: updated fsr=0x107, far=0xfed3b400
Info:MMU: updated fsr=0x107, far=0xfed3c400
Info:MMU: updated fsr=0x107, far=0xfed3d400
Info:MMU: updated fsr=0x107, far=0xfed3e400
Info:MMU: updated fsr=0x107, far=0xfed3f400
Info:MMU: updated fsr=0x107, far=0xfed40400
Info:MMU: updated fsr=0x107, far=0xfed41400
Info:MMU: updated fsr=0x107, far=0xfed42400
Info:MMU: updated fsr=0x107, far=0xfed43400
Info:MMU: updated fsr=0x107, far=0xfed44400
Info:MMU: updated fsr=0x107, far=0xfed45400
Info:MMU: updated fsr=0x107, far=0xfed46400
Info:MMU: updated fsr=0x107, far=0xfed47400
Info:MMU: updated fsr=0x107, far=0xfed48400
Info:MMU: updated fsr=0x107, far=0xfed49400
Info:MMU: updated fsr=0x107, far=0xfed4a400
Info:MMU: updated fsr=0x107, far=0xfed4b400
Info:MMU: updated fsr=0x107, far=0xfed4c400
Info:MMU: updated fsr=0x107, far=0xfed4d400
Info:MMU: updated fsr=0x107, far=0xfed4e400
Info:MMU: updated fsr=0x107, far=0xfed4f400
Info:MMU: updated fsr=0x107, far=0xfed50400
Info:MMU: updated fsr=0x107, far=0xfed51400
Info:MMU: updated fsr=0x107, far=0xfed52400
Info:MMU: updated fsr=0x107, far=0xfed53400
Info:MMU: updated fsr=0x107, far=0xfed54400
Info:MMU: updated fsr=0x107, far=0xfed55400
Info:MMU: updated fsr=0x107, far=0xfed56400
Info:MMU: updated fsr=0x107, far=0xfed57400
Info:MMU: updated fsr=0x107, far=0xfed58400
Info:MMU: updated fsr=0x107, far=0xfed59400
Info:MMU: updated fsr=0x107, far=0xfed5a400
Info:MMU: updated fsr=0x107, far=0xfed5b400
Info:MMU: updated fsr=0x107, far=0xfed5c400
Info:MMU: updated fsr=0x107, far=0xfed5d400
Info:MMU: updated fsr=0x107, far=0xfed5e400
Info:MMU: updated fsr=0x107, far=0xfed5f400
Info:MMU: updated fsr=0x107, far=0xfed60400
Info:MMU: updated fsr=0x107, far=0xfed61400
Info:MMU: updated fsr=0x107, far=0xfed62400
Info:MMU: updated fsr=0x107, far=0xfed63400
Info:MMU: updated fsr=0x107, far=0xfed64400
Info:MMU: updated fsr=0x107, far=0xfed65400
Info:MMU: updated fsr=0x107, far=0xfed66400
Info:MMU: updated fsr=0x107, far=0xfed67400
Info:MMU: updated fsr=0x107, far=0xfed68400
Info:MMU: updated fsr=0x107, far=0xfed69400
Info:MMU: updated fsr=0x107, far=0xfed6a400
Info:MMU: updated fsr=0x107, far=0xfed6b400
Info:MMU: updated fsr=0x107, far=0xfed6c400
Info:MMU: updated fsr=0x107, far=0xfed6d400
Info:MMU: updated fsr=0x107, far=0xfed6e400
Info:MMU: updated fsr=0x107, far=0xfed6f400
Info:MMU: updated fsr=0x107, far=0xfed70400
Info:MMU: updated fsr=0x107, far=0xfed71400
Info:MMU: updated fsr=0x107, far=0xfed72400
Info:MMU: updated fsr=0x107, far=0xfed73400
Info:MMU: updated fsr=0x107, far=0xfed74400
Info:MMU: updated fsr=0x107, far=0xfed75400
Info:MMU: updated fsr=0x107, far=0xfed76400
Info:MMU: updated fsr=0x107, far=0xfed77400
Info:MMU: updated fsr=0x107, far=0xfed78400
Info:MMU: updated fsr=0x107, far=0xfed79400
Info:MMU: updated fsr=0x107, far=0xfed7a400
Info:MMU: updated fsr=0x107, far=0xfed7b400
Info:MMU: updated fsr=0x107, far=0xfed7c400
Info:MMU: updated fsr=0x107, far=0xfed7d400
Info:MMU: updated fsr=0x107, far=0xfed7e400
Info:MMU: updated fsr=0x107, far=0xfed7f400
Info:MMU: updated fsr=0x107, far=0xfed80400
Info:MMU: updated fsr=0x107, far=0xfed81400
Info:MMU: updated fsr=0x107, far=0xfed82400
Info:MMU: updated fsr=0x107, far=0xfed83400
Info:MMU: updated fsr=0x107, far=0xfed84400
Info:MMU: updated fsr=0x107, far=0xfed85400
Info:MMU: updated fsr=0x107, far=0xfed86400
Info:MMU: updated fsr=0x107, far=0xfed87400
Info:MMU: updated fsr=0x107, far=0xfed88400
Info:MMU: updated fsr=0x107, far=0xfed89400
Info:MMU: updated fsr=0x107, far=0xfed8a400
Info:MMU: updated fsr=0x107, far=0xfed8b400
Info:MMU: updated fsr=0x107, far=0xfed8c400
Info:MMU: updated fsr=0x107, far=0xfed8d400
Info:MMU: updated fsr=0x107, far=0xfed8e400
Info:MMU: updated fsr=0x107, far=0xfed8f400
Info:MMU: updated fsr=0x107, far=0xfed90400
Info:MMU: updated fsr=0x107, far=0xfed91400
Info:MMU: updated fsr=0x107, far=0xfed92400
Info:MMU: updated fsr=0x107, far=0xfed93400
Info:MMU: updated fsr=0x107, far=0xfed94400
Info:MMU: updated fsr=0x107, far=0xfed95400
Info:MMU: updated fsr=0x107, far=0xfed96400
Info:MMU: updated fsr=0x107, far=0xfed97400
Info:MMU: updated fsr=0x107, far=0xfed98400
Info:MMU: updated fsr=0x107, far=0xfed99400
Info:MMU: updated fsr=0x107, far=0xfed9a400
Info:MMU: updated fsr=0x107, far=0xfed9b400
Info:MMU: updated fsr=0x107, far=0xfed9c400
Info:MMU: updated fsr=0x107, far=0xfed9d400
Info:MMU: updated fsr=0x107, far=0xfed9e400
Info:MMU: updated fsr=0x107, far=0xfed9f400
Info:MMU: updated fsr=0x107, far=0xfeda0400
Info:MMU: updated fsr=0x107, far=0xfeda1400
Info:MMU: updated fsr=0x107, far=0xfeda2400
Info:MMU: updated fsr=0x107, far=0xfeda3400
Info:MMU: updated fsr=0x107, far=0xfeda4400
Info:MMU: updated fsr=0x107, far=0xfeda5400
Info:MMU: updated fsr=0x107, far=0xfeda6400
Info:MMU: updated fsr=0x107, far=0xfeda7400
Info:MMU: updated fsr=0x107, far=0xfeda8400
Info:MMU: updated fsr=0x107, far=0xfeda9400
Info:MMU: updated fsr=0x107, far=0xfedaa400
Info:MMU: updated fsr=0x107, far=0xfedab400
Info:MMU: updated fsr=0x107, far=0xfedac400
Info:MMU: updated fsr=0x107, far=0xfedad400
Info:MMU: updated fsr=0x107, far=0xfedae400
Info:MMU: updated fsr=0x107, far=0xfedaf400
Info:MMU: updated fsr=0x107, far=0xfedb0400
Info:MMU: updated fsr=0x107, far=0xfedb1400
Info:MMU: updated fsr=0x107, far=0xfedb2400
Info:MMU: updated fsr=0x107, far=0xfedb3400
Info:MMU: updated fsr=0x107, far=0xfedb4400
Info:MMU: updated fsr=0x107, far=0xfedb5400
Info:MMU: updated fsr=0x107, far=0xfedb6400
Info:MMU: updated fsr=0x107, far=0xfedb7400
Info:MMU: updated fsr=0x107, far=0xfedb8400
Info:MMU: updated fsr=0x107, far=0xfedb9400
Info:MMU: updated fsr=0x107, far=0xfedba400
Info:MMU: updated fsr=0x107, far=0xfedbb400
Info:MMU: updated fsr=0x107, far=0xfedbc400
Info:MMU: updated fsr=0x107, far=0xfedbd400
Info:MMU: updated fsr=0x107, far=0xfedbe400
Info:MMU: updated fsr=0x107, far=0xfedbf400
Info:MMU: updated fsr=0x107, far=0xfedc0400
Info:MMU: updated fsr=0x107, far=0xfedc1400
Info:MMU: updated fsr=0x107, far=0xfedc2400
Info:MMU: updated fsr=0x107, far=0xfedc3400
Info:MMU: updated fsr=0x107, far=0xfedc4400
Info:MMU: updated fsr=0x107, far=0xfedc5400
Info:MMU: updated fsr=0x107, far=0xfedc6400
Info:MMU: updated fsr=0x107, far=0xfedc7400
Info:MMU: updated fsr=0x107, far=0xfedc8400
Info:MMU: updated fsr=0x107, far=0xfedc9400
Info:MMU: updated fsr=0x107, far=0xfedca400
Info:MMU: updated fsr=0x107, far=0xfedcb400
Info:MMU: updated fsr=0x107, far=0xfedcc400
Info:MMU: updated fsr=0x107, far=0xfedcd400
Info:MMU: updated fsr=0x107, far=0xfedce400
Info:MMU: updated fsr=0x107, far=0xfedcf400
Info:MMU: updated fsr=0x107, far=0xfedd0400
Info:MMU: updated fsr=0x107, far=0xfedd1400
Info:MMU: updated fsr=0x107, far=0xfedd2400
Info:MMU: updated fsr=0x107, far=0xfedd3400
Info:MMU: updated fsr=0x107, far=0xfedd4400
Info:MMU: updated fsr=0x107, far=0xfedd5400
Info:MMU: updated fsr=0x107, far=0xfedd6400
Info:MMU: updated fsr=0x107, far=0xfedd7400
Info:MMU: updated fsr=0x107, far=0xfedd8400
Info:MMU: updated fsr=0x107, far=0xfedd9400
Info:MMU: updated fsr=0x107, far=0xfedda400
Info:MMU: updated fsr=0x107, far=0xfeddb400
Info:MMU: updated fsr=0x107, far=0xfeddc400
Info:MMU: updated fsr=0x107, far=0xfeddd400
Info:MMU: updated fsr=0x107, far=0xfedde400
Info:MMU: updated fsr=0x107, far=0xfeddf400
Info:MMU: updated fsr=0x107, far=0xfede0400
Info:MMU: updated fsr=0x107, far=0xfede1400
Info:MMU: updated fsr=0x107, far=0xfede2400
Info:MMU: updated fsr=0x107, far=0xfede3400
Info:MMU: updated fsr=0x107, far=0xfede4400
Info:MMU: updated fsr=0x107, far=0xfede5400
Info:MMU: updated fsr=0x107, far=0xfede6400
Info:MMU: updated fsr=0x107, far=0xfede7400
Info:MMU: updated fsr=0x107, far=0xfede8400
Info:MMU: updated fsr=0x107, far=0xfede9400
Info:MMU: updated fsr=0x107, far=0xfedea400
Info:MMU: updated fsr=0x107, far=0xfedeb400
Info:MMU: updated fsr=0x107, far=0xfedec400
Info:MMU: updated fsr=0x107, far=0xfeded400
Info:MMU: updated fsr=0x107, far=0xfedee400
Info:MMU: updated fsr=0x107, far=0xfedef400
Info:MMU: updated fsr=0x107, far=0xfedf0400
Info:MMU: updated fsr=0x107, far=0xfedf1400
Info:MMU: updated fsr=0x107, far=0xfedf2400
Info:MMU: updated fsr=0x107, far=0xfedf3400
Info:MMU: updated fsr=0x107, far=0xfedf4400
Info:MMU: updated fsr=0x107, far=0xfedf5400
Info:MMU: updated fsr=0x107, far=0xfedf6400
Info:MMU: updated fsr=0x107, far=0xfedf7400
Info:MMU: updated fsr=0x107, far=0xfedf8400
Info:MMU: updated fsr=0x107, far=0xfedf9400
Info:MMU: updated fsr=0x107, far=0xfedfa400
Info:MMU: updated fsr=0x107, far=0xfedfb400
Info:MMU: updated fsr=0x107, far=0xfedfc400
Info:MMU: updated fsr=0x107, far=0xfedfd400
Info:MMU: updated fsr=0x107, far=0xfedfe400
Info:MMU: updated fsr=0x107, far=0xfedff400
Info:MMU: updated fsr=0x107, far=0xfee00400
Info:MMU: updated fsr=0x107, far=0xfee01400
Info:MMU: updated fsr=0x107, far=0xfee02400
Info:MMU: updated fsr=0x107, far=0xfee03400
Info:MMU: updated fsr=0x107, far=0xfee04400
Info:MMU: updated fsr=0x107, far=0xfee05400
Info:MMU: updated fsr=0x107, far=0xfee06400
Info:MMU: updated fsr=0x107, far=0xfee07400
Info:MMU: updated fsr=0x107, far=0xfee08400
Info:MMU: updated fsr=0x107, far=0xfee09400
Info:MMU: updated fsr=0x107, far=0xfee0a400
Info:MMU: updated fsr=0x107, far=0xfee0b400
Info:MMU: updated fsr=0x107, far=0xfee0c400
Info:MMU: updated fsr=0x107, far=0xfee0d400
Info:MMU: updated fsr=0x107, far=0xfee0e400
Info:MMU: updated fsr=0x107, far=0xfee0f400
Info:MMU: updated fsr=0x107, far=0xfee10400
Info:MMU: updated fsr=0x107, far=0xfee11400
Info:MMU: updated fsr=0x107, far=0xfee12400
Info:MMU: updated fsr=0x107, far=0xfee13400
Info:MMU: updated fsr=0x107, far=0xfee14400
Info:MMU: updated fsr=0x107, far=0xfee15400
Info:MMU: updated fsr=0x107, far=0xfee16400
Info:MMU: updated fsr=0x107, far=0xfee17400
Info:MMU: updated fsr=0x107, far=0xfee18400
Info:MMU: updated fsr=0x107, far=0xfee19400
Info:MMU: updated fsr=0x107, far=0xfee1a400
Info:MMU: updated fsr=0x107, far=0xfee1b400
Info:MMU: updated fsr=0x107, far=0xfee1c400
Info:MMU: updated fsr=0x107, far=0xfee1d400
Info:MMU: updated fsr=0x107, far=0xfee1e400
Info:MMU: updated fsr=0x107, far=0xfee1f400
Info:MMU: updated fsr=0x107, far=0xfee20400
Info:MMU: updated fsr=0x107, far=0xfee21400
Info:MMU: updated fsr=0x107, far=0xfee22400
Info:MMU: updated fsr=0x107, far=0xfee23400
Info:MMU: updated fsr=0x107, far=0xfee24400
Info:MMU: updated fsr=0x107, far=0xfee25400
Info:MMU: updated fsr=0x107, far=0xfee26400
Info:MMU: updated fsr=0x107, far=0xfee27400
Info:MMU: updated fsr=0x107, far=0xfee28400
Info:MMU: updated fsr=0x107, far=0xfee29400
Info:MMU: updated fsr=0x107, far=0xfee2a400
Info:MMU: updated fsr=0x107, far=0xfee2b400
Info:MMU: updated fsr=0x107, far=0xfee2c400
Info:MMU: updated fsr=0x107, far=0xfee2d400
Info:MMU: updated fsr=0x107, far=0xfee2e400
Info:MMU: updated fsr=0x107, far=0xfee2f400
Info:MMU: updated fsr=0x107, far=0xfee30400
Info:MMU: updated fsr=0x107, far=0xfee31400
Info:MMU: updated fsr=0x107, far=0xfee32400
Info:MMU: updated fsr=0x107, far=0xfee33400
Info:MMU: updated fsr=0x107, far=0xfee34400
Info:MMU: updated fsr=0x107, far=0xfee35400
Info:MMU: updated fsr=0x107, far=0xfee36400
Info:MMU: updated fsr=0x107, far=0xfee37400
Info:MMU: updated fsr=0x107, far=0xfee38400
Info:MMU: updated fsr=0x107, far=0xfee39400
Info:MMU: updated fsr=0x107, far=0xfee3a400
Info:MMU: updated fsr=0x107, far=0xfee3b400
Info:MMU: updated fsr=0x107, far=0xfee3c400
Info:MMU: updated fsr=0x107, far=0xfee3d400
Info:MMU: updated fsr=0x107, far=0xfee3e400
Info:MMU: updated fsr=0x107, far=0xfee3f400
Info:MMU: updated fsr=0x107, far=0xfee40400
Info:MMU: updated fsr=0x107, far=0xfee41400
Info:MMU: updated fsr=0x107, far=0xfee42400
Info:MMU: updated fsr=0x107, far=0xfee43400
Info:MMU: updated fsr=0x107, far=0xfee44400
Info:MMU: updated fsr=0x107, far=0xfee45400
Info:MMU: updated fsr=0x107, far=0xfee46400
Info:MMU: updated fsr=0x107, far=0xfee47400
Info:MMU: updated fsr=0x107, far=0xfee48400
Info:MMU: updated fsr=0x107, far=0xfee49400
Info:MMU: updated fsr=0x107, far=0xfee4a400
Info:MMU: updated fsr=0x107, far=0xfee4b400
Info:MMU: updated fsr=0x107, far=0xfee4c400
Info:MMU: updated fsr=0x107, far=0xfee4d400
Info:MMU: updated fsr=0x107, far=0xfee4e400
Info:MMU: updated fsr=0x107, far=0xfee4f400
Info:MMU: updated fsr=0x107, far=0xfee50400
Info:MMU: updated fsr=0x107, far=0xfee51400
Info:MMU: updated fsr=0x107, far=0xfee52400
Info:MMU: updated fsr=0x107, far=0xfee53400
Info:MMU: updated fsr=0x107, far=0xfee54400
Info:MMU: updated fsr=0x107, far=0xfee55400
Info:MMU: updated fsr=0x107, far=0xfee56400
Info:MMU: updated fsr=0x107, far=0xfee57400
Info:MMU: updated fsr=0x107, far=0xfee58400
Info:MMU: updated fsr=0x107, far=0xfee59400
Info:MMU: updated fsr=0x107, far=0xfee5a400
Info:MMU: updated fsr=0x107, far=0xfee5b400
Info:MMU: updated fsr=0x107, far=0xfee5c400
Info:MMU: updated fsr=0x107, far=0xfee5d400
Info:MMU: updated fsr=0x107, far=0xfee5e400
Info:MMU: updated fsr=0x107, far=0xfee5f400
Info:MMU: updated fsr=0x107, far=0xfee60400
Info:MMU: updated fsr=0x107, far=0xfee61400
Info:MMU: updated fsr=0x107, far=0xfee62400
Info:MMU: updated fsr=0x107, far=0xfee63400
Info:MMU: updated fsr=0x107, far=0xfee64400
Info:MMU: updated fsr=0x107, far=0xfee65400
Info:MMU: updated fsr=0x107, far=0xfee66400
Info:MMU: updated fsr=0x107, far=0xfee67400
Info:MMU: updated fsr=0x107, far=0xfee68400
Info:MMU: updated fsr=0x107, far=0xfee69400
Info:MMU: updated fsr=0x107, far=0xfee6a400
Info:MMU: updated fsr=0x107, far=0xfee6b400
Info:MMU: updated fsr=0x107, far=0xfee6c400
Info:MMU: updated fsr=0x107, far=0xfee6d400
Info:MMU: updated fsr=0x107, far=0xfee6e400
Info:MMU: updated fsr=0x107, far=0xfee6f400
Info:MMU: updated fsr=0x107, far=0xfee70400

==============================================
Real time = Sat Aug  6 18:38:53 2016

num_ifetches = 2100000
PC=0xf014b390
nPC=0xf014b394
trap_vector=0x0
==============================================
Info:MMU: updated fsr=0x107, far=0xfee71400
Info:MMU: updated fsr=0x107, far=0xfee72400
Info:MMU: updated fsr=0x107, far=0xfee73400
Info:MMU: updated fsr=0x107, far=0xfee74400
Info:MMU: updated fsr=0x107, far=0xfee75400
Info:MMU: updated fsr=0x107, far=0xfee76400
Info:MMU: updated fsr=0x107, far=0xfee77400
Info:MMU: updated fsr=0x107, far=0xfee78400
Info:MMU: updated fsr=0x107, far=0xfee79400
Info:MMU: updated fsr=0x107, far=0xfee7a400
Info:MMU: updated fsr=0x107, far=0xfee7b400
Info:MMU: updated fsr=0x107, far=0xfee7c400
Info:MMU: updated fsr=0x107, far=0xfee7d400
Info:MMU: updated fsr=0x107, far=0xfee7e400
Info:MMU: updated fsr=0x107, far=0xfee7f400
Info:MMU: updated fsr=0x107, far=0xfee80400
Info:MMU: updated fsr=0x107, far=0xfee81400
Info:MMU: updated fsr=0x107, far=0xfee82400
Info:MMU: updated fsr=0x107, far=0xfee83400
Info:MMU: updated fsr=0x107, far=0xfee84400
Info:MMU: updated fsr=0x107, far=0xfee85400
Info:MMU: updated fsr=0x107, far=0xfee86400
Info:MMU: updated fsr=0x107, far=0xfee87400
Info:MMU: updated fsr=0x107, far=0xfee88400
Info:MMU: updated fsr=0x107, far=0xfee89400
Info:MMU: updated fsr=0x107, far=0xfee8a400
Info:MMU: updated fsr=0x107, far=0xfee8b400
Info:MMU: updated fsr=0x107, far=0xfee8c400
Info:MMU: updated fsr=0x107, far=0xfee8d400
Info:MMU: updated fsr=0x107, far=0xfee8e400
Info:MMU: updated fsr=0x107, far=0xfee8f400
Info:MMU: updated fsr=0x107, far=0xfee90400
Info:MMU: updated fsr=0x107, far=0xfee91400
Info:MMU: updated fsr=0x107, far=0xfee92400
Info:MMU: updated fsr=0x107, far=0xfee93400
Info:MMU: updated fsr=0x107, far=0xfee94400
Info:MMU: updated fsr=0x107, far=0xfee95400
Info:MMU: updated fsr=0x107, far=0xfee96400
Info:MMU: updated fsr=0x107, far=0xfee97400
Info:MMU: updated fsr=0x107, far=0xfee98400
Info:MMU: updated fsr=0x107, far=0xfee99400
Info:MMU: updated fsr=0x107, far=0xfee9a400
Info:MMU: updated fsr=0x107, far=0xfee9b400
Info:MMU: updated fsr=0x107, far=0xfee9c400
Info:MMU: updated fsr=0x107, far=0xfee9d400
Info:MMU: updated fsr=0x107, far=0xfee9e400
Info:MMU: updated fsr=0x107, far=0xfee9f400
Info:MMU: updated fsr=0x107, far=0xfeea0400
Info:MMU: updated fsr=0x107, far=0xfeea1400
Info:MMU: updated fsr=0x107, far=0xfeea2400
Info:MMU: updated fsr=0x107, far=0xfeea3400
Info:MMU: updated fsr=0x107, far=0xfeea4400
Info:MMU: updated fsr=0x107, far=0xfeea5400
Info:MMU: updated fsr=0x107, far=0xfeea6400
Info:MMU: updated fsr=0x107, far=0xfeea7400
Info:MMU: updated fsr=0x107, far=0xfeea8400
Info:MMU: updated fsr=0x107, far=0xfeea9400
Info:MMU: updated fsr=0x107, far=0xfeeaa400
Info:MMU: updated fsr=0x107, far=0xfeeab400
Info:MMU: updated fsr=0x107, far=0xfeeac400
Info:MMU: updated fsr=0x107, far=0xfeead400
Info:MMU: updated fsr=0x107, far=0xfeeae400
Info:MMU: updated fsr=0x107, far=0xfeeaf400
Info:MMU: updated fsr=0x107, far=0xfeeb0400
Info:MMU: updated fsr=0x107, far=0xfeeb1400
Info:MMU: updated fsr=0x107, far=0xfeeb2400
Info:MMU: updated fsr=0x107, far=0xfeeb3400
Info:MMU: updated fsr=0x107, far=0xfeeb4400
Info:MMU: updated fsr=0x107, far=0xfeeb5400
Info:MMU: updated fsr=0x107, far=0xfeeb6400
Info:MMU: updated fsr=0x107, far=0xfeeb7400
Info:MMU: updated fsr=0x107, far=0xfeeb8400
Info:MMU: updated fsr=0x107, far=0xfeeb9400
Info:MMU: updated fsr=0x107, far=0xfeeba400
Info:MMU: updated fsr=0x107, far=0xfeebb400
Info:MMU: updated fsr=0x107, far=0xfeebc400
Info:MMU: updated fsr=0x107, far=0xfeebd400
Info:MMU: updated fsr=0x107, far=0xfeebe400
Info:MMU: updated fsr=0x107, far=0xfeebf400
Info:MMU: updated fsr=0x107, far=0xfeec0400
Info:MMU: updated fsr=0x107, far=0xfeec1400
Info:MMU: updated fsr=0x107, far=0xfeec2400
Info:MMU: updated fsr=0x107, far=0xfeec3400
Info:MMU: updated fsr=0x107, far=0xfeec4400
Info:MMU: updated fsr=0x107, far=0xfeec5400
Info:MMU: updated fsr=0x107, far=0xfeec6400
Info:MMU: updated fsr=0x107, far=0xfeec7400
Info:MMU: updated fsr=0x107, far=0xfeec8400
Info:MMU: updated fsr=0x107, far=0xfeec9400
Info:MMU: updated fsr=0x107, far=0xfeeca400
Info:MMU: updated fsr=0x107, far=0xfeecb400
Info:MMU: updated fsr=0x107, far=0xfeecc400
Info:MMU: updated fsr=0x107, far=0xfeecd400
Info:MMU: updated fsr=0x107, far=0xfeece400
Info:MMU: updated fsr=0x107, far=0xfeecf400
Info:MMU: updated fsr=0x107, far=0xfeed0400
Info:MMU: updated fsr=0x107, far=0xfeed1400
Info:MMU: updated fsr=0x107, far=0xfeed2400
Info:MMU: updated fsr=0x107, far=0xfeed3400
Info:MMU: updated fsr=0x107, far=0xfeed4400
Info:MMU: updated fsr=0x107, far=0xfeed5400
Info:MMU: updated fsr=0x107, far=0xfeed6400
Info:MMU: updated fsr=0x107, far=0xfeed7400
Info:MMU: updated fsr=0x107, far=0xfeed8400
Info:MMU: updated fsr=0x107, far=0xfeed9400
Info:MMU: updated fsr=0x107, far=0xfeeda400
Info:MMU: updated fsr=0x107, far=0xfeedb400
Info:MMU: updated fsr=0x107, far=0xfeedc400
Info:MMU: updated fsr=0x107, far=0xfeedd400
Info:MMU: updated fsr=0x107, far=0xfeede400
Info:MMU: updated fsr=0x107, far=0xfeedf400
Info:MMU: updated fsr=0x107, far=0xfeee0400
Info:MMU: updated fsr=0x107, far=0xfeee1400
Info:MMU: updated fsr=0x107, far=0xfeee2400
Info:MMU: updated fsr=0x107, far=0xfeee3400
Info:MMU: updated fsr=0x107, far=0xfeee4400
Info:MMU: updated fsr=0x107, far=0xfeee5400
Info:MMU: updated fsr=0x107, far=0xfeee6400
Info:MMU: updated fsr=0x107, far=0xfeee7400
Info:MMU: updated fsr=0x107, far=0xfeee8400
Info:MMU: updated fsr=0x107, far=0xfeee9400
Info:MMU: updated fsr=0x107, far=0xfeeea400
Info:MMU: updated fsr=0x107, far=0xfeeeb400
Info:MMU: updated fsr=0x107, far=0xfeeec400
Info:MMU: updated fsr=0x107, far=0xfeeed400
Info:MMU: updated fsr=0x107, far=0xfeeee400
Info:MMU: updated fsr=0x107, far=0xfeeef400
Info:MMU: updated fsr=0x107, far=0xfeef0400
Info:MMU: updated fsr=0x107, far=0xfeef1400
Info:MMU: updated fsr=0x107, far=0xfeef2400
Info:MMU: updated fsr=0x107, far=0xfeef3400
Info:MMU: updated fsr=0x107, far=0xfeef4400
Info:MMU: updated fsr=0x107, far=0xfeef5400
Info:MMU: updated fsr=0x107, far=0xfeef6400
Info:MMU: updated fsr=0x107, far=0xfeef7400
Info:MMU: updated fsr=0x107, far=0xfeef8400
Info:MMU: updated fsr=0x107, far=0xfeef9400
Info:MMU: updated fsr=0x107, far=0xfeefa400
Info:MMU: updated fsr=0x107, far=0xfeefb400
Info:MMU: updated fsr=0x107, far=0xfeefc400
Info:MMU: updated fsr=0x107, far=0xfeefd400
Info:MMU: updated fsr=0x107, far=0xfeefe400
Info:MMU: updated fsr=0x107, far=0xfeeff400
Info:MMU: updated fsr=0x107, far=0xffc00400
Info:MMU: updated fsr=0x107, far=0xffc01400
Info:MMU: updated fsr=0x107, far=0xffc02400
Info:MMU: updated fsr=0x107, far=0xffc03400
Info:MMU: updated fsr=0x107, far=0xffc04400
Info:MMU: updated fsr=0x107, far=0xffc05400
Info:MMU: updated fsr=0x107, far=0xffc06400
Info:MMU: updated fsr=0x107, far=0xffc07400
Info:MMU: updated fsr=0x107, far=0xffc08400
Info:MMU: updated fsr=0x107, far=0xffc09400
Info:MMU: updated fsr=0x107, far=0xffc0a400
Info:MMU: updated fsr=0x107, far=0xffc0b400
Info:MMU: updated fsr=0x107, far=0xffc0c400
Info:MMU: updated fsr=0x107, far=0xffc0d400
Info:MMU: updated fsr=0x107, far=0xffc0e400
Info:MMU: updated fsr=0x107, far=0xffc0f400
Info:MMU: updated fsr=0x107, far=0xffc10400
Info:MMU: updated fsr=0x107, far=0xffc11400
Info:MMU: updated fsr=0x107, far=0xffc12400
Info:MMU: updated fsr=0x107, far=0xffc13400
Info:MMU: updated fsr=0x107, far=0xffc14400
Info:MMU: updated fsr=0x107, far=0xffc15400
Info:MMU: updated fsr=0x107, far=0xffc16400
Info:MMU: updated fsr=0x107, far=0xffc17400
Info:MMU: updated fsr=0x107, far=0xffc18400
Info:MMU: updated fsr=0x107, far=0xffc19400
Info:MMU: updated fsr=0x107, far=0xffc1a400
Info:MMU: updated fsr=0x107, far=0xffc1b400
Info:MMU: updated fsr=0x107, far=0xffc1c400
Info:MMU: updated fsr=0x107, far=0xffc1d400
Info:MMU: updated fsr=0x107, far=0xffc1e400
Info:MMU: updated fsr=0x107, far=0xffc1f400
Info:MMU: updated fsr=0x107, far=0xffc20400
Info:MMU: updated fsr=0x107, far=0xffc21400
Info:MMU: updated fsr=0x107, far=0xffc22400
Info:MMU: updated fsr=0x107, far=0xffc23400
Info:MMU: updated fsr=0x107, far=0xffc24400
Info:MMU: updated fsr=0x107, far=0xffc25400
Info:MMU: updated fsr=0x107, far=0xffc26400
Info:MMU: updated fsr=0x107, far=0xffc27400
Info:MMU: updated fsr=0x107, far=0xffc28400
Info:MMU: updated fsr=0x107, far=0xffc29400
Info:MMU: updated fsr=0x107, far=0xffc2a400
Info:MMU: updated fsr=0x107, far=0xffc2b400
Info:MMU: updated fsr=0x107, far=0xffc2c400
Info:MMU: updated fsr=0x107, far=0xffc2d400
Info:MMU: updated fsr=0x107, far=0xffc2e400
Info:MMU: updated fsr=0x107, far=0xffc2f400
Info:MMU: updated fsr=0x107, far=0xffc30400
Info:MMU: updated fsr=0x107, far=0xffc31400
Info:MMU: updated fsr=0x107, far=0xffc32400
Info:MMU: updated fsr=0x107, far=0xffc33400
Info:MMU: updated fsr=0x107, far=0xffc34400
Info:MMU: updated fsr=0x107, far=0xffc35400
Info:MMU: updated fsr=0x107, far=0xffc36400
Info:MMU: updated fsr=0x107, far=0xffc37400
Info:MMU: updated fsr=0x107, far=0xffc38400
Info:MMU: updated fsr=0x107, far=0xffc39400
Info:MMU: updated fsr=0x107, far=0xffc3a400
Info:MMU: updated fsr=0x107, far=0xffc3b400
Info:MMU: updated fsr=0x107, far=0xffc3c400
Info:MMU: updated fsr=0x107, far=0xffc3d400
Info:MMU: updated fsr=0x107, far=0xffc3e400
Info:MMU: updated fsr=0x107, far=0xffc3f400
Info:MMU: updated fsr=0x107, far=0xffc40400
Info:MMU: updated fsr=0x107, far=0xffc41400
Info:MMU: updated fsr=0x107, far=0xffc42400
Info:MMU: updated fsr=0x107, far=0xffc43400
Info:MMU: updated fsr=0x107, far=0xffc44400
Info:MMU: updated fsr=0x107, far=0xffc45400
Info:MMU: updated fsr=0x107, far=0xffc46400
Info:MMU: updated fsr=0x107, far=0xffc47400
Info:MMU: updated fsr=0x107, far=0xffc48400
Info:MMU: updated fsr=0x107, far=0xffc49400
Info:MMU: updated fsr=0x107, far=0xffc4a400
Info:MMU: updated fsr=0x107, far=0xffc4b400
Info:MMU: updated fsr=0x107, far=0xffc4c400
Info:MMU: updated fsr=0x107, far=0xffc4d400
Info:MMU: updated fsr=0x107, far=0xffc4e400
Info:MMU: updated fsr=0x107, far=0xffc4f400
Info:MMU: updated fsr=0x107, far=0xffc50400
Info:MMU: updated fsr=0x107, far=0xffc51400
Info:MMU: updated fsr=0x107, far=0xffc52400
Info:MMU: updated fsr=0x107, far=0xffc53400
Info:MMU: updated fsr=0x107, far=0xffc54400
Info:MMU: updated fsr=0x107, far=0xffc55400
Info:MMU: updated fsr=0x107, far=0xffc56400
Info:MMU: updated fsr=0x107, far=0xffc57400
Info:MMU: updated fsr=0x107, far=0xffc58400
Info:MMU: updated fsr=0x107, far=0xffc59400
Info:MMU: updated fsr=0x107, far=0xffc5a400
Info:MMU: updated fsr=0x107, far=0xffc5b400
Info:MMU: updated fsr=0x107, far=0xffc5c400
Info:MMU: updated fsr=0x107, far=0xffc5d400
Info:MMU: updated fsr=0x107, far=0xffc5e400
Info:MMU: updated fsr=0x107, far=0xffc5f400
Info:MMU: updated fsr=0x107, far=0xffc60400
Info:MMU: updated fsr=0x107, far=0xffc61400
Info:MMU: updated fsr=0x107, far=0xffc62400
Info:MMU: updated fsr=0x107, far=0xffc63400
Info:MMU: updated fsr=0x107, far=0xffc64400
Info:MMU: updated fsr=0x107, far=0xffc65400
Info:MMU: updated fsr=0x107, far=0xffc66400
Info:MMU: updated fsr=0x107, far=0xffc67400
Info:MMU: updated fsr=0x107, far=0xffc68400
Info:MMU: updated fsr=0x107, far=0xffc69400
Info:MMU: updated fsr=0x107, far=0xffc6a400
Info:MMU: updated fsr=0x107, far=0xffc6b400
Info:MMU: updated fsr=0x107, far=0xffc6c400
Info:MMU: updated fsr=0x107, far=0xffc6d400
Info:MMU: updated fsr=0x107, far=0xffc6e400
Info:MMU: updated fsr=0x107, far=0xffc6f400
Info:MMU: updated fsr=0x107, far=0xffc70400
Info:MMU: updated fsr=0x107, far=0xffc71400
Info:MMU: updated fsr=0x107, far=0xffc72400
Info:MMU: updated fsr=0x107, far=0xffc73400
Info:MMU: updated fsr=0x107, far=0xffc74400
Info:MMU: updated fsr=0x107, far=0xffc75400
Info:MMU: updated fsr=0x107, far=0xffc76400
Info:MMU: updated fsr=0x107, far=0xffc77400
Info:MMU: updated fsr=0x107, far=0xffc78400
Info:MMU: updated fsr=0x107, far=0xffc79400
Info:MMU: updated fsr=0x107, far=0xffc7a400
Info:MMU: updated fsr=0x107, far=0xffc7b400
Info:MMU: updated fsr=0x107, far=0xffc7c400
Info:MMU: updated fsr=0x107, far=0xffc7d400
Info:MMU: updated fsr=0x107, far=0xffc7e400
Info:MMU: updated fsr=0x107, far=0xffc7f400
Info:MMU: updated fsr=0x107, far=0xffc80400
Info:MMU: updated fsr=0x107, far=0xffc81400
Info:MMU: updated fsr=0x107, far=0xffc82400
Info:MMU: updated fsr=0x107, far=0xffc83400
Info:MMU: updated fsr=0x107, far=0xffc84400
Info:MMU: updated fsr=0x107, far=0xffc85400
Info:MMU: updated fsr=0x107, far=0xffc86400
Info:MMU: updated fsr=0x107, far=0xffc87400
Info:MMU: updated fsr=0x107, far=0xffc88400
Info:MMU: updated fsr=0x107, far=0xffc89400
Info:MMU: updated fsr=0x107, far=0xffc8a400
Info:MMU: updated fsr=0x107, far=0xffc8b400
Info:MMU: updated fsr=0x107, far=0xffc8c400
Info:MMU: updated fsr=0x107, far=0xffc8d400
Info:MMU: updated fsr=0x107, far=0xffc8e400
Info:MMU: updated fsr=0x107, far=0xffc8f400
Info:MMU: updated fsr=0x107, far=0xffc90400
Info:MMU: updated fsr=0x107, far=0xffc91400
Info:MMU: updated fsr=0x107, far=0xffc92400
Info:MMU: updated fsr=0x107, far=0xffc93400
Info:MMU: updated fsr=0x107, far=0xffc94400
Info:MMU: updated fsr=0x107, far=0xffc95400
Info:MMU: updated fsr=0x107, far=0xffc96400
Info:MMU: updated fsr=0x107, far=0xffc97400
Info:MMU: updated fsr=0x107, far=0xffc98400
Info:MMU: updated fsr=0x107, far=0xffc99400
Info:MMU: updated fsr=0x107, far=0xffc9a400
Info:MMU: updated fsr=0x107, far=0xffc9b400
Info:MMU: updated fsr=0x107, far=0xffc9c400
Info:MMU: updated fsr=0x107, far=0xffc9d400
Info:MMU: updated fsr=0x107, far=0xffc9e400
Info:MMU: updated fsr=0x107, far=0xffc9f400
Info:MMU: updated fsr=0x107, far=0xffca0400
Info:MMU: updated fsr=0x107, far=0xffca1400
Info:MMU: updated fsr=0x107, far=0xffca2400
Info:MMU: updated fsr=0x107, far=0xffca3400
Info:MMU: updated fsr=0x107, far=0xffca4400
Info:MMU: updated fsr=0x107, far=0xffca5400
Info:MMU: updated fsr=0x107, far=0xffca6400
Info:MMU: updated fsr=0x107, far=0xffca7400
Info:MMU: updated fsr=0x107, far=0xffca8400
Info:MMU: updated fsr=0x107, far=0xffca9400
Info:MMU: updated fsr=0x107, far=0xffcaa400
Info:MMU: updated fsr=0x107, far=0xffcab400
Info:MMU: updated fsr=0x107, far=0xffcac400
Info:MMU: updated fsr=0x107, far=0xffcad400
Info:MMU: updated fsr=0x107, far=0xffcae400
Info:MMU: updated fsr=0x107, far=0xffcaf400
Info:MMU: updated fsr=0x107, far=0xffcb0400
Info:MMU: updated fsr=0x107, far=0xffcb1400
Info:MMU: updated fsr=0x107, far=0xffcb2400
Info:MMU: updated fsr=0x107, far=0xffcb3400
Info:MMU: updated fsr=0x107, far=0xffcb4400
Info:MMU: updated fsr=0x107, far=0xffcb5400
Info:MMU: updated fsr=0x107, far=0xffcb6400
Info:MMU: updated fsr=0x107, far=0xffcb7400
Info:MMU: updated fsr=0x107, far=0xffcb8400
Info:MMU: updated fsr=0x107, far=0xffcb9400
Info:MMU: updated fsr=0x107, far=0xffcba400
Info:MMU: updated fsr=0x107, far=0xffcbb400
Info:MMU: updated fsr=0x107, far=0xffcbc400
Info:MMU: updated fsr=0x107, far=0xffcbd400
Info:MMU: updated fsr=0x107, far=0xffcbe400
Info:MMU: updated fsr=0x107, far=0xffcbf400
Info:MMU: updated fsr=0x107, far=0xffcc0400
Info:MMU: updated fsr=0x107, far=0xffcc1400
Info:MMU: updated fsr=0x107, far=0xffcc2400
Info:MMU: updated fsr=0x107, far=0xffcc3400
Info:MMU: updated fsr=0x107, far=0xffcc4400
Info:MMU: updated fsr=0x107, far=0xffcc5400
Info:MMU: updated fsr=0x107, far=0xffcc6400
Info:MMU: updated fsr=0x107, far=0xffcc7400
Info:MMU: updated fsr=0x107, far=0xffcc8400
Info:MMU: updated fsr=0x107, far=0xffcc9400
Info:MMU: updated fsr=0x107, far=0xffcca400
Info:MMU: updated fsr=0x107, far=0xffccb400
Info:MMU: updated fsr=0x107, far=0xffccc400
Info:MMU: updated fsr=0x107, far=0xffccd400
Info:MMU: updated fsr=0x107, far=0xffcce400
Info:MMU: updated fsr=0x107, far=0xffccf400
Info:MMU: updated fsr=0x107, far=0xffcd0400
Info:MMU: updated fsr=0x107, far=0xffcd1400
Info:MMU: updated fsr=0x107, far=0xffcd2400
Info:MMU: updated fsr=0x107, far=0xffcd3400
Info:MMU: updated fsr=0x107, far=0xffcd4400
Info:MMU: updated fsr=0x107, far=0xffcd5400
Info:MMU: updated fsr=0x107, far=0xffcd6400
Info:MMU: updated fsr=0x107, far=0xffcd7400
Info:MMU: updated fsr=0x107, far=0xffcd8400
Info:MMU: updated fsr=0x107, far=0xffcd9400
Info:MMU: updated fsr=0x107, far=0xffcda400
Info:MMU: updated fsr=0x107, far=0xffcdb400
Info:MMU: updated fsr=0x107, far=0xffcdc400
Info:MMU: updated fsr=0x107, far=0xffcdd400
Info:MMU: updated fsr=0x107, far=0xffcde400
Info:MMU: updated fsr=0x107, far=0xffcdf400
Info:MMU: updated fsr=0x107, far=0xffce0400
Info:MMU: updated fsr=0x107, far=0xffce1400
Info:MMU: updated fsr=0x107, far=0xffce2400
Info:MMU: updated fsr=0x107, far=0xffce3400
Info:MMU: updated fsr=0x107, far=0xffce4400
Info:MMU: updated fsr=0x107, far=0xffce5400
Info:MMU: updated fsr=0x107, far=0xffce6400
Info:MMU: updated fsr=0x107, far=0xffce7400
Info:MMU: updated fsr=0x107, far=0xffce8400
Info:MMU: updated fsr=0x107, far=0xffce9400
Info:MMU: updated fsr=0x107, far=0xffcea400
Info:MMU: updated fsr=0x107, far=0xffceb400
Info:MMU: updated fsr=0x107, far=0xffcec400
Info:MMU: updated fsr=0x107, far=0xffced400
Info:MMU: updated fsr=0x107, far=0xffcee400
Info:MMU: updated fsr=0x107, far=0xffcef400
Info:MMU: updated fsr=0x107, far=0xffcf0400
Info:MMU: updated fsr=0x107, far=0xffcf1400
Info:MMU: updated fsr=0x107, far=0xffcf2400
Info:MMU: updated fsr=0x107, far=0xffcf3400
Info:MMU: updated fsr=0x107, far=0xffcf4400
Info:MMU: updated fsr=0x107, far=0xffcf5400
Info:MMU: updated fsr=0x107, far=0xffcf6400
Info:MMU: updated fsr=0x107, far=0xffcf7400
Info:MMU: updated fsr=0x107, far=0xffcf8400
Info:MMU: updated fsr=0x107, far=0xffcf9400
Info:MMU: updated fsr=0x107, far=0xffcfa400
Info:MMU: updated fsr=0x107, far=0xffcfb400
Info:MMU: updated fsr=0x107, far=0xffcfc400
Info:MMU: updated fsr=0x107, far=0xffcfd400
Info:MMU: updated fsr=0x107, far=0xffcfe400
Info:MMU: updated fsr=0x107, far=0xffcff400
Info:MMU: updated fsr=0x107, far=0xffd00400
Info:MMU: updated fsr=0x107, far=0xffd01400
Info:MMU: updated fsr=0x107, far=0xffd02400
Info:MMU: updated fsr=0x107, far=0xffd03400
Info:MMU: updated fsr=0x107, far=0xffd04400
Info:MMU: updated fsr=0x107, far=0xffd05400
Info:MMU: updated fsr=0x107, far=0xffd06400
Info:MMU: updated fsr=0x107, far=0xffd07400
Info:MMU: updated fsr=0x107, far=0xffd08400
Info:MMU: updated fsr=0x107, far=0xffd09400
Info:MMU: updated fsr=0x107, far=0xffd0a400
Info:MMU: updated fsr=0x107, far=0xffd0b400
Info:MMU: updated fsr=0x107, far=0xffd0c400
Info:MMU: updated fsr=0x107, far=0xffd0d400
Info:MMU: updated fsr=0x107, far=0xffd0e400
Info:MMU: updated fsr=0x107, far=0xffd0f400
Info:MMU: updated fsr=0x107, far=0xffd10400
Info:MMU: updated fsr=0x107, far=0xffd11400
Info:MMU: updated fsr=0x107, far=0xffd12400
Info:MMU: updated fsr=0x107, far=0xffd13400
Info:MMU: updated fsr=0x107, far=0xffd14400
Info:MMU: updated fsr=0x107, far=0xffd15400
Info:MMU: updated fsr=0x107, far=0xffd16400
Info:MMU: updated fsr=0x107, far=0xffd17400
Info:MMU: updated fsr=0x107, far=0xffd18400
Info:MMU: updated fsr=0x107, far=0xffd19400
Info:MMU: updated fsr=0x107, far=0xffd1a400
Info:MMU: updated fsr=0x107, far=0xffd1b400
Info:MMU: updated fsr=0x107, far=0xffd1c400
Info:MMU: updated fsr=0x107, far=0xffd1d400
Info:MMU: updated fsr=0x107, far=0xffd1e400
Info:MMU: updated fsr=0x107, far=0xffd1f400
Info:MMU: updated fsr=0x107, far=0xffd20400
Info:MMU: updated fsr=0x107, far=0xffd21400
Info:MMU: updated fsr=0x107, far=0xffd22400
Info:MMU: updated fsr=0x107, far=0xffd23400
Info:MMU: updated fsr=0x107, far=0xffd24400
Info:MMU: updated fsr=0x107, far=0xffd25400
Info:MMU: updated fsr=0x107, far=0xffd26400
Info:MMU: updated fsr=0x107, far=0xffd27400
Info:MMU: updated fsr=0x107, far=0xffd28400
Info:MMU: updated fsr=0x107, far=0xffd29400
Info:MMU: updated fsr=0x107, far=0xffd2a400
Info:MMU: updated fsr=0x107, far=0xffd2b400
Info:MMU: updated fsr=0x107, far=0xffd2c400
Info:MMU: updated fsr=0x107, far=0xffd2d400
Info:MMU: updated fsr=0x107, far=0xffd2e400
Info:MMU: updated fsr=0x107, far=0xffd2f400
Info:MMU: updated fsr=0x107, far=0xffd30400
Info:MMU: updated fsr=0x107, far=0xffd31400
Info:MMU: updated fsr=0x107, far=0xffd32400
Info:MMU: updated fsr=0x107, far=0xffd33400
Info:MMU: updated fsr=0x107, far=0xffd34400
Info:MMU: updated fsr=0x107, far=0xffd35400
Info:MMU: updated fsr=0x107, far=0xffd36400
Info:MMU: updated fsr=0x107, far=0xffd37400
Info:MMU: updated fsr=0x107, far=0xffd38400
Info:MMU: updated fsr=0x107, far=0xffd39400
Info:MMU: updated fsr=0x107, far=0xffd3a400
Info:MMU: updated fsr=0x107, far=0xffd3b400
Info:MMU: updated fsr=0x107, far=0xffd3c400
Info:MMU: updated fsr=0x107, far=0xffd3d400
Info:MMU: updated fsr=0x107, far=0xffd3e400
Info:MMU: updated fsr=0x107, far=0xffd3f400
Info:MMU: updated fsr=0x107, far=0xffd40400
Info:MMU: updated fsr=0x107, far=0xffd41400
Info:MMU: updated fsr=0x107, far=0xffd42400
Info:MMU: updated fsr=0x107, far=0xffd43400
Info:MMU: updated fsr=0x107, far=0xffd44400
Info:MMU: updated fsr=0x107, far=0xffd45400
Info:MMU: updated fsr=0x107, far=0xffd46400
Info:MMU: updated fsr=0x107, far=0xffd47400
Info:MMU: updated fsr=0x107, far=0xffd48400
Info:MMU: updated fsr=0x107, far=0xffd49400
Info:MMU: updated fsr=0x107, far=0xffd4a400
Info:MMU: updated fsr=0x107, far=0xffd4b400
Info:MMU: updated fsr=0x107, far=0xffd4c400
Info:MMU: updated fsr=0x107, far=0xffd4d400
Info:MMU: updated fsr=0x107, far=0xffd4e400
Info:MMU: updated fsr=0x107, far=0xffd4f400
Info:MMU: updated fsr=0x107, far=0xffd50400
Info:MMU: updated fsr=0x107, far=0xffd51400
Info:MMU: updated fsr=0x107, far=0xffd52400
Info:MMU: updated fsr=0x107, far=0xffd53400
Info:MMU: updated fsr=0x107, far=0xffd54400
Info:MMU: updated fsr=0x107, far=0xffd55400
Info:MMU: updated fsr=0x107, far=0xffd56400
Info:MMU: updated fsr=0x107, far=0xffd57400
Info:MMU: updated fsr=0x107, far=0xffd58400
Info:MMU: updated fsr=0x107, far=0xffd59400
Info:MMU: updated fsr=0x107, far=0xffd5a400
Info:MMU: updated fsr=0x107, far=0xffd5b400
Info:MMU: updated fsr=0x107, far=0xffd5c400
Info:MMU: updated fsr=0x107, far=0xffd5d400
Info:MMU: updated fsr=0x107, far=0xffd5e400
Info:MMU: updated fsr=0x107, far=0xffd5f400
Info:MMU: updated fsr=0x107, far=0xffd60400
Info:MMU: updated fsr=0x107, far=0xffd61400
Info:MMU: updated fsr=0x107, far=0xffd62400
Info:MMU: updated fsr=0x107, far=0xffd63400
Info:MMU: updated fsr=0x107, far=0xffd64400
Info:MMU: updated fsr=0x107, far=0xffd65400
Info:MMU: updated fsr=0x107, far=0xffd66400
Info:MMU: updated fsr=0x107, far=0xffd67400
Info:MMU: updated fsr=0x107, far=0xffd68400
Info:MMU: updated fsr=0x107, far=0xffd69400
Info:MMU: updated fsr=0x107, far=0xffd6a400
Info:MMU: updated fsr=0x107, far=0xffd6b400
Info:MMU: updated fsr=0x107, far=0xffd6c400
Info:MMU: updated fsr=0x107, far=0xffd6d400
Info:MMU: updated fsr=0x107, far=0xffd6e400
Info:MMU: updated fsr=0x107, far=0xffd6f400
Info:MMU: updated fsr=0x107, far=0xffd70400
Info:MMU: updated fsr=0x107, far=0xffd71400
Info:MMU: updated fsr=0x107, far=0xffd72400
Info:MMU: updated fsr=0x107, far=0xffd73400
Info:MMU: updated fsr=0x107, far=0xffd74400
Info:MMU: updated fsr=0x107, far=0xffd75400
Info:MMU: updated fsr=0x107, far=0xffd76400
Info:MMU: updated fsr=0x107, far=0xffd77400
Info:MMU: updated fsr=0x107, far=0xffd78400
Info:MMU: updated fsr=0x107, far=0xffd79400
Info:MMU: updated fsr=0x107, far=0xffd7a400
Info:MMU: updated fsr=0x107, far=0xffd7b400
Info:MMU: updated fsr=0x107, far=0xffd7c400
Info:MMU: updated fsr=0x107, far=0xffd7d400
Info:MMU: updated fsr=0x107, far=0xffd7e400
Info:MMU: updated fsr=0x107, far=0xffd7f400
Info:MMU: updated fsr=0x107, far=0xffd80400
Info:MMU: updated fsr=0x107, far=0xffd81400
Info:MMU: updated fsr=0x107, far=0xffd82400
Info:MMU: updated fsr=0x107, far=0xffd83400
Info:MMU: updated fsr=0x107, far=0xffd84400
Info:MMU: updated fsr=0x107, far=0xffd85400
Info:MMU: updated fsr=0x107, far=0xffd86400
Info:MMU: updated fsr=0x107, far=0xffd87400
Info:MMU: updated fsr=0x107, far=0xffd88400
Info:MMU: updated fsr=0x107, far=0xffd89400
Info:MMU: updated fsr=0x107, far=0xffd8a400
Info:MMU: updated fsr=0x107, far=0xffd8b400
Info:MMU: updated fsr=0x107, far=0xffd8c400
Info:MMU: updated fsr=0x107, far=0xffd8d400
Info:MMU: updated fsr=0x107, far=0xffd8e400
Info:MMU: updated fsr=0x107, far=0xffd8f400
Info:MMU: updated fsr=0x107, far=0xffd90400
Info:MMU: updated fsr=0x107, far=0xffd91400
Info:MMU: updated fsr=0x107, far=0xffd92400
Info:MMU: updated fsr=0x107, far=0xffd93400
Info:MMU: updated fsr=0x107, far=0xffd94400
Info:MMU: updated fsr=0x107, far=0xffd95400
Info:MMU: updated fsr=0x107, far=0xffd96400
Info:MMU: updated fsr=0x107, far=0xffd97400
Info:MMU: updated fsr=0x107, far=0xffd98400
Info:MMU: updated fsr=0x107, far=0xffd99400
Info:MMU: updated fsr=0x107, far=0xffd9a400
Info:MMU: updated fsr=0x107, far=0xffd9b400
Info:MMU: updated fsr=0x107, far=0xffd9c400
Info:MMU: updated fsr=0x107, far=0xffd9d400
Info:MMU: updated fsr=0x107, far=0xffd9e400
Info:MMU: updated fsr=0x107, far=0xffd9f400
Info:MMU: updated fsr=0x107, far=0xffda0400
Info:MMU: updated fsr=0x107, far=0xffda1400
Info:MMU: updated fsr=0x107, far=0xffda2400
Info:MMU: updated fsr=0x107, far=0xffda3400
Info:MMU: updated fsr=0x107, far=0xffda4400
Info:MMU: updated fsr=0x107, far=0xffda5400
Info:MMU: updated fsr=0x107, far=0xffda6400
Info:MMU: updated fsr=0x107, far=0xffda7400
Info:MMU: updated fsr=0x107, far=0xffda8400
Info:MMU: updated fsr=0x107, far=0xffda9400
Info:MMU: updated fsr=0x107, far=0xffdaa400
Info:MMU: updated fsr=0x107, far=0xffdab400
Info:MMU: updated fsr=0x107, far=0xffdac400
Info:MMU: updated fsr=0x107, far=0xffdad400
Info:MMU: updated fsr=0x107, far=0xffdae400
Info:MMU: updated fsr=0x107, far=0xffdaf400
Info:MMU: updated fsr=0x107, far=0xffdb0400
Info:MMU: updated fsr=0x107, far=0xffdb1400
Info:MMU: updated fsr=0x107, far=0xffdb2400
Info:MMU: updated fsr=0x107, far=0xffdb3400
Info:MMU: updated fsr=0x107, far=0xffdb4400
Info:MMU: updated fsr=0x107, far=0xffdb5400
Info:MMU: updated fsr=0x107, far=0xffdb6400
Info:MMU: updated fsr=0x107, far=0xffdb7400
Info:MMU: updated fsr=0x107, far=0xffdb8400
Info:MMU: updated fsr=0x107, far=0xffdb9400
Info:MMU: updated fsr=0x107, far=0xffdba400
Info:MMU: updated fsr=0x107, far=0xffdbb400
Info:MMU: updated fsr=0x107, far=0xffdbc400
Info:MMU: updated fsr=0x107, far=0xffdbd400
Info:MMU: updated fsr=0x107, far=0xffdbe400
Info:MMU: updated fsr=0x107, far=0xffdbf400
Info:MMU: updated fsr=0x107, far=0xffdc0400
Info:MMU: updated fsr=0x107, far=0xffdc1400
Info:MMU: updated fsr=0x107, far=0xffdc2400
Info:MMU: updated fsr=0x107, far=0xffdc3400
Info:MMU: updated fsr=0x107, far=0xffdc4400
Info:MMU: updated fsr=0x107, far=0xffdc5400
Info:MMU: updated fsr=0x107, far=0xffdc6400
Info:MMU: updated fsr=0x107, far=0xffdc7400
Info:MMU: updated fsr=0x107, far=0xffdc8400
Info:MMU: updated fsr=0x107, far=0xffdc9400
Info:MMU: updated fsr=0x107, far=0xffdca400
Info:MMU: updated fsr=0x107, far=0xffdcb400
Info:MMU: updated fsr=0x107, far=0xffdcc400
Info:MMU: updated fsr=0x107, far=0xffdcd400
Info:MMU: updated fsr=0x107, far=0xffdce400
Info:MMU: updated fsr=0x107, far=0xffdcf400
Info:MMU: updated fsr=0x107, far=0xffdd0400
Info:MMU: updated fsr=0x107, far=0xffdd1400
Info:MMU: updated fsr=0x107, far=0xffdd2400
Info:MMU: updated fsr=0x107, far=0xffdd3400
Info:MMU: updated fsr=0x107, far=0xffdd4400
Info:MMU: updated fsr=0x107, far=0xffdd5400
Info:MMU: updated fsr=0x107, far=0xffdd6400
Info:MMU: updated fsr=0x107, far=0xffdd7400
Info:MMU: updated fsr=0x107, far=0xffdd8400
Info:MMU: updated fsr=0x107, far=0xffdd9400
Info:MMU: updated fsr=0x107, far=0xffdda400
Info:MMU: updated fsr=0x107, far=0xffddb400
Info:MMU: updated fsr=0x107, far=0xffddc400
Info:MMU: updated fsr=0x107, far=0xffddd400
Info:MMU: updated fsr=0x107, far=0xffdde400
Info:MMU: updated fsr=0x107, far=0xffddf400
Info:MMU: updated fsr=0x107, far=0xffde0400
Info:MMU: updated fsr=0x107, far=0xffde1400
Info:MMU: updated fsr=0x107, far=0xffde2400
Info:MMU: updated fsr=0x107, far=0xffde3400
Info:MMU: updated fsr=0x107, far=0xffde4400
Info:MMU: updated fsr=0x107, far=0xffde5400
Info:MMU: updated fsr=0x107, far=0xffde6400
Info:MMU: updated fsr=0x107, far=0xffde7400
Info:MMU: updated fsr=0x107, far=0xffde8400
Info:MMU: updated fsr=0x107, far=0xffde9400
Info:MMU: updated fsr=0x107, far=0xffdea400
Info:MMU: updated fsr=0x107, far=0xffdeb400
Info:MMU: updated fsr=0x107, far=0xffdec400
Info:MMU: updated fsr=0x107, far=0xffded400
Info:MMU: updated fsr=0x107, far=0xffdee400
Info:MMU: updated fsr=0x107, far=0xffdef400
Info:MMU: updated fsr=0x107, far=0xffdf0400
Info:MMU: updated fsr=0x107, far=0xffdf1400
Info:MMU: updated fsr=0x107, far=0xffdf2400
Info:MMU: updated fsr=0x107, far=0xffdf3400
Info:MMU: updated fsr=0x107, far=0xffdf4400
Info:MMU: updated fsr=0x107, far=0xffdf5400
Info:MMU: updated fsr=0x107, far=0xffdf6400
Info:MMU: updated fsr=0x107, far=0xffdf7400
Info:MMU: updated fsr=0x107, far=0xffdf8400
Info:MMU: updated fsr=0x107, far=0xffdf9400
Info:MMU: updated fsr=0x107, far=0xffdfa400
Info:MMU: updated fsr=0x107, far=0xffdfb400
Info:MMU: updated fsr=0x107, far=0xffdfc400
Info:MMU: updated fsr=0x107, far=0xffdfd400
Info:MMU: updated fsr=0x107, far=0xffdfe400
Info:MMU: updated fsr=0x107, far=0xffdff400
Info:MMU: updated fsr=0x107, far=0xffe00400
Info:MMU: updated fsr=0x107, far=0xffe01400
Info:MMU: updated fsr=0x107, far=0xffe02400
Info:MMU: updated fsr=0x107, far=0xffe03400
Info:MMU: updated fsr=0x107, far=0xffe04400
Info:MMU: updated fsr=0x107, far=0xffe05400
Info:MMU: updated fsr=0x107, far=0xffe06400
Info:MMU: updated fsr=0x107, far=0xffe07400
Info:MMU: updated fsr=0x107, far=0xffe08400
Info:MMU: updated fsr=0x107, far=0xffe09400
Info:MMU: updated fsr=0x107, far=0xffe0a400
Info:MMU: updated fsr=0x107, far=0xffe0b400
Info:MMU: updated fsr=0x107, far=0xffe0c400
Info:MMU: updated fsr=0x107, far=0xffe0d400
Info:MMU: updated fsr=0x107, far=0xffe0e400
Info:MMU: updated fsr=0x107, far=0xffe0f400
Info:MMU: updated fsr=0x107, far=0xffe10400
Info:MMU: updated fsr=0x107, far=0xffe11400
Info:MMU: updated fsr=0x107, far=0xffe12400
Info:MMU: updated fsr=0x107, far=0xffe13400
Info:MMU: updated fsr=0x107, far=0xffe14400
Info:MMU: updated fsr=0x107, far=0xffe15400
Info:MMU: updated fsr=0x107, far=0xffe16400
Info:MMU: updated fsr=0x107, far=0xffe17400
Info:MMU: updated fsr=0x107, far=0xffe18400
Info:MMU: updated fsr=0x107, far=0xffe19400
Info:MMU: updated fsr=0x107, far=0xffe1a400
Info:MMU: updated fsr=0x107, far=0xffe1b400
Info:MMU: updated fsr=0x107, far=0xffe1c400
Info:MMU: updated fsr=0x107, far=0xffe1d400
Info:MMU: updated fsr=0x107, far=0xffe1e400
Info:MMU: updated fsr=0x107, far=0xffe1f400
Info:MMU: updated fsr=0x107, far=0xffe20400
Info:MMU: updated fsr=0x107, far=0xffe21400
Info:MMU: updated fsr=0x107, far=0xffe22400
Info:MMU: updated fsr=0x107, far=0xffe23400
Info:MMU: updated fsr=0x107, far=0xffe24400
Info:MMU: updated fsr=0x107, far=0xffe25400
Info:MMU: updated fsr=0x107, far=0xffe26400
Info:MMU: updated fsr=0x107, far=0xffe27400
Info:MMU: updated fsr=0x107, far=0xffe28400
Info:MMU: updated fsr=0x107, far=0xffe29400
Info:MMU: updated fsr=0x107, far=0xffe2a400
Info:MMU: updated fsr=0x107, far=0xffe2b400
Info:MMU: updated fsr=0x107, far=0xffe2c400
Info:MMU: updated fsr=0x107, far=0xffe2d400
Info:MMU: updated fsr=0x107, far=0xffe2e400
Info:MMU: updated fsr=0x107, far=0xffe2f400
Info:MMU: updated fsr=0x107, far=0xffe30400
Info:MMU: updated fsr=0x107, far=0xffe31400
Info:MMU: updated fsr=0x107, far=0xffe32400
Info:MMU: updated fsr=0x107, far=0xffe33400
Info:MMU: updated fsr=0x107, far=0xffe34400
Info:MMU: updated fsr=0x107, far=0xffe35400
Info:MMU: updated fsr=0x107, far=0xffe36400
Info:MMU: updated fsr=0x107, far=0xffe37400
Info:MMU: updated fsr=0x107, far=0xffe38400
Info:MMU: updated fsr=0x107, far=0xffe39400
Info:MMU: updated fsr=0x107, far=0xffe3a400
Info:MMU: updated fsr=0x107, far=0xffe3b400
Info:MMU: updated fsr=0x107, far=0xffe3c400
Info:MMU: updated fsr=0x107, far=0xffe3d400
Info:MMU: updated fsr=0x107, far=0xffe3e400
Info:MMU: updated fsr=0x107, far=0xffe3f400
Info:MMU: updated fsr=0x107, far=0xffe40400
Info:MMU: updated fsr=0x107, far=0xffe41400
Info:MMU: updated fsr=0x107, far=0xffe42400
Info:MMU: updated fsr=0x107, far=0xffe43400
Info:MMU: updated fsr=0x107, far=0xffe44400
Info:MMU: updated fsr=0x107, far=0xffe45400
Info:MMU: updated fsr=0x107, far=0xffe46400
Info:MMU: updated fsr=0x107, far=0xffe47400
Info:MMU: updated fsr=0x107, far=0xffe48400
Info:MMU: updated fsr=0x107, far=0xffe49400
Info:MMU: updated fsr=0x107, far=0xffe4a400
Info:MMU: updated fsr=0x107, far=0xffe4b400
Info:MMU: updated fsr=0x107, far=0xffe4c400
Info:MMU: updated fsr=0x107, far=0xffe4d400
Info:MMU: updated fsr=0x107, far=0xffe4e400
Info:MMU: updated fsr=0x107, far=0xffe4f400
Info:MMU: updated fsr=0x107, far=0xffe50400
Info:MMU: updated fsr=0x107, far=0xffe51400
Info:MMU: updated fsr=0x107, far=0xffe52400
Info:MMU: updated fsr=0x107, far=0xffe53400
Info:MMU: updated fsr=0x107, far=0xffe54400
Info:MMU: updated fsr=0x107, far=0xffe55400
Info:MMU: updated fsr=0x107, far=0xffe56400
Info:MMU: updated fsr=0x107, far=0xffe57400
Info:MMU: updated fsr=0x107, far=0xffe58400
Info:MMU: updated fsr=0x107, far=0xffe59400
Info:MMU: updated fsr=0x107, far=0xffe5a400
Info:MMU: updated fsr=0x107, far=0xffe5b400
Info:MMU: updated fsr=0x107, far=0xffe5c400
Info:MMU: updated fsr=0x107, far=0xffe5d400
Info:MMU: updated fsr=0x107, far=0xffe5e400
Info:MMU: updated fsr=0x107, far=0xffe5f400
Info:MMU: updated fsr=0x107, far=0xffe60400
Info:MMU: updated fsr=0x107, far=0xffe61400
Info:MMU: updated fsr=0x107, far=0xffe62400
Info:MMU: updated fsr=0x107, far=0xffe63400
Info:MMU: updated fsr=0x107, far=0xffe64400
Info:MMU: updated fsr=0x107, far=0xffe65400
Info:MMU: updated fsr=0x107, far=0xffe66400
Info:MMU: updated fsr=0x107, far=0xffe67400
Info:MMU: updated fsr=0x107, far=0xffe68400
Info:MMU: updated fsr=0x107, far=0xffe69400
Info:MMU: updated fsr=0x107, far=0xffe6a400
Info:MMU: updated fsr=0x107, far=0xffe6b400
Info:MMU: updated fsr=0x107, far=0xffe6c400
Info:MMU: updated fsr=0x107, far=0xffe6d400
Info:MMU: updated fsr=0x107, far=0xffe6e400
Info:MMU: updated fsr=0x107, far=0xffe6f400
Info:MMU: updated fsr=0x107, far=0xffe70400
Info:MMU: updated fsr=0x107, far=0xffe71400
Info:MMU: updated fsr=0x107, far=0xffe72400
Info:MMU: updated fsr=0x107, far=0xffe73400
Info:MMU: updated fsr=0x107, far=0xffe74400
Info:MMU: updated fsr=0x107, far=0xffe75400
Info:MMU: updated fsr=0x107, far=0xffe76400
Info:MMU: updated fsr=0x107, far=0xffe77400
Info:MMU: updated fsr=0x107, far=0xffe78400
Info:MMU: updated fsr=0x107, far=0xffe79400
Info:MMU: updated fsr=0x107, far=0xffe7a400
Info:MMU: updated fsr=0x107, far=0xffe7b400
Info:MMU: updated fsr=0x107, far=0xffe7c400
Info:MMU: updated fsr=0x107, far=0xffe7d400
Info:MMU: updated fsr=0x107, far=0xffe7e400
Info:MMU: updated fsr=0x107, far=0xffe7f400
Info:MMU: updated fsr=0x107, far=0xffe80400
Info:MMU: updated fsr=0x107, far=0xffe81400
Info:MMU: updated fsr=0x107, far=0xffe82400
Info:MMU: updated fsr=0x107, far=0xffe83400
Info:MMU: updated fsr=0x107, far=0xffe84400
Info:MMU: updated fsr=0x107, far=0xffe85400
Info:MMU: updated fsr=0x107, far=0xffe86400
Info:MMU: updated fsr=0x107, far=0xffe87400
Info:MMU: updated fsr=0x107, far=0xffe88400
Info:MMU: updated fsr=0x107, far=0xffe89400
Info:MMU: updated fsr=0x107, far=0xffe8a400
Info:MMU: updated fsr=0x107, far=0xffe8b400
Info:MMU: updated fsr=0x107, far=0xffe8c400
Info:MMU: updated fsr=0x107, far=0xffe8d400
Info:MMU: updated fsr=0x107, far=0xffe8e400
Info:MMU: updated fsr=0x107, far=0xffe8f400
Info:MMU: updated fsr=0x107, far=0xffe90400
Info:MMU: updated fsr=0x107, far=0xffe91400
Info:MMU: updated fsr=0x107, far=0xffe92400
Info:MMU: updated fsr=0x107, far=0xffe93400
Info:MMU: updated fsr=0x107, far=0xffe94400
Info:MMU: updated fsr=0x107, far=0xffe95400
Info:MMU: updated fsr=0x107, far=0xffe96400
Info:MMU: updated fsr=0x107, far=0xffe97400
Info:MMU: updated fsr=0x107, far=0xffe98400
Info:MMU: updated fsr=0x107, far=0xffe99400
Info:MMU: updated fsr=0x107, far=0xffe9a400
Info:MMU: updated fsr=0x107, far=0xffe9b400
Info:MMU: updated fsr=0x107, far=0xffe9c400
Info:MMU: updated fsr=0x107, far=0xffe9d400
Info:MMU: updated fsr=0x107, far=0xffe9e400
Info:MMU: updated fsr=0x107, far=0xffe9f400
Info:MMU: updated fsr=0x107, far=0xffea0400
Info:MMU: updated fsr=0x107, far=0xffea1400
Info:MMU: updated fsr=0x107, far=0xffea2400
Info:MMU: updated fsr=0x107, far=0xffea3400
Info:MMU: updated fsr=0x107, far=0xffea4400
Info:MMU: updated fsr=0x107, far=0xffea5400
Info:MMU: updated fsr=0x107, far=0xffea6400
Info:MMU: updated fsr=0x107, far=0xffea7400
Info:MMU: updated fsr=0x107, far=0xffea8400
Info:MMU: updated fsr=0x107, far=0xffea9400
Info:MMU: updated fsr=0x107, far=0xffeaa400
Info:MMU: updated fsr=0x107, far=0xffeab400
Info:MMU: updated fsr=0x107, far=0xffeac400
Info:MMU: updated fsr=0x107, far=0xffead400
Info:MMU: updated fsr=0x107, far=0xffeae400
Info:MMU: updated fsr=0x107, far=0xffeaf400
Info:MMU: updated fsr=0x107, far=0xffeb0400
Info:MMU: updated fsr=0x107, far=0xffeb1400
Info:MMU: updated fsr=0x107, far=0xffeb2400
Info:MMU: updated fsr=0x107, far=0xffeb3400
Info:MMU: updated fsr=0x107, far=0xffeb4400
Info:MMU: updated fsr=0x107, far=0xffeb5400
Info:MMU: updated fsr=0x107, far=0xffeb6400
Info:MMU: updated fsr=0x107, far=0xffeb7400
Info:MMU: updated fsr=0x107, far=0xffeb8400
Info:MMU: updated fsr=0x107, far=0xffeb9400
Info:MMU: updated fsr=0x107, far=0xffeba400
Info:MMU: updated fsr=0x107, far=0xffebb400
Info:MMU: updated fsr=0x107, far=0xffebc400
Info:MMU: updated fsr=0x107, far=0xffebd400
Info:MMU: updated fsr=0x107, far=0xffebe400
Info:MMU: updated fsr=0x107, far=0xffebf400
Info:MMU: updated fsr=0x107, far=0xffec0400
Info:MMU: updated fsr=0x107, far=0xffec1400
Info:MMU: updated fsr=0x107, far=0xffec2400
Info:MMU: updated fsr=0x107, far=0xffec3400
Info:MMU: updated fsr=0x107, far=0xffec4400
Info:MMU: updated fsr=0x107, far=0xffec5400
Info:MMU: updated fsr=0x107, far=0xffec6400
Info:MMU: updated fsr=0x107, far=0xffec7400
Info:MMU: updated fsr=0x107, far=0xffec8400
Info:MMU: updated fsr=0x107, far=0xffec9400
Info:MMU: updated fsr=0x107, far=0xffeca400
Info:MMU: updated fsr=0x107, far=0xffecb400
Info:MMU: updated fsr=0x107, far=0xffecc400
Info:MMU: updated fsr=0x107, far=0xffecd400
Info:MMU: updated fsr=0x107, far=0xffece400
Info:MMU: updated fsr=0x107, far=0xffecf400
Info:MMU: updated fsr=0x107, far=0xffed0400
Info:MMU: updated fsr=0x107, far=0xffed1400
Info:MMU: updated fsr=0x107, far=0xffed2400
Info:MMU: updated fsr=0x107, far=0xffed3400
Info:MMU: updated fsr=0x107, far=0xffed4400
Info:MMU: updated fsr=0x107, far=0xffed5400
Info:MMU: updated fsr=0x107, far=0xffed6400
Info:MMU: updated fsr=0x107, far=0xffed7400
Info:MMU: updated fsr=0x107, far=0xffed8400
Info:MMU: updated fsr=0x107, far=0xffed9400
Info:MMU: updated fsr=0x107, far=0xffeda400
Info:MMU: updated fsr=0x107, far=0xffedb400
Info:MMU: updated fsr=0x107, far=0xffedc400
Info:MMU: updated fsr=0x107, far=0xffedd400
Info:MMU: updated fsr=0x107, far=0xffede400
Info:MMU: updated fsr=0x107, far=0xffedf400
Info:MMU: updated fsr=0x107, far=0xffee0400
Info:MMU: updated fsr=0x107, far=0xffee1400
Info:MMU: updated fsr=0x107, far=0xffee2400
Info:MMU: updated fsr=0x107, far=0xffee3400
Info:MMU: updated fsr=0x107, far=0xffee4400
Info:MMU: updated fsr=0x107, far=0xffee5400
Info:MMU: updated fsr=0x107, far=0xffee6400
Info:MMU: updated fsr=0x107, far=0xffee7400
Info:MMU: updated fsr=0x107, far=0xffee8400
Info:MMU: updated fsr=0x107, far=0xffee9400
Info:MMU: updated fsr=0x107, far=0xffeea400
Info:MMU: updated fsr=0x107, far=0xffeeb400
Info:MMU: updated fsr=0x107, far=0xffeec400
Info:MMU: updated fsr=0x107, far=0xffeed400
Info:MMU: updated fsr=0x107, far=0xffeee400
Info:MMU: updated fsr=0x107, far=0xffeef400
Info:MMU: updated fsr=0x107, far=0xffef0400
Info:MMU: updated fsr=0x107, far=0xffef1400
Info:MMU: updated fsr=0x107, far=0xffef2400
Info:MMU: updated fsr=0x107, far=0xffef3400
Info:MMU: updated fsr=0x107, far=0xffef4400
Info:MMU: updated fsr=0x107, far=0xffef5400
Info:MMU: updated fsr=0x107, far=0xffef6400
Info:MMU: updated fsr=0x107, far=0xffef7400
Info:MMU: updated fsr=0x107, far=0xffef8400
Info:MMU: updated fsr=0x107, far=0xffef9400
Info:MMU: updated fsr=0x107, far=0xffefa400
Info:MMU: updated fsr=0x107, far=0xffefb400
Info:MMU: updated fsr=0x107, far=0xffefc400
Info:MMU: updated fsr=0x107, far=0xffefd400
Info:MMU: updated fsr=0x107, far=0xffefe400
Info:MMU: updated fsr=0x107, far=0xffeff400

------map_kernel()----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ MMU TLB flushed due to context-table-pointer-write (=24080) ------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 18:39:06 2016

num_ifetches = 2200000
PC=0xf00c0f98
nPC=0xf00c0f9c
trap_vector=0x0
==============================================

------free_area_init_core()
------pg
==============================================
Real time = Sat Aug  6 18:39:23 2016

num_ifetches = 2300000
PC=0xf000c580
nPC=0xf000c584
trap_vector=0x0
==============================================
dat_resize_init()
------pgdat_page_cgroup_init()
------zone_spanned_pages_in_node()
------calc_memmap_size()
------mod_zone_page_state()
------set_pageblock_order()
------setup_usemap()
------init_currently_empty_zone()
------memmap_init()
==============================================
Real time = Sat Aug  6 18:39:29 2016

num_ifetches = 2400000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:39:35 2016

num_ifetches = 2500000
PC=0xf00cfc14
nPC=0xf00cfc18
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:39:41 2016

num_ifetches = 2600000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:39:47 2016

num_ifetches = 2700000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:39:53 2016

num_ifetches = 2800000
PC=0xf00cfc18
nPC=0xf00cfc1c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:39:59 2016

num_ifetches = 2900000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:40:06 2016

num_ifetches = 3000000
PC=0xf01547e8
nPC=0xf01547ec
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:40:11 2016

num_ifetches = 3100000
PC=0xf00cfbf8
nPC=0xf00cfbfc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:40:17 2016

num_ifetches = 3200000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:40:24 2016

num_ifetches = 3300000
PC=0xf01547ec
nPC=0xf01547f0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:40:30 2016

num_ifetches = 3400000
PC=0xf00cfbfc
nPC=0xf00cfc00
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:40:36 2016

num_ifetches = 3500000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:40:42 2016

num_ifetches = 3600000
PC=0xf01547f0
nPC=0xf0154808
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:40:49 2016

num_ifetches = 3700000
PC=0xf00cfc00
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:40:55 2016

num_ifetches = 3800000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:41:01 2016

num_ifetches = 3900000
PC=0xf00cfc0c
nPC=0xf00cfc10
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:41:07 2016

num_ifetches = 4000000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:41:13 2016

num_ifetches = 4100000
PC=0xf0154798
nPC=0xf015479c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:41:19 2016

num_ifetches = 4200000
PC=0xf00cfc10
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:41:25 2016

num_ifetches = 4300000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:41:31 2016

num_ifetches = 4400000
PC=0xf015479c
nPC=0xf01547a0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:41:37 2016

num_ifetches = 4500000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:41:43 2016

num_ifetches = 4600000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:41:49 2016

num_ifetches = 4700000
PC=0xf01547a0
nPC=0xf01547a4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:41:55 2016

num_ifetches = 4800000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:42:01 2016

num_ifetches = 4900000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:42:08 2016

num_ifetches = 5000000
PC=0xf01547c4
nPC=0xf01547c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:42:14 2016

num_ifetches = 5100000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:42:20 2016

num_ifetches = 5200000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:42:26 2016

num_ifetches = 5300000
PC=0xf01547c8
nPC=0xf01547cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:42:33 2016

num_ifetches = 5400000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

------zone_spanned_pages_in_node()
------calc_memmap_size()
------mod_zone_page_state()
------zone_spanned_pages_in_node()
------calc_memmap_size()
------mod_zone_page_state()
------zone_spanned_pages_in_node()
------calc_memmap_size()
------mod
==============================================
Real time = Sat Aug  6 18:42:38 2016

num_ifetches = 5500000
PC=0xf00bf234
nPC=0xf00bf238
trap_vector=0x0
==============================================
_zone_page_state()
------ entering function in file arch/sparc/mm/init_32.c, line 256 

==============================================
Real time = Sat Aug  6 18:42:44 2016

num_ifetches = 5600000
PC=0xf001de90
nPC=0xf001de94
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:42:50 2016

num_ifetches = 5700000
PC=0xf001de84
nPC=0xf001de88
trap_vector=0x0
==============================================
PROM: Built device tree with 2933 bytes of memory.

------ entering function in file arch/sparc/mm/init_32.c, line 258 

------ entering function in file arch/sparc/mm/init_32.c, line 260 
Booting Linux...

==============================================
Real time = Sat Aug  6 18:42:56 2016

num_ifetches = 5800000
PC=0xf00c0f84
nPC=0xf00c0f88
trap_vector=0x0
==============================================
Kernel command line:  debug lpj=10000 loglevel=7 console=ttyS0 

------ entering function in file init/main.c, line 563 at JIFFIES = fffedb08 
 PID hash table entries: 512 (order: -1, 2048 bytes)
Dentry cache hash table entries: 16384 (order: 4, 65536 bytes)

==============================================
Real time = Sat Aug  6 18:43:04 2016

num_ifetches = 5900000
PC=0xf01514d4
nPC=0xf01514d8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:43:13 2016

num_ifetches = 6000000
PC=0xf01514cc
nPC=0xf01514d0
trap_vector=0x0
==============================================
Inode-cache hash table entries: 8192 (order: 3, 32768 bytes)
Sorting __ex_table...

==============================================
Real time = Sat Aug  6 18:43:21 2016

num_ifetches = 6100000
PC=0xf00cfc14
nPC=0xf00cfc18
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:43:26 2016

num_ifetches = 6200000
PC=0xf00cfc0c
nPC=0xf00cfc10
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:43:30 2016

num_ifetches = 6300000
PC=0xf00cfc00
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:43:34 2016

num_ifetches = 6400000
PC=0xf014a560
nPC=0xf014a564
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:43:38 2016

num_ifetches = 6500000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:43:42 2016

num_ifetches = 6600000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:43:46 2016

num_ifetches = 6700000
PC=0xf014a548
nPC=0xf014a54c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:43:50 2016

num_ifetches = 6800000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:43:55 2016

num_ifetches = 6900000
PC=0xf00093dc
nPC=0xf00cfc04
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:43:59 2016

num_ifetches = 7000000
PC=0xf014a558
nPC=0xf00cfbf8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:44:03 2016

num_ifetches = 7100000
PC=0xf00cfc18
nPC=0xf00cfc1c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:44:08 2016

num_ifetches = 7200000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:44:14 2016

num_ifetches = 7300000
PC=0xf005d4a0
nPC=0xf005d4a4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:44:20 2016

num_ifetches = 7400000
PC=0xf005d4d0
nPC=0xf005d4d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:44:26 2016

num_ifetches = 7500000
PC=0xf005d54c
nPC=0xf005d550
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:44:32 2016

num_ifetches = 7600000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:44:38 2016

num_ifetches = 7700000
PC=0xf0009420
nPC=0xf00cfc34
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:44:44 2016

num_ifetches = 7800000
PC=0xf014ed20
nPC=0xf014ed24
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:44:51 2016

num_ifetches = 7900000
PC=0xf014ed1c
nPC=0xf014ed20
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:44:57 2016

num_ifetches = 8000000
PC=0xf005d51c
nPC=0xf005d520
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:45:02 2016

num_ifetches = 8100000
PC=0xf005d4dc
nPC=0xf005d4e0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:45:08 2016

num_ifetches = 8200000
PC=0xf005d4a4
nPC=0xf005d4a8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:45:14 2016

num_ifetches = 8300000
PC=0xf00cfc28
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:45:20 2016

num_ifetches = 8400000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:45:26 2016

num_ifetches = 8500000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:45:32 2016

num_ifetches = 8600000
PC=0xf014ed18
nPC=0xf014ed1c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:45:38 2016

num_ifetches = 8700000
PC=0xf014ed6c
nPC=0xf014ed70
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:45:45 2016

num_ifetches = 8800000
PC=0xf005d4a0
nPC=0xf005d4a4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:45:51 2016

num_ifetches = 8900000
PC=0xf005d520
nPC=0xf005d524
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:45:57 2016

num_ifetches = 9000000
PC=0xf005d464
nPC=0xf005d468
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:46:03 2016

num_ifetches = 9100000
PC=0xf00cfc38
nPC=0xf014ed28
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:46:09 2016

num_ifetches = 9200000
PC=0xf00bba7c
nPC=0xf00bba9c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:46:16 2016

num_ifetches = 9300000
PC=0xf000825c
nPC=0xf0008260
trap_vector=0x0
==============================================
NR_IRQS:64

 Entering time_init()
------Ajit_build_device_irq()
 Timer request_irq() succeeded with irq=1
==============================================
Real time = Sat Aug  6 18:46:25 2016

num_ifetches = 9400000
PC=0xf0054484
nPC=0xf0009400
trap_vector=0x0
==============================================

------ entering function in file init/main.c, line 653 at JIFFIES = fffedb08 

Console: colour dummy device 80x25

AJIT_CONSOLE_WRITE :  console [ttyS0] enabled

 console [ttyS0] enabled

==============================================
Real time = Sat Aug  6 18:46:37 2016

num_ifetches = 9500000
PC=0xf0044b9c
nPC=0xf0044ba0
trap_vector=0x0
==============================================

AJIT_CONSOLE_WRITE : bootconsole [earlyprom0] disabled

bootconsole [earlyprom0] disabled

 late_time_init = f01486ac
 Entering late_time_init()
 In clockevents_register_device(dev) dev = f0200120
 (dev->mode != CLOCK_EVT_MODE_UNUSED)= 0
 Entering tick_check_new_device()
------ entering function in file init/main.c, line 689 at JIFFIES = fffedb08 

AJIT_CONSOLE_WRITE : In calibrate_delay()

AJIT_CONSOLE_WRITE : 


AJIT_CONSOLE_WRITE : Calibrating delay loop (skipped) preset value.. 

==============================================
Real time = Sat Aug  6 18:46:48 2016

num_ifetches = 9600000
PC=0xf004f1f0
nPC=0xf00404cc
trap_vector=0x0
==============================================

AJIT_CONSOLE_WRITE : pid_max: default: 4096 minimum: 301


AJIT_CONSOLE_WRITE : Mount-cache hash table entries: 1024 (order: 0, 4096 byt
==============================================
Real time = Sat Aug  6 18:47:01 2016

num_ifetches = 9700000
PC=0xf00bdf80
nPC=0xf00bdf84
trap_vector=0x0
==============================================
es)


AJIT_CONSOLE_WRITE : Mountpoint-cache hash table entries: 1024 (order: 0, 4096 bytes)


==============================================
Real time = Sat Aug  6 18:47:17 2016

num_ifetches = 9800000
PC=0xf007ae50
nPC=0xf007ae54
trap_vector=0x0
==============================================

------ entering function in file init/main.c, line 727 at JIFFIES = fffedb13 
 
==============================================
Real time = Sat Aug  6 18:47:31 2016

num_ifetches = 9900000
PC=0xf0009420
nPC=0xf00cfc34
trap_vector=0x0
==============================================

------ entering function in file init/main.c, line 997 at JIFFIES = fffedb15 
 
------ entering function do_one_initcall(f014883c)
------ entering function do_one_initcall(f014c2c0)
------ entering function do_one_initcall(f014c7b8)
==============================================
Real time = Sat Aug  6 18:47:48 2016

num_ifetches = 10000000
PC=0xf00413fc
nPC=0xf004147c
trap_vector=0x0
==============================================

------ entering function do_one_initcall(f0152974)
------ entering function do_one_initcall(f00efb44)
==============================================
Real time = Sat Aug  6 18:48:04 2016

num_ifetches = 10100000
PC=0xf00ef17c
nPC=0xf00ef180
trap_vector=0x0
==============================================

------ entering function in file init/main
==============================================
Real time = Sat Aug  6 18:48:15 2016

num_ifetches = 10200000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================
.c, line 1071 at JIFFIES = fffedb1e 
 
------ entering function in file init/main.c, line 930 

------ entering function in file init/main.c, line 932 

------ entering function in file init/main.c, line 934 

------ entering function in file init/main.c, line 936 

==============================================
Real time = Sat Aug  6 18:48:31 2016

num_ifetches = 10300000
PC=0xf00972d8
nPC=0xf00972dc
trap_vector=0x0
==============================================

AJIT_CONSOLE_WRITE : devtmpfs: initialized


==============================================
Real time = Sat Aug  6 18:48:48 2016

num_ifetches = 10400000
PC=0xf007b4c4
nPC=0xf007b4c8
trap_vector=0x0
==============================================

------ entering function in file init/main.c, line 938 

------ entering function in file init/main.c, line 940 

------ entering function in file init/main.c, line 942 

------ entering function i
==============================================
Real time = Sat Aug  6 18:49:03 2016

num_ifetches = 10500000
PC=0xf00bf27c
nPC=0xf00bf280
trap_vector=0x0
==============================================
n file init/main.c, line 944 

------ entering function do_initcall_level(0)
------ entering function do_one_initcall(f0152064)
------ entering function do_initcall_level(1)
------ entering function do_one_initcall(f014c7a0)
------ entering function do_one_initcall(f014d0f8)
==============================================
Real time = Sat Aug  6 18:49:17 2016

num_ifetches = 10600000
PC=0xf00b6550
nPC=0xf00b6554
trap_vector=0x0
==============================================

------ entering function do_one_initcall(f014df88)
------ entering function do_one_initcall(f014fde4)
------ entering function do_one_initcall(f0151ac4)
------ entering function do_one_initcall(f0151ae4)
------ entering function do_one_initcall(f01528d4)
------ entering function do_one_initcall(f01540b4)
==============================================
Real time = Sat Aug  6 18:49:32 2016

num_ifetches = 10700000
PC=0xf0109974
nPC=0xf0109978
trap_vector=0x0
==============================================

------ entering function do_initcall_level(2)
------ entering function do_one_initcall(f0149868)
==============================================
Real time = Sat Aug  6 18:49:47 2016

num_ifetches = 10800000
PC=0xf00b1834
nPC=0xf00b1838
trap_vector=0x0
==============================================

------ entering function do_one_initcall(f014eeb0)
------ entering function do_one_initcall(f014ef68)
------ entering function do_one_initcall(f015297c)
==============================================
Real time = Sat Aug  6 18:50:02 2016

num_ifetches = 10900000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

------ entering function do_one_initcall(f0152e3c)
------ entering function do_initcall_level(3)
------ entering function do_one_initcall(f0147f30)
------ entering function do_initcall_level(4)
------ entering function do_one_initcall(f0147ff0)
==============================================
Real time = Sat Aug  6 18:50:17 2016

num_ifetches = 11000000
PC=0xf00c6064
nPC=0xf00c6068
trap_vector=0x0
==============================================

------ entering function do_one_initcall(f014ba18)
------ entering function do_one_initcall(f014bcb4)
------ entering function do_one_initcall(f014c680)
------ entering function do_one_initcall(f014cc40)
==============================================
Real time = Sat Aug  6 18:50:32 2016

num_ifetches = 11100000
PC=0xf00c5fa0
nPC=0xf00c5fa4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:50:48 2016

num_ifetches = 11200000
PC=0xf00bbae0
nPC=0xf00bbae4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:51:03 2016

num_ifetches = 11300000
PC=0xf0056ee8
nPC=0xf0056eec
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:51:19 2016

num_ifetches = 11400000
PC=0xf004e238
nPC=0xf004e23c
trap_vector=0x0
==============================================

------ entering function do_one_initcall(f014d6a4)
------ entering function do_one_initcall(f014ee
==============================================
Real time = Sat Aug  6 18:51:34 2016

num_ifetches = 11500000
PC=0xf000c544
nPC=0xf000c564
trap_vector=0x0
==============================================
f8)
------ entering function do_one_initcall(f0154824)
------ entering function do_one_initcall(f0072130)
------ entering function do_one_initcall(f0072100)
------ entering function do_one_initcall(f015353c)
==============================================
Real time = Sat Aug  6 18:51:50 2016

num_ifetches = 11600000
PC=0xf00b693c
nPC=0xf00093c0
trap_vector=0x0
==============================================

------ entering function do_one_initcall(f0153f30)
------ entering function do_one_initcall(f015404c)
------ entering function do_initcall_level(5)
------ entering function do_one_initcall(f0148694)
------ entering function do_one_initcall(f0149e00)
------ entering function do_one_initcall(f014df44)
==============================================
Real time = Sat Aug  6 18:52:05 2016

num_ifetches = 11700000
PC=0xf0053ec8
nPC=0xf004e234
trap_vector=0x0
==============================================

AJIT_CONSOLE_WRITE : Switched to clocksource timer_cs


------ entering function do_one_initcall(f01513ac)
------ entering function do_one_initcall(f0151c6c)
------ entering function do_one_initcall(f0151c9c)
------ entering function do_one_initcall(f0151ccc)
------ entering function do_one_initcall(f0151cfc)
------ entering function do_one_initcall(f0151d2c)
------ entering function do_one_initcall(f0151d5c)
------ entering function do_one_initcall(f0151d8c)
==============================================
Real time = Sat Aug  6 18:52:19 2016

num_ifetches = 11800000
PC=0xf00be898
nPC=0xf00be89c
trap_vector=0x0
==============================================

------ entering function do_one_initcall(f0151dbc)
------ entering function do_one_initcall(f0151dec)
------ entering function do_one_initcall(f0151e1c)
------ entering function do_one_initcall(f0151e4c)
------ entering function do_one_initcall(f0151ec8)
------ entering function do_one_initcall(f0151ef8)
------ entering function do_one_initcall(f0152004)
------ entering function do_one_initcall(f0153460)
==============================================
Real time = Sat Aug  6 18:52:33 2016

num_ifetches = 11900000
PC=0xf003e090
nPC=0xf003e094
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:52:52 2016

num_ifetches = 12000000
PC=0xf00c0f3c
nPC=0xf00c0f40
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:53:09 2016

num_ifetches = 12100000
PC=0xf00cfc8c
nPC=0xf0109a98
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:53:27 2016

num_ifetches = 12200000
PC=0xf00f04cc
nPC=0xf00f04d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:53:44 2016

num_ifetches = 12300000
PC=0xf003e478
nPC=0xf003e47c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:54:03 2016

num_ifetches = 12400000
PC=0xf00c1078
nPC=0xf00c107c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:54:20 2016

num_ifetches = 12500000
PC=0xf0095f0c
nPC=0xf0095f10
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:54:37 2016

num_ifetches = 12600000
PC=0xf00bcb20
nPC=0xf00bcb24
trap_vector=0x8
==============================================

==============================================
Real time = Sat Aug  6 18:54:53 2016

num_ifetches = 12700000
PC=0xf0008500
nPC=0xf0008504
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:55:10 2016

num_ifetches = 12800000
PC=0xf0109978
nPC=0xf00f2e1c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:55:27 2016

num_ifetches = 12900000
PC=0xf00b171c
nPC=0xf00b1720
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:55:45 2016

num_ifetches = 13000000
PC=0xf00bdd70
nPC=0xf00bdd74
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:56:01 2016

num_ifetches = 13100000
PC=0xf0008258
nPC=0xf000825c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:56:19 2016

num_ifetches = 13200000
PC=0xf00bdd90
nPC=0xf00bdd94
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:56:35 2016

num_ifetches = 13300000
PC=0xf0008294
nPC=0xf0008298
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:56:53 2016

num_ifetches = 13400000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:57:10 2016

num_ifetches = 13500000
PC=0xf00b1200
nPC=0xf00b1204
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:57:27 2016

num_ifetches = 13600000
PC=0xf0086988
nPC=0xf008698c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:57:45 2016

num_ifetches = 13700000
PC=0xf00ba860
nPC=0xf00ba864
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:58:03 2016

num_ifetches = 13800000
PC=0xf0087494
nPC=0xf0087498
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:58:20 2016

num_ifetches = 13900000
PC=0xf00bcaa4
nPC=0xf00bcab4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:58:38 2016

num_ifetches = 14000000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:58:56 2016

num_ifetches = 14100000
PC=0xf00b18b8
nPC=0xf0109950
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:59:12 2016

num_ifetches = 14200000
PC=0xf00e33a0
nPC=0xf00e33a4
trap_vector=0x0
==============================================

------ entering function do_one_initcall(f01477cc)
------ in populate_rootfs()
------ in unpack_to_rootfs()
------ entering function in file init/initramfs.c, line 434 

------ entering function in file init/initramfs.c, line 436 

------ entering function in file init/initramfs.c, line 438 

------ entering function in file init/initramfs.c, line 463 

AJIT_CONSOLE_WRITE : Compressed 
==============================================
Real time = Sat Aug  6 18:59:25 2016

num_ifetches = 14300000
PC=0xf00bdd5c
nPC=0xf00bdd68
trap_vector=0x0
==============================================
data magic: 0x1f 0x8b

Detected gzip compressed data

------ entering function in file init/initramfs.c, line 468 

==============================================
Real time = Sat Aug  6 18:59:38 2016

num_ifetches = 14400000
PC=0xf0040914
nPC=0xf0040918
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 18:59:50 2016

num_ifetches = 14500000
PC=0xf00c9bfc
nPC=0xf00c9c00
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:00:02 2016

num_ifetches = 14600000
PC=0xf0053e60
nPC=0xf0053e64
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:00:13 2016

num_ifetches = 14700000
PC=0xf00c9c24
nPC=0xf00c9c28
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:00:26 2016

num_ifetches = 14800000
PC=0xf00c9c20
nPC=0xf00c9c24
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:00:39 2016

num_ifetches = 14900000
PC=0xf00ca040
nPC=0xf00ca044
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:00:51 2016

num_ifetches = 15000000
PC=0xf00ca410
nPC=0xf00ca414
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:01:10 2016

num_ifetches = 15100000
PC=0xf0086768
nPC=0xf008676c
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:01:28 2016

num_ifetches = 15200000
PC=0xf00c84e8
nPC=0xf00c84ec
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:01:45 2016

num_ifetches = 15300000
PC=0xf008661c
nPC=0xf0086620
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:02:03 2016

num_ifetches = 15400000
PC=0xf000850c
nPC=0xf0008510
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:02:21 2016

num_ifetches = 15500000
PC=0xf0008ad4
nPC=0xf0008ad8
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:02:38 2016

num_ifetches = 15600000
PC=0xf00c0dc8
nPC=0xf00c0dcc
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:02:55 2016

num_ifetches = 15700000
PC=0xf0090b50
nPC=0xf0090b38
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:03:15 2016

num_ifetches = 15800000
PC=0xf0024294
nPC=0xf0024298
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:03:32 2016

num_ifetches = 15900000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:03:49 2016

num_ifetches = 16000000
PC=0xf0086748
nPC=0xf008674c
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:04:06 2016

num_ifetches = 16100000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:04:24 2016

num_ifetches = 16200000
PC=0xf00cf8a0
nPC=0xf00cf8a4
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:04:42 2016

num_ifetches = 16300000
PC=0xf008576c
nPC=0xf0085770
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:04:59 2016

num_ifetches = 16400000
PC=0xf004c8e0
nPC=0xf004c8e4
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:05:16 2016

num_ifetches = 16500000
PC=0xf00c0fa8
nPC=0xf00c0fac
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:05:33 2016

num_ifetches = 16600000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:05:50 2016

num_ifetches = 16700000
PC=0xf0086c84
nPC=0xf0086c88
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:06:07 2016

num_ifetches = 16800000
PC=0xf00c9ce0
nPC=0xf00c9ce4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:06:18 2016

num_ifetches = 16900000
PC=0xf00c9c64
nPC=0xf00c9c68
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:06:31 2016

num_ifetches = 17000000
PC=0xf00c9c04
nPC=0xf00c9c08
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:06:43 2016

num_ifetches = 17100000
PC=0xf00cad64
nPC=0xf00cad68
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:06:55 2016

num_ifetches = 17200000
PC=0xf00c9d68
nPC=0xf00c9d6c
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:07:14 2016

num_ifetches = 17300000
PC=0xf00cfc6c
nPC=0xf00cfc70
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:07:31 2016

num_ifetches = 17400000
PC=0xf00c8554
nPC=0xf00c8558
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:07:48 2016

num_ifetches = 17500000
PC=0xf00c8624
nPC=0xf00c8628
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:08:06 2016

num_ifetches = 17600000
PC=0xf0024b90
nPC=0xf0024bcc
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:08:23 2016

num_ifetches = 17700000
PC=0xf0086c10
nPC=0xf0086be0
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:08:42 2016

num_ifetches = 17800000
PC=0xf0146a70
nPC=0xf0146a74
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:08:58 2016

num_ifetches = 17900000
PC=0xf0086780
nPC=0xf00cf82c
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:09:15 2016

num_ifetches = 18000000
PC=0xf000966c
nPC=0xf0009684
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:09:32 2016

num_ifetches = 18100000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:09:49 2016

num_ifetches = 18200000
PC=0xf0090b44
nPC=0xf0090b48
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:10:06 2016

num_ifetches = 18300000
PC=0xf00c0df8
nPC=0xf00c0dfc
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:10:24 2016

num_ifetches = 18400000
PC=0xf0004058
nPC=0xf000405c
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:10:41 2016

num_ifetches = 18500000
PC=0xf00cf8ec
nPC=0xf00cf8f0
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:10:57 2016

num_ifetches = 18600000
PC=0xf0024efc
nPC=0xf0024f00
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:11:14 2016

num_ifetches = 18700000
PC=0xf009cb58
nPC=0xf009cb5c
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:11:31 2016

num_ifetches = 18800000
PC=0xf0087234
nPC=0xf0087238
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:11:43 2016

num_ifetches = 18900000
PC=0xf00c9f38
nPC=0xf00c9f18
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:11:55 2016

num_ifetches = 19000000
PC=0xf00cab98
nPC=0xf00cab9c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:12:07 2016

num_ifetches = 19100000
PC=0xf00c9c24
nPC=0xf00c9c28
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:12:20 2016

num_ifetches = 19200000
PC=0xf00c9c10
nPC=0xf00c9c14
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:12:31 2016

num_ifetches = 19300000
PC=0xf00c9d5c
nPC=0xf00c9d60
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:12:43 2016

num_ifetches = 19400000
PC=0xf00c9c24
nPC=0xf00c9c28
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:12:59 2016

num_ifetches = 19500000
PC=0xf0086650
nPC=0xf0086654
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:13:16 2016

num_ifetches = 19600000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:13:35 2016

num_ifetches = 19700000
PC=0xf00c0c08
nPC=0xf00c0c0c
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:13:48 2016

num_ifetches = 19800000
PC=0xf00c9c30
nPC=0xf00c9c34
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:14:00 2016

num_ifetches = 19900000
PC=0xf00cc17c
nPC=0xf00cc180
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:14:12 2016

num_ifetches = 20000000
PC=0xf00ca0a8
nPC=0xf00ca0ac
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:14:24 2016

num_ifetches = 20100000
PC=0xf00c9f30
nPC=0xf00c9f34
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:14:35 2016

num_ifetches = 20200000
PC=0xf004e4e8
nPC=0xf004e4ec
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:14:47 2016

num_ifetches = 20300000
PC=0xf00c9c1c
nPC=0xf00c9c20
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:14:59 2016

num_ifetches = 20400000
PC=0xf00c9bf8
nPC=0xf00c9bfc
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:15:17 2016

num_ifetches = 20500000
PC=0xf00c04f4
nPC=0xf00c04f8
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:15:31 2016

num_ifetches = 20600000
PC=0xf00c9c68
nPC=0xf00c9ca4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:15:43 2016

num_ifetches = 20700000
PC=0xf00c9c08
nPC=0xf00c9c0c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:15:55 2016

num_ifetches = 20800000
PC=0xf00cc3fc
nPC=0xf00cc400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:16:07 2016

num_ifetches = 20900000
PC=0xf00c9f7c
nPC=0xf00c9f80
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:16:23 2016

num_ifetches = 21000000
PC=0xf00c0558
nPC=0xf00c04cc
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:16:42 2016

num_ifetches = 21100000
PC=0xf00c9fac
nPC=0xf00c9fb0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:16:54 2016

num_ifetches = 21200000
PC=0xf000850c
nPC=0xf0008510
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:17:05 2016

num_ifetches = 21300000
PC=0xf00cc278
nPC=0xf00cc27c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:17:17 2016

num_ifetches = 21400000
PC=0xf00c9f14
nPC=0xf00c9f18
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:17:29 2016

num_ifetches = 21500000
PC=0xf00c9f1c
nPC=0xf00c9f20
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:17:40 2016

num_ifetches = 21600000
PC=0xf00cab5c
nPC=0xf00cab60
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:17:52 2016

num_ifetches = 21700000
PC=0xf00c9f40
nPC=0xf00c9f44
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:18:07 2016

num_ifetches = 21800000
PC=0xf00c0928
nPC=0xf00c092c
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:18:23 2016

num_ifetches = 21900000
PC=0xf00c9cbc
nPC=0xf00c9cc0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:18:35 2016

num_ifetches = 22000000
PC=0xf00cc16c
nPC=0xf00cc170
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:18:47 2016

num_ifetches = 22100000
PC=0xf00c9d0c
nPC=0xf00c9d10
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:18:59 2016

num_ifetches = 22200000
PC=0xf00c9fa8
nPC=0xf00c9fac
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:19:11 2016

num_ifetches = 22300000
PC=0xf00c9c18
nPC=0xf00c9c1c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:19:23 2016

num_ifetches = 22400000
PC=0xf00c9d64
nPC=0xf00c9d68
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:19:36 2016

num_ifetches = 22500000
PC=0xf004efa8
nPC=0xf004efac
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:19:54 2016

num_ifetches = 22600000
PC=0xf00c9c2c
nPC=0xf00c9c30
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:20:05 2016

num_ifetches = 22700000
PC=0xf00cbfcc
nPC=0xf00cbfd0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:20:17 2016

num_ifetches = 22800000
PC=0xf00c9f84
nPC=0xf00c9f88
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:20:31 2016

num_ifetches = 22900000
PC=0xf00c9c24
nPC=0xf00c9c28
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:20:42 2016

num_ifetches = 23000000
PC=0xf00c9c34
nPC=0xf00c9c38
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:20:54 2016

num_ifetches = 23100000
PC=0xf00c9cc8
nPC=0xf00c9ccc
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:21:11 2016

num_ifetches = 23200000
PC=0xf0086c0c
nPC=0xf0086c10
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:21:29 2016

num_ifetches = 23300000
PC=0xf00f044c
nPC=0xf00f0450
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:21:45 2016

num_ifetches = 23400000
PC=0xf00f044c
nPC=0xf00f0450
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:22:02 2016

num_ifetches = 23500000
PC=0xf0085ea0
nPC=0xf0085ea4
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:22:19 2016

num_ifetches = 23600000
PC=0xf004c8c4
nPC=0xf004c8c8
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:22:35 2016

num_ifetches = 23700000
PC=0xf00c9c58
nPC=0xf00c9c5c
trap_vector=0x8
==============================================

==============================================
Real time = Sat Aug  6 19:22:47 2016

num_ifetches = 23800000
PC=0xf00c9bf4
nPC=0xf00c9bf8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:22:59 2016

num_ifetches = 23900000
PC=0xf00c9c24
nPC=0xf00c9c28
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:23:10 2016

num_ifetches = 24000000
PC=0xf00481e4
nPC=0xf00481e8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:23:23 2016

num_ifetches = 24100000
PC=0xf0008a80
nPC=0xf0008a84
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:23:35 2016

num_ifetches = 24200000
PC=0xf00ca040
nPC=0xf00ca044
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:23:46 2016

num_ifetches = 24300000
PC=0xf00cb140
nPC=0xf00cb144
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:24:07 2016

num_ifetches = 24400000
PC=0xf00c9f10
nPC=0xf00c9f14
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:24:19 2016

num_ifetches = 24500000
PC=0xf00cc168
nPC=0xf00cc16c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:24:31 2016

num_ifetches = 24600000
PC=0xf00c9cb4
nPC=0xf00c9cb8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:24:43 2016

num_ifetches = 24700000
PC=0xf00c9c10
nPC=0xf00c9c14
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:24:55 2016

num_ifetches = 24800000
PC=0xf00cc26c
nPC=0xf00cc270
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:25:07 2016

num_ifetches = 24900000
PC=0xf00caec0
nPC=0xf00caec4
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:25:27 2016

num_ifetches = 25000000
PC=0xf00956cc
nPC=0xf0095554
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:25:45 2016

num_ifetches = 25100000
PC=0xf00082ac
nPC=0xf00082b0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:25:57 2016

num_ifetches = 25200000
PC=0xf004e45c
nPC=0xf004e460
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:26:08 2016

num_ifetches = 25300000
PC=0xf00c9cfc
nPC=0xf00c9d00
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:26:20 2016

num_ifetches = 25400000
PC=0xf00c9c24
nPC=0xf00c9c28
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:26:32 2016

num_ifetches = 25500000
PC=0xf00c9c40
nPC=0xf00c9c44
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:26:44 2016

num_ifetches = 25600000
PC=0xf00c9cd8
nPC=0xf00c9cdc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:26:56 2016

num_ifetches = 25700000
PC=0xf00c9fa0
nPC=0xf00c9fa4
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:27:17 2016

num_ifetches = 25800000
PC=0xf00c9f88
nPC=0xf00c9f7c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:27:29 2016

num_ifetches = 25900000
PC=0xf00ca038
nPC=0xf00ca03c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:27:41 2016

num_ifetches = 26000000
PC=0xf00cbfe0
nPC=0xf00cbfe4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:27:52 2016

num_ifetches = 26100000
PC=0xf00c9c34
nPC=0xf00c9c38
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:28:03 2016

num_ifetches = 26200000
PC=0xf00c9bf0
nPC=0xf00c9c1c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:28:15 2016

num_ifetches = 26300000
PC=0xf0024ef8
nPC=0xf0024efc
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:28:31 2016

num_ifetches = 26400000
PC=0xf004132c
nPC=0xf0041330
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:28:46 2016

num_ifetches = 26500000
PC=0xf00c9ef8
nPC=0xf00c9efc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:28:58 2016

num_ifetches = 26600000
PC=0xf00ca0ac
nPC=0xf00c9bec
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:29:09 2016

num_ifetches = 26700000
PC=0xf00c9c0c
nPC=0xf00c9c10
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:29:21 2016

num_ifetches = 26800000
PC=0xf00c9cc8
nPC=0xf00c9ccc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:29:32 2016

num_ifetches = 26900000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:29:43 2016

num_ifetches = 27000000
PC=0xf00c9f34
nPC=0xf00c9f38
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:29:54 2016

num_ifetches = 27100000
PC=0xf00c9d60
nPC=0xf00c9d64
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:30:13 2016

num_ifetches = 27200000
PC=0xf00c9cd0
nPC=0xf00c9cd4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:30:27 2016

num_ifetches = 27300000
PC=0xf00c9ed0
nPC=0xf00c9ed4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:30:39 2016

num_ifetches = 27400000
PC=0xf00c9cf4
nPC=0xf00c9cf8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:30:51 2016

num_ifetches = 27500000
PC=0xf00c9c20
nPC=0xf00c9c24
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:31:02 2016

num_ifetches = 27600000
PC=0xf00c9c54
nPC=0xf00c9c58
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:31:21 2016

num_ifetches = 27700000
PC=0xf0053ea4
nPC=0xf0053ea8
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:31:35 2016

num_ifetches = 27800000
PC=0xf00ca0a4
nPC=0xf00ca0a8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:31:48 2016

num_ifetches = 27900000
PC=0xf00c9cdc
nPC=0xf00c9ce0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:32:00 2016

num_ifetches = 28000000
PC=0xf00c9f40
nPC=0xf00c9f44
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:32:11 2016

num_ifetches = 28100000
PC=0xf00c9c54
nPC=0xf00c9c58
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:32:23 2016

num_ifetches = 28200000
PC=0xf00c9d60
nPC=0xf00c9d64
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:32:34 2016

num_ifetches = 28300000
PC=0xf00c9ef8
nPC=0xf00c9efc
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:32:51 2016

num_ifetches = 28400000
PC=0xf00093dc
nPC=0xf0058194
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:33:05 2016

num_ifetches = 28500000
PC=0xf00c9c24
nPC=0xf00c9c28
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:33:17 2016

num_ifetches = 28600000
PC=0xf00c9c18
nPC=0xf00c9c1c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:33:29 2016

num_ifetches = 28700000
PC=0xf00c9c0c
nPC=0xf00c9c10
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:33:40 2016

num_ifetches = 28800000
PC=0xf00c9cc8
nPC=0xf00c9ccc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:33:52 2016

num_ifetches = 28900000
PC=0xf00c9ce4
nPC=0xf00c9ce8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:34:04 2016

num_ifetches = 29000000
PC=0xf00c9c30
nPC=0xf00c9c34
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:34:16 2016

num_ifetches = 29100000
PC=0xf00c9ee0
nPC=0xf00c9ef8
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:34:33 2016

num_ifetches = 29200000
PC=0xf005845c
nPC=0xf0058460
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:34:47 2016

num_ifetches = 29300000
PC=0xf00c9d10
nPC=0xf00c9d4c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:34:59 2016

num_ifetches = 29400000
PC=0xf00c9cf4
nPC=0xf00c9cf8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:35:11 2016

num_ifetches = 29500000
PC=0xf00c9f34
nPC=0xf00c9f38
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:35:23 2016

num_ifetches = 29600000
PC=0xf00c9f24
nPC=0xf00c9f28
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:35:35 2016

num_ifetches = 29700000
PC=0xf00c9c54
nPC=0xf00c9c58
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:35:46 2016

num_ifetches = 29800000
PC=0xf00c9d50
nPC=0xf00c9d54
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:35:58 2016

num_ifetches = 29900000
PC=0xf00c9f40
nPC=0xf00c9f44
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:36:17 2016

num_ifetches = 30000000
PC=0xf00c9f28
nPC=0xf00c9f2c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:36:29 2016

num_ifetches = 30100000
PC=0xf00c9cf4
nPC=0xf00c9cf8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:36:41 2016

num_ifetches = 30200000
PC=0xf00c9bf0
nPC=0xf00c9c1c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:36:52 2016

num_ifetches = 30300000
PC=0xf00cad58
nPC=0xf00cad5c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:37:04 2016

num_ifetches = 30400000
PC=0xf00c9c40
nPC=0xf00c9c44
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:37:15 2016

num_ifetches = 30500000
PC=0xf00c9c14
nPC=0xf00c9c18
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:37:26 2016

num_ifetches = 30600000
PC=0xf0008520
nPC=0xf0008524
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:37:45 2016

num_ifetches = 30700000
PC=0xf00c9c28
nPC=0xf00c9c2c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:37:57 2016

num_ifetches = 30800000
PC=0xf00c9f20
nPC=0xf00c9f24
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:38:08 2016

num_ifetches = 30900000
PC=0xf00c9f48
nPC=0xf00c9f4c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:38:20 2016

num_ifetches = 31000000
PC=0xf00cc2a4
nPC=0xf00cc2a8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:38:32 2016

num_ifetches = 31100000
PC=0xf00c9c60
nPC=0xf00c9c64
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:38:44 2016

num_ifetches = 31200000
PC=0xf00ca0a4
nPC=0xf00ca0a8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:38:56 2016

num_ifetches = 31300000
PC=0xf00c9d4c
nPC=0xf00c9d50
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:39:08 2016

num_ifetches = 31400000
PC=0xf00cb3d0
nPC=0xf00cb3d4
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:39:26 2016

num_ifetches = 31500000
PC=0xf00c9bfc
nPC=0xf00c9c00
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:39:38 2016

num_ifetches = 31600000
PC=0xf00c9d04
nPC=0xf00c9d08
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:39:50 2016

num_ifetches = 31700000
PC=0xf00c9f4c
nPC=0xf00c9f50
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:40:03 2016

num_ifetches = 31800000
PC=0xf00c9c28
nPC=0xf00c9c2c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:40:15 2016

num_ifetches = 31900000
PC=0xf00c9cec
nPC=0xf00c9cf0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:40:26 2016

num_ifetches = 32000000
PC=0xf00ca068
nPC=0xf00c9c44
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:40:39 2016

num_ifetches = 32100000
PC=0xf00c9c4c
nPC=0xf00c9c50
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:40:51 2016

num_ifetches = 32200000
PC=0xf00c095c
nPC=0xf00c0960
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:41:09 2016

num_ifetches = 32300000
PC=0xf00c9ca8
nPC=0xf00c9cac
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:41:21 2016

num_ifetches = 32400000
PC=0xf0041870
nPC=0xf0041874
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:41:33 2016

num_ifetches = 32500000
PC=0xf00c9f1c
nPC=0xf00c9f20
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:41:46 2016

num_ifetches = 32600000
PC=0xf00c9d00
nPC=0xf00c9d04
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:41:58 2016

num_ifetches = 32700000
PC=0xf00c9f1c
nPC=0xf00c9f20
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:42:10 2016

num_ifetches = 32800000
PC=0xf00c9f50
nPC=0xf00c9f98
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:42:24 2016

num_ifetches = 32900000
PC=0xf00c097c
nPC=0xf00c0980
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:42:40 2016

num_ifetches = 33000000
PC=0xf00c9c60
nPC=0xf00c9c64
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:42:52 2016

num_ifetches = 33100000
PC=0xf00c9ce8
nPC=0xf00c9cec
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:43:05 2016

num_ifetches = 33200000
PC=0xf00c9f20
nPC=0xf00c9f24
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:43:17 2016

num_ifetches = 33300000
PC=0xf00cc2a0
nPC=0xf00cc2a4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:43:30 2016

num_ifetches = 33400000
PC=0xf00c0934
nPC=0xf00c0938
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:43:51 2016

num_ifetches = 33500000
PC=0xf0053ecc
nPC=0xf0053ed0
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:44:08 2016

num_ifetches = 33600000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:44:23 2016

num_ifetches = 33700000
PC=0xf00c9cdc
nPC=0xf00c9ce0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:44:36 2016

num_ifetches = 33800000
PC=0xf00c9d54
nPC=0xf00c9d58
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:44:48 2016

num_ifetches = 33900000
PC=0xf00c9f18
nPC=0xf00c9f1c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:45:01 2016

num_ifetches = 34000000
PC=0xf00cc2ac
nPC=0xf00cc2b0
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:45:19 2016

num_ifetches = 34100000
PC=0xf00cfc84
nPC=0xf0009400
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:45:37 2016

num_ifetches = 34200000
PC=0xf00c9ea4
nPC=0xf00c9ea8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:45:50 2016

num_ifetches = 34300000
PC=0xf00c9c64
nPC=0xf00c9c68
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:46:04 2016

num_ifetches = 34400000
PC=0xf00c9f34
nPC=0xf00c9f38
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:46:16 2016

num_ifetches = 34500000
PC=0xf00c9f2c
nPC=0xf00c9f30
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:46:36 2016

num_ifetches = 34600000
PC=0xf00082a4
nPC=0xf00082a8
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:46:52 2016

num_ifetches = 34700000
PC=0xf00c9c6c
nPC=0xf00c9c70
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:47:05 2016

num_ifetches = 34800000
PC=0xf00ca0ac
nPC=0xf00c9bec
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:47:17 2016

num_ifetches = 34900000
PC=0xf00c9c20
nPC=0xf00c9c24
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:47:30 2016

num_ifetches = 35000000
PC=0xf0008254
nPC=0xf0008258
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:47:42 2016

num_ifetches = 35100000
PC=0xf00c9f50
nPC=0xf00c9f98
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:47:56 2016

num_ifetches = 35200000
PC=0xf00c0904
nPC=0xf00c0908
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:48:19 2016

num_ifetches = 35300000
PC=0xf00c07d8
nPC=0xf00c07dc
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:48:36 2016

num_ifetches = 35400000
PC=0xf0095f04
nPC=0xf0095f08
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:48:51 2016

num_ifetches = 35500000
PC=0xf00c9c28
nPC=0xf00c9c2c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:49:03 2016

num_ifetches = 35600000
PC=0xf00c9ee0
nPC=0xf00c9ef8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:49:16 2016

num_ifetches = 35700000
PC=0xf003b660
nPC=0xf003b664
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:49:27 2016

num_ifetches = 35800000
PC=0xf00c9c4c
nPC=0xf00c9c50
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:49:40 2016

num_ifetches = 35900000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:49:52 2016

num_ifetches = 36000000
PC=0xf00c9d54
nPC=0xf00c9d58
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:50:05 2016

num_ifetches = 36100000
PC=0xf00c9c20
nPC=0xf00c9c24
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:50:20 2016

num_ifetches = 36200000
PC=0xf00c0b3c
nPC=0xf00c0b40
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:50:38 2016

num_ifetches = 36300000
PC=0xf008ffd8
nPC=0xf008ffdc
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:50:56 2016

num_ifetches = 36400000
PC=0xf0009420
nPC=0xf00cfc88
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:51:14 2016

num_ifetches = 36500000
PC=0xf008ffe0
nPC=0xf008ffec
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:51:31 2016

num_ifetches = 36600000
PC=0xf0090a78
nPC=0xf0090a7c
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:51:50 2016

num_ifetches = 36700000
PC=0xf00c051c
nPC=0xf00c0520
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:52:04 2016

num_ifetches = 36800000
PC=0xf00c9c60
nPC=0xf00c9c64
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:52:16 2016

num_ifetches = 36900000
PC=0xf00c9ce0
nPC=0xf00c9ce4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:52:28 2016

num_ifetches = 37000000
PC=0xf00c9cf4
nPC=0xf00c9cf8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:52:40 2016

num_ifetches = 37100000
PC=0xf00c9f2c
nPC=0xf00c9f30
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:52:52 2016

num_ifetches = 37200000
PC=0xf00c9c24
nPC=0xf00c9c28
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:53:04 2016

num_ifetches = 37300000
PC=0xf00c9c34
nPC=0xf00c9c38
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:53:16 2016

num_ifetches = 37400000
PC=0xf00c9f08
nPC=0xf00c9f0c
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:53:33 2016

num_ifetches = 37500000
PC=0xf00c04d4
nPC=0xf00c04d8
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:53:48 2016

num_ifetches = 37600000
PC=0xf00ca03c
nPC=0xf00ca040
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:54:01 2016

num_ifetches = 37700000
PC=0xf00c9c38
nPC=0xf00c9c3c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:54:12 2016

num_ifetches = 37800000
PC=0xf00c9f20
nPC=0xf00c9f24
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:54:25 2016

num_ifetches = 37900000
PC=0xf00c9f30
nPC=0xf00c9f34
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:54:37 2016

num_ifetches = 38000000
PC=0xf00c9bfc
nPC=0xf00c9c00
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:54:49 2016

num_ifetches = 38100000
PC=0xf00c9c18
nPC=0xf00c9c1c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:55:01 2016

num_ifetches = 38200000
PC=0xf00c9f28
nPC=0xf00c9f2c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:55:13 2016

num_ifetches = 38300000
PC=0xf00caf70
nPC=0xf00caf74
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:55:33 2016

num_ifetches = 38400000
PC=0xf00ca0a0
nPC=0xf00ca0a4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:55:46 2016

num_ifetches = 38500000
PC=0xf00cc190
nPC=0xf00cc154
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:55:58 2016

num_ifetches = 38600000
PC=0xf00c9f38
nPC=0xf00c9f3c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:56:10 2016

num_ifetches = 38700000
PC=0xf00c9ee0
nPC=0xf00c9ef8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:56:22 2016

num_ifetches = 38800000
PC=0xf00c9cc8
nPC=0xf00c9ccc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:56:35 2016

num_ifetches = 38900000
PC=0xf00c9c2c
nPC=0xf00c9c30
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:56:46 2016

num_ifetches = 39000000
PC=0xf00c9c1c
nPC=0xf00c9c20
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:56:59 2016

num_ifetches = 39100000
PC=0xf00c9d4c
nPC=0xf00c9d50
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:57:17 2016

num_ifetches = 39200000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:57:31 2016

num_ifetches = 39300000
PC=0xf00c9f48
nPC=0xf00c9f4c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:57:44 2016

num_ifetches = 39400000
PC=0xf00c9f30
nPC=0xf00c9f34
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:57:57 2016

num_ifetches = 39500000
PC=0xf00c9d58
nPC=0xf00c9d5c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:58:09 2016

num_ifetches = 39600000
PC=0xf00ca064
nPC=0xf00ca068
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:58:22 2016

num_ifetches = 39700000
PC=0xf00c9bf0
nPC=0xf00c9bf4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:58:34 2016

num_ifetches = 39800000
PC=0xf00ca0a0
nPC=0xf00ca0a4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:58:45 2016

num_ifetches = 39900000
PC=0xf00c9cdc
nPC=0xf00c9ce0
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 19:59:05 2016

num_ifetches = 40000000
PC=0xf00ca0a8
nPC=0xf00ca0ac
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:59:16 2016

num_ifetches = 40100000
PC=0xf00c9f38
nPC=0xf00c9f18
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:59:28 2016

num_ifetches = 40200000
PC=0xf00c9ce4
nPC=0xf00c9ce8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:59:40 2016

num_ifetches = 40300000
PC=0xf00c9c30
nPC=0xf00c9c34
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 19:59:53 2016

num_ifetches = 40400000
PC=0xf00c9bec
nPC=0xf00c9bf0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:00:05 2016

num_ifetches = 40500000
PC=0xf00c9c10
nPC=0xf00c9c14
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:00:17 2016

num_ifetches = 40600000
PC=0xf00ca0a8
nPC=0xf00ca0ac
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:00:29 2016

num_ifetches = 40700000
PC=0xf00c9bfc
nPC=0xf00c9c00
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:00:48 2016

num_ifetches = 40800000
PC=0xf00cfc7c
nPC=0xf00cfc80
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:01:00 2016

num_ifetches = 40900000
PC=0xf00c9d60
nPC=0xf00c9d64
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:01:12 2016

num_ifetches = 41000000
PC=0xf00c9c3c
nPC=0xf00c9c4c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:01:24 2016

num_ifetches = 41100000
PC=0xf00c9cd8
nPC=0xf00c9cdc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:01:36 2016

num_ifetches = 41200000
PC=0xf00c9ce4
nPC=0xf00c9ce8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:01:48 2016

num_ifetches = 41300000
PC=0xf00c9cb4
nPC=0xf00c9cb8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:01:59 2016

num_ifetches = 41400000
PC=0xf00c9f00
nPC=0xf00c9f04
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:02:11 2016

num_ifetches = 41500000
PC=0xf00c9d6c
nPC=0xf00c9ed8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:02:23 2016

num_ifetches = 41600000
PC=0xf00cb368
nPC=0xf00cb36c
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:02:41 2016

num_ifetches = 41700000
PC=0xf00c9cac
nPC=0xf00c9cd8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:02:53 2016

num_ifetches = 41800000
PC=0xf00c9f20
nPC=0xf00c9f24
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:03:05 2016

num_ifetches = 41900000
PC=0xf00c9fb0
nPC=0xf00ca09c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:03:18 2016

num_ifetches = 42000000
PC=0xf00c9e9c
nPC=0xf00c9ea0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:03:30 2016

num_ifetches = 42100000
PC=0xf00c9c1c
nPC=0xf00c9c20
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:03:42 2016

num_ifetches = 42200000
PC=0xf00c9c10
nPC=0xf00c9c14
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:03:54 2016

num_ifetches = 42300000
PC=0xf00c9d60
nPC=0xf00c9d64
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:04:06 2016

num_ifetches = 42400000
PC=0xf00c9c64
nPC=0xf00c9c68
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:04:25 2016

num_ifetches = 42500000
PC=0xf00c9c24
nPC=0xf00c9c28
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:04:37 2016

num_ifetches = 42600000
PC=0xf00c9ea0
nPC=0xf00c9ea4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:04:50 2016

num_ifetches = 42700000
PC=0xf00ca060
nPC=0xf00ca064
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:05:02 2016

num_ifetches = 42800000
PC=0xf00c9ca8
nPC=0xf00c9cac
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:05:13 2016

num_ifetches = 42900000
PC=0xf00c9c34
nPC=0xf00c9c38
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:05:24 2016

num_ifetches = 43000000
PC=0xf00c9f20
nPC=0xf00c9f24
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:05:37 2016

num_ifetches = 43100000
PC=0xf00cc284
nPC=0xf00cc288
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:05:49 2016

num_ifetches = 43200000
PC=0xf00c9d4c
nPC=0xf00c9d50
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:06:02 2016

num_ifetches = 43300000
PC=0xf00c093c
nPC=0xf00c0940
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:06:20 2016

num_ifetches = 43400000
PC=0xf00c9d64
nPC=0xf00c9d68
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:06:31 2016

num_ifetches = 43500000
PC=0xf00ca0a0
nPC=0xf00ca0a4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:06:42 2016

num_ifetches = 43600000
PC=0xf00c9f2c
nPC=0xf00c9f30
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:06:55 2016

num_ifetches = 43700000
PC=0xf00c9d54
nPC=0xf00c9d58
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:07:07 2016

num_ifetches = 43800000
PC=0xf00c9fa0
nPC=0xf00ca0a0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:07:19 2016

num_ifetches = 43900000
PC=0xf00c9c20
nPC=0xf00c9c24
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:07:30 2016

num_ifetches = 44000000
PC=0xf00c9c54
nPC=0xf00c9c58
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:07:42 2016

num_ifetches = 44100000
PC=0xf00c9c1c
nPC=0xf00c9c20
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:08:02 2016

num_ifetches = 44200000
PC=0xf00c9c4c
nPC=0xf00c9c50
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:08:13 2016

num_ifetches = 44300000
PC=0xf00c9c1c
nPC=0xf00c9c20
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:08:24 2016

num_ifetches = 44400000
PC=0xf00c9c34
nPC=0xf00c9c38
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:08:36 2016

num_ifetches = 44500000
PC=0xf00ca0a8
nPC=0xf00ca0ac
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:08:47 2016

num_ifetches = 44600000
PC=0xf00c9f3c
nPC=0xf00c9f40
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:09:00 2016

num_ifetches = 44700000
PC=0xf00c9bf0
nPC=0xf00c9bf4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:09:12 2016

num_ifetches = 44800000
PC=0xf00c9cdc
nPC=0xf00c9ce0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:09:23 2016

num_ifetches = 44900000
PC=0xf0008528
nPC=0xf004a650
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:09:41 2016

num_ifetches = 45000000
PC=0xf00c04fc
nPC=0xf00c0500
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:09:55 2016

num_ifetches = 45100000
PC=0xf00c9d50
nPC=0xf00c9d54
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:10:06 2016

num_ifetches = 45200000
PC=0xf00c9f4c
nPC=0xf00c9f50
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:10:17 2016

num_ifetches = 45300000
PC=0xf00c9d10
nPC=0xf00c9d4c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:10:29 2016

num_ifetches = 45400000
PC=0xf00c9c40
nPC=0xf00c9c44
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:10:40 2016

num_ifetches = 45500000
PC=0xf004c66c
nPC=0xf004c670
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:10:52 2016

num_ifetches = 45600000
PC=0xf00ca0a8
nPC=0xf00ca0ac
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:11:04 2016

num_ifetches = 45700000
PC=0xf00c9c40
nPC=0xf00c9c44
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:11:16 2016

num_ifetches = 45800000
PC=0xf00c0968
nPC=0xf00c096c
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:11:35 2016

num_ifetches = 45900000
PC=0xf00c9c10
nPC=0xf00c9c14
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:11:47 2016

num_ifetches = 46000000
PC=0xf00c9c1c
nPC=0xf00c9c20
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:11:59 2016

num_ifetches = 46100000
PC=0xf00c9c28
nPC=0xf00c9c2c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:12:10 2016

num_ifetches = 46200000
PC=0xf00c9d04
nPC=0xf00c9d08
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:12:22 2016

num_ifetches = 46300000
PC=0xf00c9bfc
nPC=0xf00c9c00
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:12:33 2016

num_ifetches = 46400000
PC=0xf00c9d5c
nPC=0xf00c9d60
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:12:45 2016

num_ifetches = 46500000
PC=0xf00ca064
nPC=0xf00ca068
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:12:58 2016

num_ifetches = 46600000
PC=0xf0008258
nPC=0xf000825c
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:13:17 2016

num_ifetches = 46700000
PC=0xf00c9c40
nPC=0xf00c9c44
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:13:29 2016

num_ifetches = 46800000
PC=0xf00c9c1c
nPC=0xf00c9c20
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:13:41 2016

num_ifetches = 46900000
PC=0xf00c9ce4
nPC=0xf00c9ce8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:13:53 2016

num_ifetches = 47000000
PC=0xf00c9fac
nPC=0xf00c9fb0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:14:05 2016

num_ifetches = 47100000
PC=0xf00c9c04
nPC=0xf00c9c08
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:14:17 2016

num_ifetches = 47200000
PC=0xf00c9c18
nPC=0xf00c9c1c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:14:29 2016

num_ifetches = 47300000
PC=0xf00c9cec
nPC=0xf00c9cf0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:14:41 2016

num_ifetches = 47400000
PC=0xf00c9c60
nPC=0xf00c9c64
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:15:01 2016

num_ifetches = 47500000
PC=0xf00c9c30
nPC=0xf00c9c34
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:15:13 2016

num_ifetches = 47600000
PC=0xf00c9cf8
nPC=0xf00c9cfc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:15:24 2016

num_ifetches = 47700000
PC=0xf00c9c20
nPC=0xf00c9c24
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:15:36 2016

num_ifetches = 47800000
PC=0xf000826c
nPC=0xf0008270
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:15:47 2016

num_ifetches = 47900000
PC=0xf00c9efc
nPC=0xf00c9f00
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:15:59 2016

num_ifetches = 48000000
PC=0xf00c9c48
nPC=0xf00ca09c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:16:11 2016

num_ifetches = 48100000
PC=0xf00c9c68
nPC=0xf00c9ca4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:16:23 2016

num_ifetches = 48200000
PC=0xf00c9c34
nPC=0xf00c9c38
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:16:38 2016

num_ifetches = 48300000
PC=0xf00c08ec
nPC=0xf00c08f0
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:16:54 2016

num_ifetches = 48400000
PC=0xf00c9cf0
nPC=0xf00c9cf4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:17:05 2016

num_ifetches = 48500000
PC=0xf003ea48
nPC=0xf003ea4c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:17:18 2016

num_ifetches = 48600000
PC=0xf00093ec
nPC=0xf00093f0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:17:29 2016

num_ifetches = 48700000
PC=0xf00ca0a8
nPC=0xf00ca0ac
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:17:41 2016

num_ifetches = 48800000
PC=0xf00c9d0c
nPC=0xf00c9d10
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:17:53 2016

num_ifetches = 48900000
PC=0xf00c9c38
nPC=0xf00c9c3c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:18:05 2016

num_ifetches = 49000000
PC=0xf00c9c60
nPC=0xf00c9c64
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:18:16 2016

num_ifetches = 49100000
PC=0xf00c0990
nPC=0xf00c0994
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:18:36 2016

num_ifetches = 49200000
PC=0xf00c9d58
nPC=0xf00c9d5c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:18:48 2016

num_ifetches = 49300000
PC=0xf00c9c08
nPC=0xf00c9c0c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:19:00 2016

num_ifetches = 49400000
PC=0xf00c9cfc
nPC=0xf00c9d00
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:19:12 2016

num_ifetches = 49500000
PC=0xf00c9ce8
nPC=0xf00c9cec
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:19:23 2016

num_ifetches = 49600000
PC=0xf00c0b74
nPC=0xf00c0b78
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:19:34 2016

num_ifetches = 49700000
PC=0xf00c9cdc
nPC=0xf00c9ce0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:19:46 2016

num_ifetches = 49800000
PC=0xf00ca0a0
nPC=0xf00ca0a4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:19:58 2016

num_ifetches = 49900000
PC=0xf00c9c20
nPC=0xf00c9c24
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:20:16 2016

num_ifetches = 50000000
PC=0xf00c0fac
nPC=0xf00c0fb0
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:20:29 2016

num_ifetches = 50100000
PC=0xf00c9cf4
nPC=0xf00c9cf8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:20:41 2016

num_ifetches = 50200000
PC=0xf00c9c58
nPC=0xf00ca020
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:20:52 2016

num_ifetches = 50300000
PC=0xf00c9c30
nPC=0xf00c9c34
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:21:04 2016

num_ifetches = 50400000
PC=0xf00c9f48
nPC=0xf00c9f4c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:21:16 2016

num_ifetches = 50500000
PC=0xf00c9c64
nPC=0xf00c9c68
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:21:28 2016

num_ifetches = 50600000
PC=0xf00c9c48
nPC=0xf00ca09c
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:21:44 2016

num_ifetches = 50700000
PC=0xf00c0530
nPC=0xf00c0534
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:22:00 2016

num_ifetches = 50800000
PC=0xf00c9f28
nPC=0xf00c9f2c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:22:12 2016

num_ifetches = 50900000
PC=0xf00c9fa4
nPC=0xf00c9fa8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:22:24 2016

num_ifetches = 51000000
PC=0xf00c9c1c
nPC=0xf00c9c20
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:22:36 2016

num_ifetches = 51100000
PC=0xf00c9cdc
nPC=0xf00c9ce0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:22:49 2016

num_ifetches = 51200000
PC=0xf00c9cf8
nPC=0xf00c9cfc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:23:00 2016

num_ifetches = 51300000
PC=0xf00c9bf4
nPC=0xf00c9bf8
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:23:18 2016

num_ifetches = 51400000
PC=0xf00c0514
nPC=0xf00c0518
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:23:32 2016

num_ifetches = 51500000
PC=0xf00cad90
nPC=0xf00cbc08
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:23:44 2016

num_ifetches = 51600000
PC=0xf00c9bf0
nPC=0xf00c9c1c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:23:56 2016

num_ifetches = 51700000
PC=0xf00c9c44
nPC=0xf00c9c48
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:24:08 2016

num_ifetches = 51800000
PC=0xf00c9c48
nPC=0xf00ca09c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:24:19 2016

num_ifetches = 51900000
PC=0xf00ca0ac
nPC=0xf00c9bec
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:24:32 2016

num_ifetches = 52000000
PC=0xf00c9c4c
nPC=0xf00c9c50
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:24:43 2016

num_ifetches = 52100000
PC=0xf0041874
nPC=0xf00413b8
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:25:00 2016

num_ifetches = 52200000
PC=0xf00581a4
nPC=0xf00b90f0
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:25:15 2016

num_ifetches = 52300000
PC=0xf00c9d04
nPC=0xf00c9d08
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:25:27 2016

num_ifetches = 52400000
PC=0xf00c9c14
nPC=0xf00c9c18
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:25:39 2016

num_ifetches = 52500000
PC=0xf00c9f20
nPC=0xf00c9f24
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:25:51 2016

num_ifetches = 52600000
PC=0xf00c9f1c
nPC=0xf00c9f20
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:26:03 2016

num_ifetches = 52700000
PC=0xf00c9c24
nPC=0xf00c9c28
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:26:15 2016

num_ifetches = 52800000
PC=0xf00c9c58
nPC=0xf00c9c5c
trap_vector=0x8
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:26:35 2016

num_ifetches = 52900000
PC=0xf00c9f9c
nPC=0xf00c9fa0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:26:47 2016

num_ifetches = 53000000
PC=0xf00c9d04
nPC=0xf00c9d08
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:27:00 2016

num_ifetches = 53100000
PC=0xf00c9ef8
nPC=0xf00c9efc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:27:12 2016

num_ifetches = 53200000
PC=0xf00c9c34
nPC=0xf00c9c38
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:27:24 2016

num_ifetches = 53300000
PC=0xf00c9d0c
nPC=0xf00c9d10
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:27:35 2016

num_ifetches = 53400000
PC=0xf00c9c18
nPC=0xf00c9c1c
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:27:54 2016

num_ifetches = 53500000
PC=0xf00082ac
nPC=0xf00082b0
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:28:12 2016

num_ifetches = 53600000
PC=0xf007b468
nPC=0xf007b46c
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:28:30 2016

num_ifetches = 53700000
PC=0xf00c854c
nPC=0xf00c8550
trap_vector=0x8
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:28:47 2016

num_ifetches = 53800000
PC=0xf0086c94
nPC=0xf0086c98
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:29:04 2016

num_ifetches = 53900000
PC=0xf0008278
nPC=0xf000827c
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:29:22 2016

num_ifetches = 54000000
PC=0xf0095cc0
nPC=0xf0095cc4
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:29:40 2016

num_ifetches = 54100000
PC=0xf00084e8
nPC=0xf00084ec
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:29:57 2016

num_ifetches = 54200000
PC=0xf00c8584
nPC=0xf00c8588
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:30:13 2016

num_ifetches = 54300000
PC=0xf00ca0ac
nPC=0xf00c9bec
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:30:25 2016

num_ifetches = 54400000
PC=0xf00cbfd0
nPC=0xf00cbfd4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:30:37 2016

num_ifetches = 54500000
PC=0xf00ca0a8
nPC=0xf00ca0ac
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:30:48 2016

num_ifetches = 54600000
PC=0xf004c638
nPC=0xf004c63c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:31:01 2016

num_ifetches = 54700000
PC=0xf00c9c00
nPC=0xf00c9c04
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:31:13 2016

num_ifetches = 54800000
PC=0xf00c9c40
nPC=0xf00c9c44
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:31:31 2016

num_ifetches = 54900000
PC=0xf0086d28
nPC=0xf0086d2c
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:31:48 2016

num_ifetches = 55000000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:32:06 2016

num_ifetches = 55100000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:32:22 2016

num_ifetches = 55200000
PC=0xf0085768
nPC=0xf008576c
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:32:40 2016

num_ifetches = 55300000
PC=0xf00c8540
nPC=0xf00c8544
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:32:55 2016

num_ifetches = 55400000
PC=0xf0086bf0
nPC=0xf0086bf4
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:33:12 2016

num_ifetches = 55500000
PC=0xf0086b68
nPC=0xf0086b6c
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:33:29 2016

num_ifetches = 55600000
PC=0xf0041b88
nPC=0xf0041ba0
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:33:47 2016

num_ifetches = 55700000
PC=0xf002a334
nPC=0xf0039dbc
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:34:06 2016

num_ifetches = 55800000
PC=0xf0086614
nPC=0xf0086618
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:34:24 2016

num_ifetches = 55900000
PC=0xf0007748
nPC=0xf000774c
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:34:41 2016

num_ifetches = 56000000
PC=0xf004c8c8
nPC=0xf004c8cc
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:34:59 2016

num_ifetches = 56100000
PC=0xf0090a7c
nPC=0xf0090a80
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:35:13 2016

num_ifetches = 56200000
PC=0xf00093dc
nPC=0xf004c628
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:35:26 2016

num_ifetches = 56300000
PC=0xf00ca0a8
nPC=0xf00ca0ac
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:35:43 2016

num_ifetches = 56400000
PC=0xf008604c
nPC=0xf0086d28
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:36:00 2016

num_ifetches = 56500000
PC=0xf00874e4
nPC=0xf00874e8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:36:16 2016

num_ifetches = 56600000
PC=0xf008fa34
nPC=0xf008fa38
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:36:31 2016

num_ifetches = 56700000
PC=0xf00cfc7c
nPC=0xf00cfc80
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:36:47 2016

num_ifetches = 56800000
PC=0xf007fb54
nPC=0xf007fb58
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:37:03 2016

num_ifetches = 56900000
PC=0xf0086c00
nPC=0xf0086c04
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:37:17 2016

num_ifetches = 57000000
PC=0xf0090b3c
nPC=0xf0090b40
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:37:32 2016

num_ifetches = 57100000
PC=0xf01468a4
nPC=0xf014680c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:37:47 2016

num_ifetches = 57200000
PC=0xf00405e0
nPC=0xf00405e4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:38:03 2016

num_ifetches = 57300000
PC=0xf008574c
nPC=0xf0085750
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:38:18 2016

num_ifetches = 57400000
PC=0xf00c0d9c
nPC=0xf00c0da0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:38:33 2016

num_ifetches = 57500000
PC=0xf008e8f0
nPC=0xf008e8f4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:38:47 2016

num_ifetches = 57600000
PC=0xf0086d64
nPC=0xf0086d68
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:39:03 2016

num_ifetches = 57700000
PC=0xf0008510
nPC=0xf0008514
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:39:18 2016

num_ifetches = 57800000
PC=0xf00082a0
nPC=0xf00082a4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:39:32 2016

num_ifetches = 57900000
PC=0xf0008504
nPC=0xf0008508
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:39:48 2016

num_ifetches = 58000000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:40:03 2016

num_ifetches = 58100000
PC=0xf008e9e4
nPC=0xf008e9e8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:40:19 2016

num_ifetches = 58200000
PC=0xf0085f40
nPC=0xf0085f44
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:40:35 2016

num_ifetches = 58300000
PC=0xf00c8550
nPC=0xf00c8554
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:40:50 2016

num_ifetches = 58400000
PC=0xf008e590
nPC=0xf008e594
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:41:05 2016

num_ifetches = 58500000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:41:21 2016

num_ifetches = 58600000
PC=0xf007b4a4
nPC=0xf007b4a8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:41:37 2016

num_ifetches = 58700000
PC=0xf0090b88
nPC=0xf0090b8c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:41:53 2016

num_ifetches = 58800000
PC=0xf00c8604
nPC=0xf00c8608
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:42:09 2016

num_ifetches = 58900000
PC=0xf00c8584
nPC=0xf00c8588
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:42:24 2016

num_ifetches = 59000000
PC=0xf00c8558
nPC=0xf00c857c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:42:39 2016

num_ifetches = 59100000
PC=0xf00c861c
nPC=0xf00c8620
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:42:55 2016

num_ifetches = 59200000
PC=0xf0009690
nPC=0xf0009694
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:43:12 2016

num_ifetches = 59300000
PC=0xf0048904
nPC=0xf0048938
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:43:27 2016

num_ifetches = 59400000
PC=0xf00c0cec
nPC=0xf00c0cf0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:43:42 2016

num_ifetches = 59500000
PC=0xf00c8604
nPC=0xf00c8608
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:43:59 2016

num_ifetches = 59600000
PC=0xf00c8554
nPC=0xf00c8558
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:44:15 2016

num_ifetches = 59700000
PC=0xf00c8470
nPC=0xf00c8474
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:44:31 2016

num_ifetches = 59800000
PC=0xf007d730
nPC=0xf007d740
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:44:47 2016

num_ifetches = 59900000
PC=0xf0087924
nPC=0xf0087928
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

------ entering function in file init/initramfs.c, line 488 

==============================================
Real time = Sat Aug  6 20:45:03 2016

num_ifetches = 60000000
PC=0xf0090a48
nPC=0xf0090a4c
trap_vector=0x0
==============================================

------ entering function in f
==============================================
Real time = Sat Aug  6 20:45:19 2016

num_ifetches = 60100000
PC=0xf000c558
nPC=0xf000c55c
trap_vector=0x0
==============================================
ile init/initramfs.c, line 490 

------ entering function in file init/initramfs.c, line 492 

------ entering function in file init/initramfs.c, line 494 

------ entering function do_initcall_level(6)
------ entering function do_one_initcall(f014a024)
------ entering function do_one_initcall(f014a078)
------ entering function do_one_initcall(f014c234)
------ entering function do_one_initcall(f014
==============================================
Real time = Sat Aug  6 20:45:34 2016

num_ifetches = 60200000
PC=0xf000c574
nPC=0xf000c578
trap_vector=0x0
==============================================
c458)
------ entering function do_one_initcall(f014cde4)
------ entering function do_one_initcall(f014cfc4)
------ entering function do_one_initcall(f014dbc4)
------ entering function do_one_initcall(f014dec8)
------ entering function do_one_initcall(f014dfa8)
==============================================
Real time = Sat Aug  6 20:45:48 2016

num_ifetches = 60300000
PC=0xf00bba44
nPC=0xf00bba78
trap_vector=0x0
==============================================

------ entering function do_one_initcall(f014dfe0)
------ entering function do_one_initcall(f014e158)
==============================================
Real time = Sat Aug  6 20:46:05 2016

num_ifetches = 60400000
PC=0xf00c0cc4
nPC=0xf00c0cc8
trap_vector=0x0
==============================================

------ entering function do_one_initcall(f014e1d0)
------ entering function do_one_initcall(f014e200)
------ entering function do_one_initcall(f014e230)
------ entering function do_one_initcall(f0154664)
------ entering function do_one_initcall(f014edd8)
==============================================
Real time = Sat Aug  6 20:46:19 2016

num_ifetches = 60500000
PC=0xf003552c
nPC=0xf0035530
trap_vector=0x0
==============================================

------ entering function do_one_initcall(f014ee20)
------ entering function do_one_initcall(f014fa50)
------ entering function do_one_initcall(f014fd5c)
------ entering function do_one_initcall(f014fe94)
------ entering function do_one_initcall(f0150ec0)
------ entering function do_one_initcall(f0150ec8)
------ entering function do_one_initcall(f01513f4)
------ entering function do_one_initcall(f0151780)
------ entering functio
==============================================
Real time = Sat Aug  6 20:46:34 2016

num_ifetches = 60600000
PC=0xf000c58c
nPC=0xf000c590
trap_vector=0x0
==============================================
n do_one_initcall(f0152b4c)
------ entering function do_one_initcall(f01533b8)
------ entering function do_one_initcall(f01533c0)
Registering Ajit_serial driver
In Ajit_serial driver, registering port
Ajit_config_port()
Ajit_request_port: port=f0141324; port->mapbase=3200

 entering request_mem_region()
 entering ioremap()----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

AJIT_CONSOLE_WRITE : ttyS0 at MMIO 0x3200 (irq = 12, base_baud = 0) is a Ajit_serial


==============================================
Real time = Sat Aug  6 20:46:47 2016

num_ifetches = 60700000
PC=0xf007b500
nPC=0xf00c0ee8
trap_vector=0x0
==============================================

Registration of Ajit_serial driver was successful

------ entering function do_one_initcall(f00f0c60)
AJIT_CONSOLE_WRITE : stringReverser: Device Registration successful


------ entering function do_one_initcall(f00f8508)
==============================================
Real time = Sat Aug  6 20:47:01 2016

num_ifetches = 60800000
PC=0xf00b056c
nPC=0xf00b0570
trap_vector=0x0
==============================================

------ entering function do_one_initcall(f0153eb0)
------ entering function do_one_initcall(f015409c)
------ entering function do_initcall_level(7)
==============================================
Real time = Sat Aug  6 20:47:17 2016

num_ifetches = 60900000
PC=0xf00c107c
nPC=0xf00c1080
trap_vector=0x0
==============================================

------ entering function do_one_initcall(f0149d74)
------ entering function do_one_initcall(f002137c)
------ entering function do_one_initcall(f014d630)
==============================================
Real time = Sat Aug  6 20:47:32 2016

num_ifetches = 61000000
PC=0xf00b6780
nPC=0xf00b600c
trap_vector=0x0
==============================================

------ entering function do_one_initcall(f014da20)
------ entering function do_one_initcall(f0152884)
------ entering function do_one_initcall(f00f4d6c)
==============================================
Real time = Sat Aug  6 20:47:48 2016

num_ifetches = 61100000
PC=0xf003e458
nPC=0xf003e45c
trap_vector=0x0
==============================================

------ entering function in file init/main.c, line 946 

 Trying to open file /home/README ...
 Opened file /home/README  successfully
==============================================
Real time = Sat Aug  6 20:48:02 2016

num_ifetches = 61200000
PC=0xf00bf26c
nPC=0xf00bf270
trap_vector=0x0
==============================================

 Read the following characters : Hello from /home/README.

 Trying to open file /dev/stringReverser ...
 ERROR : Unable to open file /dev/stringReverser

Ajit_startup()
 Requesting irq port->irq=12 
------Ajit_build_device_irq()
 Ajit_build_device_irq(NULL, 12) returned 2 
 call to request_irq() SUCCEEDED
------ entering function in file init/main.c, line 1169 at JIFFIES = fffee20b 
 
-
==============================================
Real time = Sat Aug  6 20:48:17 2016

num_ifetches = 61300000
PC=0xf00093dc
nPC=0xf00bf244
trap_vector=0x0
==============================================
----- entering function in file init/main.c, line 1001 at JIFFIES = fffee20c 
 
==============================================
Real time = Sat Aug  6 20:48:39 2016

num_ifetches = 61400000
PC=0xf00c0fa0
nPC=0xf00c0fa4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 20:49:04 2016

num_ifetches = 61500000
PC=0xf00c0f70
nPC=0xf00c0f74
trap_vector=0x0
==============================================

AJIT_CONSOLE_WRITE : Freeing unused kernel memory: 744K (f0145000 - f01ff000)


------ entering function in file init/main.c, line 1007 a
==============================================
tReal time = Sat Aug  6 20:49:23 2016

num_ifetches = 61600000
PC=0xf00bf254
nPC=0xf00bf26c
trap_vector=0x0
==============================================
 JIFFIES = fffee21c 
 
------ ramdisk_execute_command = /init
------ entering function in file init/main.c, line 1012 at JIFFIES = fffee21c 
 ----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 0 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a7, far=0xcd818

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd818, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:49:41 2016

num_ifetches = 61700000
PC=0xf00c0fd4
nPC=0xf00c0fe8
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f70

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f70, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x306, far=0x10030

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10030, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc820

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc820, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:50:01 2016

num_ifetches = 61800000
PC=0x500041f8
nPC=0x500041fc
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019150

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019150, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cf8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cf8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:50:15 2016

num_ifetches = 61900000
PC=0x50002f84
nPC=0x50002f88
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:50:26 2016

num_ifetches = 62000000
PC=0x500030b4
nPC=0x500030b8
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:50:37 2016

num_ifetches = 62100000
PC=0x50001994
nPC=0x50001998
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:50:48 2016

num_ifetches = 62200000
PC=0x50001064
nPC=0x50001068
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:50:59 2016

num_ifetches = 62300000
PC=0x50001904
nPC=0x50001908
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d438

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d438, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:51:12 2016

num_ifetches = 62400000
PC=0xf0048934
nPC=0xf004881c
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac068

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac068, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x9a730

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x9a730, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x4bc00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x4bc00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x4bc00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd0618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x3ec8c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x3ec8c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x3ec8c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xbb170

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xbb170, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8c81c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8c81c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8c81c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd1aa8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1aa8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:51:30 2016

num_ifetches = 62500000
PC=0xf0007efc
nPC=0xf0007f00
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007a618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x69074, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x69074 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x69074
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
init shell script called ...
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
running exec 0</dev/console
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:51:46 2016

num_ifetches = 62600000
PC=0x50052594
nPC=0x50052598
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
running exec /sbin/init 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------

==============================================
Real time = Sat Aug  6 20:52:04 2016

num_ifetches = 62700000
PC=0xf00cfc84
nPC=0xf0009400
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:52:16 2016

num_ifetches = 62800000
PC=0xf00cfbec
nPC=0xf00cfbf0
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd818

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd818, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0

==============================================
Real time = Sat Aug  6 20:52:32 2016

num_ifetches = 62900000
PC=0xf006f960
nPC=0xf006f964
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f70

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f70, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x10030

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10030, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc820

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc820, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019150

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019150, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:52:51 2016

num_ifetches = 63000000
PC=0xf006a510
nPC=0xf006a514
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cf8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cf8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:53:05 2016

num_ifetches = 63100000
PC=0x500018c0
nPC=0x500018e0
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:53:16 2016

num_ifetches = 63200000
PC=0x50001870
nPC=0x50001874
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:53:27 2016

num_ifetches = 63300000
PC=0x500018a8
nPC=0x5000189c
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:53:38 2016

num_ifetches = 63400000
PC=0x50001824
nPC=0x50001828
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:53:48 2016

num_ifetches = 63500000
PC=0x500018d8
nPC=0x500018dc
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d438

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d438, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac068

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac068, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8a128, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8a128 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8a128
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:54:03 2016

num_ifetches = 63600000
PC=0xf00cfc8c
nPC=0xf0076e3c
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x97f40, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x97f40 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x97f40
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xb9508

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xb9508, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007cd68

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cd68, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007cd68

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cd68, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd0078

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0078, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
Info:MMU: updated fsr=0x38a, far=0x5007a618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:54:20 2016

num_ifetches = 63700000
PC=0x5004f004
nPC=0x5004f008
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd1348

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1348, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd2398

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd2398, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:54:37 2016

num_ifetches = 63800000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 2 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 2 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd818

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd818, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:54:57 2016

num_ifetches = 63900000
PC=0xf0053ec0
nPC=0xf0053ec4
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f70

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f70, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x10030

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10030, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc820

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc820, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019150

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019150, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,

==============================================
Real time = Sat Aug  6 20:55:15 2016

num_ifetches = 64000000
PC=0xf0109dd0
nPC=0xf0109dd4
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cf8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cf8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:55:30 2016

num_ifetches = 64100000
PC=0x500018e4
nPC=0x500018cc
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:55:41 2016

num_ifetches = 64200000
PC=0x50001870
nPC=0x50001874
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:55:52 2016

num_ifetches = 64300000
PC=0x500018d0
nPC=0x500018d4
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:56:03 2016

num_ifetches = 64400000
PC=0x500018f4
nPC=0x500018b8
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:56:14 2016

num_ifetches = 64500000
PC=0x500030c4
nPC=0x500030c8
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d438

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d438, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346Info:MMU: updated fsr=0x346, far=0x500362f8

CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHE----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac068

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac068, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:56:29 2016

num_ifetches = 64600000
PC=0xf0076e34
nPC=0xf0076e38
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x58130, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x58130 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x58130
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x92d70, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x92d70 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x92d70
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdb8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdb8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:56:46 2016

num_ifetches = 64700000
PC=0xf006dfc8
nPC=0xf006dfcc
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:57:06 2016

num_ifetches = 64800000
PC=0x5005206c
nPC=0x50052070
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 3 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 3 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd818

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd818, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346Info:MMU: updated fsr=0x346, far=0x50000ec0

CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHE----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f70

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f70, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,

==============================================
Real time = Sat Aug  6 20:57:26 2016

num_ifetches = 64900000
PC=0xf00c0b14
nPC=0xf00c0b18
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x306, far=0x10030

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10030, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc820

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc820, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019150

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019150, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:57:44 2016

num_ifetches = 65000000
PC=0x500025e0
nPC=0x500025e4
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cf8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cf8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:57:57 2016

num_ifetches = 65100000
PC=0x50000fdc
nPC=0x50000fe0
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:58:08 2016

num_ifetches = 65200000
PC=0x500018bc
nPC=0x500018c0
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:58:20 2016

num_ifetches = 65300000
PC=0x500018d8
nPC=0x500018dc
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:58:31 2016

num_ifetches = 65400000
PC=0x500018a8
nPC=0x5000189c
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:58:42 2016

num_ifetches = 65500000
PC=0x50000f98
nPC=0x50000f9c
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346Info:MMU: updated fsr=0x346, far=0x5006471c

CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHE----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d438

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d438, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac068

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac068, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x58130, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x58130 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x58130
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x92d70, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x92d70 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x92d70
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:58:57 2016

num_ifetches = 65600000
PC=0xf00cfc74
nPC=0xf00093c0
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdb8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdb8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd0070

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0070, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
Info:MMU: updated fsr=0x38a, far=0x5007a618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd10a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd10a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd20f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd20f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:59:14 2016

num_ifetches = 65700000
PC=0xf006e2a4
nPC=0xf006e2a8
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 20:59:32 2016

num_ifetches = 65800000
PC=0x5004c368
nPC=0x5004c36c
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 4 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 4 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd818

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd818, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 20:59:51 2016

num_ifetches = 65900000
PC=0xf00ef20c
nPC=0xf00ef210
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 4 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f70

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f70, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x10030

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10030, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc820

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc820, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019150

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019150, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:00:09 2016

num_ifetches = 66000000
PC=0xf005703c
nPC=0xf0057040
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cf8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cf8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:00:23 2016

num_ifetches = 66100000
PC=0x500018cc
nPC=0x500018d0
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:00:34 2016

num_ifetches = 66200000
PC=0x500018e4
nPC=0x500018e8
trap_vector=0x8
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:00:45 2016

num_ifetches = 66300000
PC=0x5000189c
nPC=0x500018a0
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:00:57 2016

num_ifetches = 66400000
PC=0x500018ec
nPC=0x500018f0
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:01:08 2016

num_ifetches = 66500000
PC=0x500018b8
nPC=0x500018bc
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d438

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d438, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac068

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac068, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x6d020, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x6d020 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x6d020
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:01:23 2016

num_ifetches = 66600000
PC=0xf0057dd8
nPC=0xf0057b70
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xbb860

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xbb860, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdb8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdb8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x9313c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x9313c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x9313c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 21:01:38 2016

num_ifetches = 66700000
PC=0xf005d55c
nPC=0xf005e964
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 21:01:58 2016

num_ifetches = 66800000
PC=0xf000827c
nPC=0xf0008280
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 5 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 5 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd818

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd818, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f70

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f70, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x306, far=0x10030

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10030, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc820

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc820, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:02:18 2016

num_ifetches = 66900000
PC=0xf0024e18
nPC=0xf004c3d0
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019150

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019150, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cf8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cf8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:02:35 2016

num_ifetches = 67000000
PC=0x500017dc
nPC=0x50001824
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,

==============================================
Real time = Sat Aug  6 21:02:46 2016

num_ifetches = 67100000
PC=0x50001904
nPC=0x50001908
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:02:57 2016

num_ifetches = 67200000
PC=0x500018a0
nPC=0x500018a4
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:03:07 2016

num_ifetches = 67300000
PC=0x500018b8
nPC=0x500018bc
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:03:18 2016

num_ifetches = 67400000
PC=0x50001924
nPC=0x50001928
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:03:29 2016

num_ifetches = 67500000
PC=0x50005cc8
nPC=0x50005ccc
trap_vector=0x0
==============================================

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d438

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d438, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346Info:MMU: updated fsr=0x346, far=0x50052f4c

CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHE----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac068

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac068, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x6d020, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x6d020 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x6d020
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xbb860

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xbb860, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdb8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdb8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x9313c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x9313c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x9313c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:03:46 2016

num_ifetches = 67600000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:04:03 2016

num_ifetches = 67700000
PC=0xf000824c
nPC=0xf0008250
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 6 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 6 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd818

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd818, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 21:04:23 2016

num_ifetches = 67800000
PC=0xf010489c
nPC=0xf01048a0
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f70

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f70, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x306, far=0x10030

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10030, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc820

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc820, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019150

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019150, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:04:40 2016

num_ifetches = 67900000
PC=0xf0057d1c
nPC=0xf0057d20
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cf8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cf8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:04:53 2016

num_ifetches = 68000000
PC=0x500018d8
nPC=0x500018dc
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:05:03 2016

num_ifetches = 68100000
PC=0x500017dc
nPC=0x50001824
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:05:14 2016

num_ifetches = 68200000
PC=0x50001920
nPC=0x50001924
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:05:25 2016

num_ifetches = 68300000
PC=0x500019b0
nPC=0x500019b4
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:05:36 2016

num_ifetches = 68400000
PC=0x5000189c
nPC=0x500018a0
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d438

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d438, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac068

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac068, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x9a730

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x9a730, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:05:50 2016

num_ifetches = 68500000
PC=0xf00cfc78
nPC=0xf00cfc7c
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x58130, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x58130 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x58130
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdb8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdb8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd0060

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0060, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
Info:MMU: updated fsr=0x38a, far=0x5007a618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd10c0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd10c0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd20c8
DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd20c8, data=0x0, cacheable=0x0Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:06:09 2016

num_ifetches = 68600000
PC=0x50022ad0
nPC=0x50022ad4
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd30d0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd30d0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:06:25 2016

num_ifetches = 68700000
PC=0xf007b628
nPC=0xf007b62c
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 7 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd818

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd818, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 21:06:45 2016

num_ifetches = 68800000
PC=0xf0082908
nPC=0xf008290c
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f70

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f70, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x306, far=0x10030

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10030, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc820

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc820, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019150

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019150, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:07:04 2016

num_ifetches = 68900000
PC=0x50003564
nPC=0x50003568
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cf8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cf8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:07:17 2016

num_ifetches = 69000000
PC=0x50002f94
nPC=0x50002f98
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:07:28 2016

num_ifetches = 69100000
PC=0x50001824
nPC=0x50001828
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:07:39 2016

num_ifetches = 69200000
PC=0x500018f4
nPC=0x500018b8
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:07:50 2016

num_ifetches = 69300000
PC=0x500018dc
nPC=0x500018e0
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:08:01 2016

num_ifetches = 69400000
PC=0x50001910
nPC=0x50001914
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d438

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d438, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHE
ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346Info:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac068

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac068, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x23268, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x23268 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x23268
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:08:16 2016

num_ifetches = 69500000
PC=0xf006ef78
nPC=0xf0057dd4
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x9d7f0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x9d7f0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xba688

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xba688, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdb8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdb8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd05f0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd05f0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
Info:MMU: updated fsr=0x38a, far=0x5007a618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd1660

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1660, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:08:36 2016

num_ifetches = 69600000
PC=0xf006dd9c
nPC=0xf006dda0
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 6 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd40d8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd40d8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:08:52 2016

num_ifetches = 69700000
PC=0xccecc
nPC=0x50063840
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
mount: mounting devpts on /dev/pts failed: No such device
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:09:07 2016

num_ifetches = 69800000
PC=0xf0024bc0
nPC=0xf0024bc4
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:09:23 2016

num_ifetches = 69900000
PC=0x50047960
nPC=0x50047964
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 21:09:40 2016

num_ifetches = 70000000
PC=0xf002a2c8
nPC=0xf002a11c
trap_vector=0x8
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:09:59 2016

num_ifetches = 70100000
PC=0x50042618
nPC=0x5004261c
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 8 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 8 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd818

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd818, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f70

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f70, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:10:17 2016

num_ifetches = 70200000
PC=0xf0057d30
nPC=0xf0057d34
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x306, far=0x10030

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10030, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc820

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc820, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019150

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019150, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:10:35 2016

num_ifetches = 70300000
PC=0x500059ac
nPC=0x500059b0
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cf8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cf8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:10:47 2016

num_ifetches = 70400000
PC=0x500018c0
nPC=0x500018e0
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:10:58 2016

num_ifetches = 70500000
PC=0x5000186c
nPC=0x50001870
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:11:09 2016

num_ifetches = 70600000
PC=0x500018bc
nPC=0x500018c0
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:11:20 2016

num_ifetches = 70700000
PC=0x500018bc
nPC=0x500018c0
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:11:30 2016

num_ifetches = 70800000
PC=0x50002f80
nPC=0x50002f84
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d438

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d438, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac068

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac068, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x25504, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x25504 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x25504
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x9dd58

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x9dd58, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:11:45 2016

num_ifetches = 70900000
PC=0x8d928
nPC=0x8d92c
trap_vector=0x0
==============================================
Info:MMU: updated fsr=0x386, far=0x5007cdb8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdb8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd0060

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0060, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
Info:MMU: updated fsr=0x38a, far=0x5007a618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:12:03 2016

num_ifetches = 71000000
PC=0xf007b4a0
nPC=0xf007b4a4
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 9 --------------

==============================================
Real time = Sat Aug  6 21:12:21 2016

num_ifetches = 71100000
PC=0xf00838d0
nPC=0xf00838d4
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 9 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd818

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd818, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f70

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f70, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x306, far=0x10030

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10030, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc820

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc820, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,

==============================================
Real time = Sat Aug  6 21:12:40 2016

num_ifetches = 71200000
PC=0xf00c0fa4
nPC=0xf00c0fa8
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019150
DemuxMMUtoCaches: mae = 1 -> 1.

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019150, data=0x0, cacheable=0x0Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cf8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cf8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:12:57 2016

num_ifetches = 71300000
PC=0x5000102c
nPC=0x50001030
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,

==============================================
Real time = Sat Aug  6 21:13:08 2016

num_ifetches = 71400000
PC=0x500017b4
nPC=0x500017b8
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:13:19 2016

num_ifetches = 71500000
PC=0x5000189c
nPC=0x500018a0
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:13:30 2016

num_ifetches = 71600000
PC=0x500018f4
nPC=0x500018b8
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:13:40 2016

num_ifetches = 71700000
PC=0x50001030
nPC=0x50001034
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d438

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d438, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 21:13:52 2016

num_ifetches = 71800000
PC=0xf00104a0
nPC=0xf00104a4
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac068

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac068, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x9a730

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x9a730, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x4bc00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x4bc00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x4bc00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd0618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x3ec8c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x3ec8c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x3ec8c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xbb170

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xbb170, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8c81c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8c81c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8c81c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:14:08 2016

num_ifetches = 71900000
PC=0x990e0
nPC=0x990e4
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007a618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd1510

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1510, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:14:23 2016

num_ifetches = 72000000
PC=0xf000860c
nPC=0xf0008610
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd2550

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd2550, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x73074, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x73074 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x73074
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500086f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007a628

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a628, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,

==============================================
Real time = Sat Aug  6 21:14:40 2016

num_ifetches = 72100000
PC=0xf00c0b4c
nPC=0xf00c0b50
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd0d58

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0d58, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcf020

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf020, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefa6a6b8
Info:MMU: updated fsr=0x3ab, far=0xefa6a6c0
Info:MMU: updated fsr=0x3ab, far=0xefa6a6c8
Info:MMU: updated fsr=0x3ab, far=0xefa6a6d0
Info:MMU: updated fsr=0x3ab, far=0xefa6a6d8
Info:MMU: updated fsr=0x3ab, far=0xefa6a6e0
Info:MMU: updated fsr=0x3ab, far=0xefa6a6e8
Info:MMU: updated fsr=0x3ab, far=0xefa6a6f0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefa6a658
Info:MMU: updated fsr=0x3ab, far=0xefa6a660
Info:MMU: updated fsr=0x3ab, far=0xefa6a668
Info:MMU: updated fsr=0x3ab, far=0xefa6a670
Info:MMU: updated fsr=0x3ab, far=0xefa6a678
Info:MMU: updated fsr=0x3ab, far=0xefa6a680
Info:MMU: updated fsr=0x3ab, far=0xefa6a688
Info:MMU: updated fsr=0x3ab, far=0xefa6a690
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = a --------------
Info:MMU: updated fsr=0x3aa, far=0x500086f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50062cc0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50062cc0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50062cc0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefa6a5f8
Info:MMU: updated fsr=0x3ab, far=0xefa6a600
Info:MMU: updated fsr=0x3ab, far=0xefa6a608
Info:MMU: updated fsr=0x3ab, far=0xefa6a610
Info:MMU: updated fsr=0x3ab, far=0xefa6a618
Info:MMU: updated fsr=0x3ab, far=0xefa6a620
Info:MMU: updated fsr=0x3ab, far=0xefa6a628
Info:MMU: updated fsr=0x3ab, far=0xefa6a630
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefa6a5f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefa6a5f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792b8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792b8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x386, far=0x5007cee8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cee8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x437a8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x437a8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x437a8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 9 --------------
Info:MMU: updated fsr=0x3aa, far=0xefa6a6b8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefa6a6b8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = a --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcf1d0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf1d0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0xcd918
DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd918, data=0x0, cacheable=0x0Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x3f768, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x3f768 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x3f768
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x96b74, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x96b74 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x96b74
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50022b84, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50022b84 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50022b84
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5004fdac, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5004fdac to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5004fdac
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50050de0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50050de0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50050de0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xa19b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xa19b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd0d58

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0d58, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x14ca0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x14ca0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x14ca0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d510

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d510, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd1158

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1158, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:14:58 2016

num_ifetches = 72200000
PC=0xf003adec
nPC=0xf003adf0
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = b --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd818

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd818, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 21:15:15 2016

num_ifetches = 72300000
PC=0xf006bccc
nPC=0xf006bcd0
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008
DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f70

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f70, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x10030

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10030, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc820

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc820, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:15:34 2016

num_ifetches = 72400000
PC=0x50004208
nPC=0x5000420c
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019150

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019150, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cf8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cf8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:15:48 2016

num_ifetches = 72500000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:15:59 2016

num_ifetches = 72600000
PC=0x500018b8
nPC=0x500018bc
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = b --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:16:10 2016

num_ifetches = 72700000
PC=0x500018b8
nPC=0x500018bc
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:16:21 2016

num_ifetches = 72800000
PC=0x500018e4
nPC=0x500018e8
trap_vector=0x8
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:16:32 2016

num_ifetches = 72900000
PC=0x500018f4
nPC=0x500018b8
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d438

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d438, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:16:45 2016

num_ifetches = 73000000
PC=0xf0040a24
nPC=0xf0040a28
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac068

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac068, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x4bc00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x4bc00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x4bc00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x91878, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x91878 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x91878
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd0618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x3ec8c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x3ec8c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x3ec8c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xbb170

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xbb170, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8c81c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8c81c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8c81c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007a618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:17:01 2016

num_ifetches = 73100000
PC=0x49b94
nPC=0x49b98
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:17:13 2016

num_ifetches = 73200000
PC=0x500525a4
nPC=0x50052590
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd1108

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1108, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x69074, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x69074 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x69074
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Starting logging: ----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:17:28 2016

num_ifetches = 73300000
PC=0xf00c3330
nPC=0xf00c3334
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500086f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xef9a95c0
Info:MMU: updated fsr=0x3ab, far=0xef9a95c8
Info:MMU: updated fsr=0x3ab, far=0xef9a95d0
Info:MMU: updated fsr=0x3ab, far=0xef9a95d8
Info:MMU: updated fsr=0x3ab, far=0xef9a95e0
Info:MMU: updated fsr=0x3ab, far=0xef9a95e8
Info:MMU: updated fsr=0x3ab, far=0xef9a95f0
Info:MMU: updated fsr=0x3ab, far=0xef9a95f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = c --------------
Info:MMU: updated fsr=0x3aa, far=0x500086f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
DemuxMMUtoCaches: mae = 1 -> 1.

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50062cc0, data=0x0, cacheable=0x0, fsr=0x346
ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50062cc0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50062cc0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xef9a95c0
Info:MMU: updated fsr=0x3ab, far=0xef9a95c8
Info:MMU: updated fsr=0x3ab, far=0xef9a95d0
Info:MMU: updated fsr=0x3ab, far=0xef9a95d8
Info:MMU: updated fsr=0x3ab, far=0xef9a95e0
Info:MMU: updated fsr=0x3ab, far=0xef9a95e8
Info:MMU: updated fsr=0x3ab, far=0xef9a95f0
Info:MMU: updated fsr=0x3ab, far=0xef9a95f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xef9a95c0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xef9a95c0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792b8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792b8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = b --------------
Info:MMU: updated fsr=0x3aa, far=0xef9a95c0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xef9a95c0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007a628

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a628, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd1360

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1360, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcf020

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf020, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = c --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cee8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cee8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x437a8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x437a8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x437a8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcf1d0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf1d0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0xcd918

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd918, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x3f768, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x3f768 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x3f768
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x96b74, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x96b74 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x96b74
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50022b84, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50022b84 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50022b84
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5004fdac, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5004fdac to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5004fdac
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:17:47 2016

num_ifetches = 73400000
PC=0xf0057e4c
nPC=0xf0057e50
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50050de0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50050de0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50050de0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xa19b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xa19b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd1360

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1360, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = d --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 21:18:03 2016

num_ifetches = 73500000
PC=0xf0095df4
nPC=0xf00922f8
trap_vector=0x0
==============================================
Info:MMU: updated fsr=0x1a6, far=0xcd818

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd818, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f70

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f70, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x306, far=0x10030

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10030, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc820

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc820, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,

==============================================
Real time = Sat Aug  6 21:18:22 2016

num_ifetches = 73600000
PC=0xf00723b0
nPC=0xf0069d84
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0xefcd4fe0
Info:MMU: updated fsr=0x3a7, far=0xefcd4fe8
Info:MMU: updated fsr=0x3a7, far=0xefcd4ff0
Info:MMU: updated fsr=0x3a7, far=0xefcd4ff8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0xefcd4fe0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefcd4fe0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019150

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019150, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cf8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cf8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:18:37 2016

num_ifetches = 73700000
PC=0x500018bc
nPC=0x500018c0
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:18:48 2016

num_ifetches = 73800000
PC=0x500018f0
nPC=0x500018f4
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:18:58 2016

num_ifetches = 73900000
PC=0x50003334
nPC=0x50003250
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:19:09 2016

num_ifetches = 74000000
PC=0x500018a8
nPC=0x5000189c
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:19:20 2016

num_ifetches = 74100000
PC=0x500018a4
nPC=0x500018a8
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d438

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d438, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:19:32 2016

num_ifetches = 74200000
PC=0xf0057dd4
nPC=0xf0057dd8
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac068

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac068, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x75258, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x75258 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x75258
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xbbce0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xbbce0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdb8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdb8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x97fec, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x97fec to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x97fec
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a628

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a628, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
Info:MMU: updated fsr=0x38a, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:19:49 2016

num_ifetches = 74300000
PC=0xf006e36c
nPC=0xf006e370
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500086f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007a628

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a628, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xefcd5ac0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefcd5ac0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefcd5ad0
Info:MMU: updated fsr=0x3ab, far=0xefcd5ad8
Info:MMU: updated fsr=0x3ab, far=0xefcd5ae0
Info:MMU: updated fsr=0x3ab, far=0xefcd5ae8
Info:MMU: updated fsr=0x3ab, far=0xefcd5af0
Info:MMU: updated fsr=0x3ab, far=0xefcd5af8
Info:MMU: updated fsr=0x3ab, far=0xefcd5b00
Info:MMU: updated fsr=0x3ab, far=0xefcd5b08
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefcd5a60
Info:MMU: updated fsr=0x3ab, far=0xefcd5a68
Info:MMU: updated fsr=0x3ab, far=0xefcd5a70
Info:MMU: updated fsr=0x3ab, far=0xefcd5a78
Info:MMU: updated fsr=0x3ab, far=0xefcd5a80
Info:MMU: updated fsr=0x3ab, far=0xefcd5a88
Info:MMU: updated fsr=0x3ab, far=0xefcd5a90
Info:MMU: updated fsr=0x3ab, far=0xefcd5a98
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefcd5a00
Info:MMU: updated fsr=0x3ab, far=0xefcd5a08
Info:MMU: updated fsr=0x3ab, far=0xefcd5a10
Info:MMU: updated fsr=0x3ab, far=0xefcd5a18
Info:MMU: updated fsr=0x3ab, far=0xefcd5a20
Info:MMU: updated fsr=0x3ab, far=0xefcd5a28
Info:MMU: updated fsr=0x3ab, far=0xefcd5a30
Info:MMU: updated fsr=0x3ab, far=0xefcd5a38
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = e --------------
Info:MMU: updated fsr=0x3aa, far=0x500086f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50062cc0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50062cc0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50062cc0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefcd5a10
Info:MMU: updated fsr=0x3ab, far=0xefcd5a18
Info:MMU: updated fsr=0x3ab, far=0xefcd5a20
Info:MMU: updated fsr=0x3ab, far=0xefcd5a28
Info:MMU: updated fsr=0x3ab, far=0xefcd5a30
Info:MMU: updated fsr=0x3ab, far=0xefcd5a38
Info:MMU: updated fsr=0x3ab, far=0xefcd5a40
Info:MMU: updated fsr=0x3ab, far=0xefcd5a48
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefcd5a10

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefcd5a10, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792b8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792b8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007cee8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cee8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x155c4, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x155c4 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x155c4
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = d --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500071b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500071b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792b8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792b8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = e --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x97eac, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x97eac to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x97eac
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50030464, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50030464 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50030464
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:20:08 2016

num_ifetches = 74400000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50022ad0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50022ad0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50022ad0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = e --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = b --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcd950

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd950, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d510

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d510, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:20:25 2016

num_ifetches = 74500000
PC=0xf00bf4ec
nPC=0xf00bf4f0
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = e --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = b --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = e --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500086f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007a628

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a628, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xefcd5ac0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefcd5ac0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefcd5ad0
Info:MMU: updated fsr=0x3ab, far=0xefcd5ad8
Info:MMU: updated fsr=0x3ab, far=0xefcd5ae0
Info:MMU: updated fsr=0x3ab, far=0xefcd5ae8
Info:MMU: updated fsr=0x3ab, far=0xefcd5af0
Info:MMU: updated fsr=0x3ab, far=0xefcd5af8
Info:MMU: updated fsr=0x3ab, far=0xefcd5b00
Info:MMU: updated fsr=0x3ab, far=0xefcd5b08
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefcd5a60
Info:MMU: updated fsr=0x3ab, far=0xefcd5a68
Info:MMU: updated fsr=0x3ab, far=0xefcd5a70
Info:MMU: updated fsr=0x3ab, far=0xefcd5a78
Info:MMU: updated fsr=0x3ab, far=0xefcd5a80
Info:MMU: updated fsr=0x3ab, far=0xefcd5a88
Info:MMU: updated fsr=0x3ab, far=0xefcd5a90
Info:MMU: updated fsr=0x3ab, far=0xefcd5a98
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = f --------------
Info:MMU: updated fsr=0x3aa, far=0x500086f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50062cc0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50062cc0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50062cc0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefcd5a10
Info:MMU: updated fsr=0x3ab, far=0xefcd5a18
Info:MMU: updated fsr=0x3ab, far=0xefcd5a20
Info:MMU: updated fsr=0x3ab, far=0xefcd5a28
Info:MMU: updated fsr=0x3ab, far=0xefcd5a30
Info:MMU: updated fsr=0x3ab, far=0xefcd5a38
Info:MMU: updated fsr=0x3ab, far=0xefcd5a40
Info:MMU: updated fsr=0x3ab, far=0xefcd5a48
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefcd5a10

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefcd5a10, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792b8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792b8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007cee8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cee8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x155c4, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x155c4 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x155c4
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = b --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500086f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007a628

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a628, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd1360

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1360, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcf020

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf020, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xef9a9710
Info:MMU: updated fsr=0x3ab, far=0xef9a9718
Info:MMU: updated fsr=0x3ab, far=0xef9a9720
Info:MMU: updated fsr=0x3ab, far=0xef9a9728
Info:MMU: updated fsr=0x3ab, far=0xef9a9730
Info:MMU: updated fsr=0x3ab, far=0xef9a9738
Info:MMU: updated fsr=0x3ab, far=0xef9a9740
Info:MMU: updated fsr=0x3ab, far=0xef9a9748
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xef9a96b0
Info:MMU: updated fsr=0x3ab, far=0xef9a96b8
Info:MMU: updated fsr=0x3ab, far=0xef9a96c0
Info:MMU: updated fsr=0x3ab, far=0xef9a96c8
Info:MMU: updated fsr=0x3ab, far=0xef9a96d0
Info:MMU: updated fsr=0x3ab, far=0xef9a96d8
Info:MMU: updated fsr=0x3ab, far=0xef9a96e0
Info:MMU: updated fsr=0x3ab, far=0xef9a96e8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = e --------------

==============================================
Real time = Sat Aug  6 21:20:46 2016

num_ifetches = 74600000
PC=0xf0108918
nPC=0xf010891c
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50001598, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50001598 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50001598
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500071b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500071b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049b98, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049b98 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049b98
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792b8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792b8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 10 --------------
Info:MMU: updated fsr=0x3aa, far=0x500086f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50062cc0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50062cc0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50062cc0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xef9a9650
Info:MMU: updated fsr=0x3ab, far=0xef9a9658
Info:MMU: updated fsr=0x3ab, far=0xef9a9660
Info:MMU: updated fsr=0x3ab, far=0xef9a9668
Info:MMU: updated fsr=0x3ab, far=0xef9a9670
Info:MMU: updated fsr=0x3ab, far=0xef9a9678
Info:MMU: updated fsr=0x3ab, far=0xef9a9680
Info:MMU: updated fsr=0x3ab, far=0xef9a9688
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xef9a9650

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xef9a9650, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792b8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792b8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x386, far=0x5007cee8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cee8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = f --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x97f00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.
Info:MMU: updated fsr=0x346, far=0x97f00

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x97f00 to MMU through DCACHE----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x759c8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x759c8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x759c8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002d208, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002d208 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002d208
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = b --------------
Info:MMU: updated fsr=0x3aa, far=0xef9a9710

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xef9a9710, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 21:21:04 2016

num_ifetches = 74700000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 10 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x437a8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x437a8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x437a8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcf1d0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf1d0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0xcd918

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd918, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x3f768, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x3f768 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x3f768
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = f --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50031db8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50031db8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50031db8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50050e54, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50050e54 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50050e54
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xceaf0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceaf0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 10 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x96b74, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x96b74 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x96b74
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50022b84, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50022b84 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50022b84
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5004fdac, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346Info:MMU: updated fsr=0x346, far=0x5004fdac

CPU: wrote FSR=0x346, FAR=0x5004fdac to MMU through DCACHE----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50050de0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50050de0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50050de0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = f --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:21:21 2016

num_ifetches = 74800000
PC=0xf0090bac
nPC=0xf0090bb0
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 10 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xa19b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xa19b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd1360

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1360, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = f --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 10 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 21:21:39 2016

num_ifetches = 74900000
PC=0xf006e398
nPC=0xf006e5a0
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd818

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd818, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 21:21:56 2016

num_ifetches = 75000000
PC=0xf00ba03c
nPC=0xf00ba040
trap_vector=0x0
==============================================
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd818

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd818, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f70
DemuxMMUtoCaches: mae = 1 -> 1.

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f70, data=0x0, cacheable=0x0Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x10030

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10030, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,

==============================================
Real time = Sat Aug  6 21:22:14 2016

num_ifetches = 75100000
PC=0xf005da8c
nPC=0xf005da90
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc820

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc820, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f70

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f70, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x306, far=0x10030

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10030, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc820

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc820, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:22:33 2016

num_ifetches = 75200000
PC=0xf007464c
nPC=0xf007467c
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0xefc87ff0
Info:MMU: updated fsr=0x3a7, far=0xefc87ff8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0xefc87ff0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefc87ff0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019150

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019150, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019150

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019150, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:22:50 2016

num_ifetches = 75300000
PC=0xf00723fc
nPC=0xf00723d4
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cf8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cf8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cf8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cf8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:23:05 2016

num_ifetches = 75400000
PC=0x5000186c
nPC=0x50001870
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:23:16 2016

num_ifetches = 75500000
PC=0x500018b4
nPC=0x500018ec
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:23:27 2016

num_ifetches = 75600000
PC=0x500019c4
nPC=0x500019c8
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:23:38 2016

num_ifetches = 75700000
PC=0x50001044
nPC=0x50001058
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:23:50 2016

num_ifetches = 75800000
PC=0x50001950
nPC=0x50001954
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:24:01 2016

num_ifetches = 75900000
PC=0x500018e0
nPC=0x500018e4
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:24:13 2016

num_ifetches = 76000000
PC=0x500018a8
nPC=0x5000189c
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:24:24 2016

num_ifetches = 76100000
PC=0x50001030
nPC=0x50001034
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:24:36 2016

num_ifetches = 76200000
PC=0x500018a8
nPC=0x5000189c
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:24:47 2016

num_ifetches = 76300000
PC=0x500018e8
nPC=0x500018ec
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d438

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d438, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:25:01 2016

num_ifetches = 76400000
PC=0xf0057d90
nPC=0xf0057d94
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d438

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d438, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHE
ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346Info:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac068

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac068, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x75258, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x75258 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x75258
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:25:16 2016

num_ifetches = 76500000
PC=0xf003e09c
nPC=0xf00cfbf8
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac068

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac068, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x9a730

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x9a730, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x4db38, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

CPU: wrote FSR=0x346, FAR=0x4db38 to MMU through DCACHE
ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346Info:MMU: updated fsr=0x346, far=0x4db38
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xbbce0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xbbce0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdb8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdb8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdb8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdb8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x97fec, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x97fec to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x97fec
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a628

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a628, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
Info:MMU: updated fsr=0x38a, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:25:35 2016

num_ifetches = 76600000
PC=0xf00410a0
nPC=0xf00410a4
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd05f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd05f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd1648

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1648, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500086f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007a628

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a628, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc88a20
Info:MMU: updated fsr=0x3ab, far=0xefc88a28
Info:MMU: updated fsr=0x3ab, far=0xefc88a30
Info:MMU: updated fsr=0x3ab, far=0xefc88a38
Info:MMU: updated fsr=0x3ab, far=0xefc88a40
Info:MMU: updated fsr=0x3ab, far=0xefc88a48
Info:MMU: updated fsr=0x3ab, far=0xefc88a50
Info:MMU: updated fsr=0x3ab, far=0xefc88a58
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x3aa, far=0xefc88a20

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefc88a20, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 11 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
Info:MMU: updated fsr=0x38a, far=0x5007a618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:25:53 2016

num_ifetches = 76700000
PC=0xf006e574
nPC=0xf006e578
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 13 --------------
Info:MMU: updated fsr=0x3aa, far=0x500086f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50062cc0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50062cc0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50062cc0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc88a20
Info:MMU: updated fsr=0x3ab, far=0xefc88a28
Info:MMU: updated fsr=0x3ab, far=0xefc88a30
Info:MMU: updated fsr=0x3ab, far=0xefc88a38
Info:MMU: updated fsr=0x3ab, far=0xefc88a40
Info:MMU: updated fsr=0x3ab, far=0xefc88a48
Info:MMU: updated fsr=0x3ab, far=0xefc88a50
Info:MMU: updated fsr=0x3ab, far=0xefc88a58
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc88a20

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefc88a20, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792b8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792b8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007cee8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cee8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x155c4, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x155c4 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x155c4
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 12 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500071b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500071b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792b8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792b8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 13 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x97eac, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x97eac to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x97eac
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50030464, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50030464 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50030464
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:26:10 2016

num_ifetches = 76800000
PC=0xf0057d70
nPC=0xf0057d74
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 13 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50022ad0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50022ad0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50022ad0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 13 --------------

==============================================
Real time = Sat Aug  6 21:26:27 2016

num_ifetches = 76900000
PC=0xf00bf33c
nPC=0xf00bf340
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = b --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcd950

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd950, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d510

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d510, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
OK
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792c8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792c8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = b --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xd0f10

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0f10, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 13 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500086f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007a628

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a628, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xefc88ad0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefc88ad0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc88ae0
Info:MMU: updated fsr=0x3ab, far=0xefc88ae8
Info:MMU: updated fsr=0x3ab, far=0xefc88af0
Info:MMU: updated fsr=0x3ab, far=0xefc88af8
Info:MMU: updated fsr=0x3ab, far=0xefc88b00
Info:MMU: updated fsr=0x3ab, far=0xefc88b08
Info:MMU: updated fsr=0x3ab, far=0xefc88b10
Info:MMU: updated fsr=0x3ab, far=0xefc88b18
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc88a70
Info:MMU: updated fsr=0x3ab, far=0xefc88a78
Info:MMU: updated fsr=0x3ab, far=0xefc88a80
Info:MMU: updated fsr=0x3ab, far=0xefc88a88
Info:MMU: updated fsr=0x3ab, far=0xefc88a90
Info:MMU: updated fsr=0x3ab, far=0xefc88a98
Info:MMU: updated fsr=0x3ab, far=0xefc88aa0
Info:MMU: updated fsr=0x3ab, far=0xefc88aa8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50001598, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50001598 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50001598
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 14 --------------
Info:MMU: updated fsr=0x3aa, far=0x500086f8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500086f8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50062cc0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50062cc0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50062cc0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc88a20
Info:MMU: updated fsr=0x3ab, far=0xefc88a28
Info:MMU: updated fsr=0x3ab, far=0xefc88a30
Info:MMU: updated fsr=0x3ab, far=0xefc88a38
Info:MMU: updated fsr=0x3ab, far=0xefc88a40
Info:MMU: updated fsr=0x3ab, far=0xefc88a48
Info:MMU: updated fsr=0x3ab, far=0xefc88a50
Info:MMU: updated fsr=0x3ab, far=0xefc88a58
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3aa, far=0xefc88a20

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xefc88a20, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792b8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792b8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x38a, far=0x5007cee8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cee8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x155c4, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x155c4 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x155c4
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = b --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:26:47 2016

num_ifetches = 77000000
PC=0xf006e630
nPC=0xf006e634
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 13 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500071b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500071b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049b98, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049b98 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049b98
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x500792b8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500792b8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 14 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x97f00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x97f00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x97f00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x759c8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x759c8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x759c8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002d208, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002d208 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002d208
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 21:27:02 2016

num_ifetches = 77100000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 14 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50031db8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50031db8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50031db8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
DemuxMMUtoCaches: mae = 1 -> 1.

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50050e54, data=0x0, cacheable=0x0, fsr=0x346
ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50050e54 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50050e54
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xceaf0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceaf0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 9 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcd950

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd950, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d510

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d510, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:27:17 2016

num_ifetches = 77200000
PC=0xf00629d8
nPC=0xf00629dc
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 14 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 21:27:32 2016

num_ifetches = 77300000
PC=0xf005d50c
nPC=0xf005d510
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 14 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 14 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 14 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:27:52 2016

num_ifetches = 77400000
PC=0x5004c350
nPC=0x5004c354
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0xcd818

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd818, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 21:28:11 2016

num_ifetches = 77500000
PC=0xf00ef170
nPC=0xf00ef174
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f70

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f70, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x306, far=0x10030

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10030, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 

==============================================
Real time = Sat Aug  6 21:28:29 2016

num_ifetches = 77600000
PC=0xf0071f78
nPC=0xf0071f7c
trap_vector=0x0
==============================================
Info:MMU: updated fsr=0x1a6, far=0xcd818

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcd818, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x1a6, far=0x50018008

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50018008, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc820

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc820, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50000ec0, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50000ec0 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50000ec0
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50017f70

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017f70, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50017ee0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50017ee0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
Info:MMU: updated fsr=0x306, far=0x10030

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x10030, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50007000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50007000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:28:48 2016

num_ifetches = 77700000
PC=0xf0008a94
nPC=0xf0008a98
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xcc7e0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc7e0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0xcc820

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcc820, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x3a6, far=0x50008000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019150

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019150, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x500794b0

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x500794b0, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:29:07 2016

num_ifetches = 77800000
PC=0xf00082a0
nPC=0xf00082a4
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50078dd8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078dd8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x50019150

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50019150, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cf8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cf8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x50008690

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50008690, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:29:23 2016

num_ifetches = 77900000
PC=0x50001034
nPC=0x50001038
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x50078cf8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x50078cf8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:29:35 2016

num_ifetches = 78000000
PC=0x50001048
nPC=0x5000104c
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:29:47 2016

num_ifetches = 78100000
PC=0x500018f0
nPC=0x500018f4
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007d8a8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d8a8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:29:59 2016

num_ifetches = 78200000
PC=0x500018f4
nPC=0x500018f8
trap_vector=0x8
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:30:10 2016

num_ifetches = 78300000
PC=0x50001874
nPC=0x50001878
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:30:22 2016

num_ifetches = 78400000
PC=0xf004e91c
nPC=0xf004e920
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:30:34 2016

num_ifetches = 78500000
PC=0x500018a0
nPC=0x500018a4
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:30:45 2016

num_ifetches = 78600000
PC=0x5000189c
nPC=0x500018a0
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:30:57 2016

num_ifetches = 78700000
PC=0x5000190c
nPC=0x50001910
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:31:08 2016

num_ifetches = 78800000
PC=0x500018b8
nPC=0x500018bc
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:31:20 2016

num_ifetches = 78900000
PC=0x50003044
nPC=0x50003048
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d438

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d438, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5006471c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5006471c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5006471c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x38a, far=0x5007d438

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007d438, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac068

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac068, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:31:35 2016

num_ifetches = 79000000
PC=0xf0043a38
nPC=0xf0043a3c
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x9a730

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x9a730, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
DemuxMMUtoCaches: mae = 1 -> 1.

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50049cdc, data=0x0, cacheable=0x0, fsr=0x346
ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50049cdc to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50049cdc
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x50052f4c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x50052f4c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x50052f4c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x5002de00, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x5002de00 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x5002de00
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x4d404, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x4d404 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x4d404
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdb8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdb8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x500362f8, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x500362f8 to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x500362f8
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xceab8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xceab8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xac068

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xac068, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xcf000

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xcf000, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,

==============================================
Real time = Sat Aug  6 21:31:53 2016

num_ifetches = 79100000
PC=0xf00c0f8c
nPC=0xf00c0f90
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

MMU :mae:   sent response to ICACHE mae=0x1, addr=0x8d34c, data=0x0, cacheable=0x0, fsr=0x346DemuxMMUtoCaches: mae = 1 -> 1.

ICACHE: trapped: mae=0x1, instr_pair=0x0, mmu_fsr =0x346
CPU: wrote FSR=0x346, FAR=0x8d34c to MMU through DCACHEInfo:MMU: updated fsr=0x346, far=0x8d34c
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xb9648

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xb9648, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x9af20

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x9af20, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0xb9618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xb9618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007cdb8

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007cdb8, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:32:09 2016

num_ifetches = 79200000
PC=0x500643ec
nPC=0x500643f0
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd0128

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd0128, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd1178

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd1178, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x306, far=0x5007a620

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a620, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
Info:MMU: updated fsr=0x38a, far=0x5007a618

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007a618, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0xd2180

MMU :mae:  sent response to DCACHE mae=0x81, addr=0xd2180, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:32:30 2016

num_ifetches = 79300000
PC=0x5004c0f8
nPC=0x5004c0fc
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:32:50 2016

num_ifetches = 79400000
PC=0xf0008258
nPC=0xf000825c
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 15 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:33:07 2016

num_ifetches = 79500000
PC=0x5004c13c
nPC=0x5004c140
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:33:25 2016

num_ifetches = 79600000
PC=0x500426ac
nPC=0x50042498
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:33:42 2016

num_ifetches = 79700000
PC=0xf0086758
nPC=0xf008675c
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:34:00 2016

num_ifetches = 79800000
PC=0xf000405c
nPC=0xf000823c
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:34:18 2016

num_ifetches = 79900000
PC=0x5004c27c
nPC=0x5004c28c
trap_vector=0x0
==============================================
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:34:30 2016

num_ifetches = 80000000
PC=0xf004e46c
nPC=0xf004e470
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 16 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Info:MMU: updated fsr=0x386, far=0x5007b630

MMU :mae:  sent response to DCACHE mae=0x81, addr=0x5007b630, data=0x0, cacheable=0x0DemuxMMUtoCaches: mae = 1 -> 1.
Info:Dcache has moved to trapped state
Info:Dcache has moved to un-trapped state: is_thread_head=0x80.,
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
Welcome to Buildroot
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
buildroot login: ----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:34:44 2016

num_ifetches = 80100000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:34:53 2016

num_ifetches = 80200000
PC=0xf004c3b8
nPC=0xf004c3c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:35:02 2016

num_ifetches = 80300000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:35:10 2016

num_ifetches = 80400000
PC=0xf000a134
nPC=0xf000a138
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:35:19 2016

num_ifetches = 80500000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:35:27 2016

num_ifetches = 80600000
PC=0xf00cfbfc
nPC=0xf00cfc00
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:35:35 2016

num_ifetches = 80700000
PC=0xf004c3a8
nPC=0xf004c3ac
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:35:43 2016

num_ifetches = 80800000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:35:52 2016

num_ifetches = 80900000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:36:01 2016

num_ifetches = 81000000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:36:09 2016

num_ifetches = 81100000
PC=0xf00cfc10
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:36:18 2016

num_ifetches = 81200000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:36:26 2016

num_ifetches = 81300000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:36:35 2016

num_ifetches = 81400000
PC=0xf004c5e4
nPC=0xf004c5e8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:36:44 2016

num_ifetches = 81500000
PC=0xf000a134
nPC=0xf000a138
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:36:52 2016

num_ifetches = 81600000
PC=0xf00cfbe4
nPC=0xf00cfbe8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:37:01 2016

num_ifetches = 81700000
PC=0xf0008288
nPC=0xf000828c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:37:09 2016

num_ifetches = 81800000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:37:18 2016

num_ifetches = 81900000
PC=0xf0043e90
nPC=0xf00cfbd0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:37:27 2016

num_ifetches = 82000000
PC=0xf004c39c
nPC=0xf004c3a0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:37:36 2016

num_ifetches = 82100000
PC=0xf0043e24
nPC=0xf0043e64
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:37:45 2016

num_ifetches = 82200000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:37:54 2016

num_ifetches = 82300000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:38:03 2016

num_ifetches = 82400000
PC=0xf004c5d4
nPC=0xf004c5d8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:38:12 2016

num_ifetches = 82500000
PC=0xf004c510
nPC=0xf004c51c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:38:20 2016

num_ifetches = 82600000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:38:28 2016

num_ifetches = 82700000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:38:36 2016

num_ifetches = 82800000
PC=0xf000a13c
nPC=0xf000a140
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:38:44 2016

num_ifetches = 82900000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:38:53 2016

num_ifetches = 83000000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:39:01 2016

num_ifetches = 83100000
PC=0xf004c448
nPC=0xf004c44c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:39:09 2016

num_ifetches = 83200000
PC=0xf004c4a0
nPC=0xf004c4a4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:39:17 2016

num_ifetches = 83300000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:39:26 2016

num_ifetches = 83400000
PC=0xf00cfbf8
nPC=0xf00cfbfc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:39:34 2016

num_ifetches = 83500000
PC=0xf004c41c
nPC=0xf004c420
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:39:42 2016

num_ifetches = 83600000
PC=0xf00093dc
nPC=0xf0043e10
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:39:51 2016

num_ifetches = 83700000
PC=0xf0039e68
nPC=0xf0039e6c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:39:59 2016

num_ifetches = 83800000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:40:08 2016

num_ifetches = 83900000
PC=0xf00093dc
nPC=0xf004c5c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:40:16 2016

num_ifetches = 84000000
PC=0xf004c49c
nPC=0xf004c4a0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:40:25 2016

num_ifetches = 84100000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:40:34 2016

num_ifetches = 84200000
PC=0xf0043ec4
nPC=0xf00cfbf8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:40:43 2016

num_ifetches = 84300000
PC=0xf004c418
nPC=0xf004c41c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:40:51 2016

num_ifetches = 84400000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:41:00 2016

num_ifetches = 84500000
PC=0xf0043eec
nPC=0xf0043ef0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:41:09 2016

num_ifetches = 84600000
PC=0xf004c5e4
nPC=0xf004c5e8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:41:17 2016

num_ifetches = 84700000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:41:26 2016

num_ifetches = 84800000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:41:34 2016

num_ifetches = 84900000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:41:43 2016

num_ifetches = 85000000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:41:52 2016

num_ifetches = 85100000
PC=0xf004c4cc
nPC=0xf004c4d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:42:00 2016

num_ifetches = 85200000
PC=0xf004c63c
nPC=0xf004c660
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:42:09 2016

num_ifetches = 85300000
PC=0xf004c530
nPC=0xf004c54c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:42:17 2016

num_ifetches = 85400000
PC=0xf004c574
nPC=0xf004c578
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:42:26 2016

num_ifetches = 85500000
PC=0xf0043eb4
nPC=0xf0043eb8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:42:34 2016

num_ifetches = 85600000
PC=0xf00093dc
nPC=0xf00cfbdc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:42:43 2016

num_ifetches = 85700000
PC=0xf004c458
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:42:52 2016

num_ifetches = 85800000
PC=0xf004c51c
nPC=0xf004c520
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:43:00 2016

num_ifetches = 85900000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:43:09 2016

num_ifetches = 86000000
PC=0xf0056ee4
nPC=0xf0056ee8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:43:18 2016

num_ifetches = 86100000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:43:26 2016

num_ifetches = 86200000
PC=0xf00093e0
nPC=0xf00093e4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:43:35 2016

num_ifetches = 86300000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:43:44 2016

num_ifetches = 86400000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:43:53 2016

num_ifetches = 86500000
PC=0xf004c5cc
nPC=0xf004c5d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:44:01 2016

num_ifetches = 86600000
PC=0xf004c508
nPC=0xf004c50c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:44:09 2016

num_ifetches = 86700000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:44:17 2016

num_ifetches = 86800000
PC=0xf0043e94
nPC=0xf0043e98
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:44:25 2016

num_ifetches = 86900000
PC=0xf004c574
nPC=0xf004c578
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:44:33 2016

num_ifetches = 87000000
PC=0xf0043eb4
nPC=0xf0043eb8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:44:42 2016

num_ifetches = 87100000
PC=0xf0043ec8
nPC=0xf0043ecc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:44:50 2016

num_ifetches = 87200000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:44:58 2016

num_ifetches = 87300000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:45:07 2016

num_ifetches = 87400000
PC=0xf002a1fc
nPC=0xf002a200
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:45:15 2016

num_ifetches = 87500000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:45:24 2016

num_ifetches = 87600000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:45:33 2016

num_ifetches = 87700000
PC=0xf004c41c
nPC=0xf004c420
trap_vector=0x0
==============================================
----------- MMU flushed TLB due to MMU-FLUSH-PROBE-WRITE ----------------- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
------ Mmu context-register = 1 --------------
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 
----- DCACHE FLUSHED DUE TO MMU CONTEXT-REG-WRITE  ---- 

==============================================
Real time = Sat Aug  6 21:45:43 2016

num_ifetches = 87800000
PC=0xf004c3b4
nPC=0xf004c3b8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:45:52 2016

num_ifetches = 87900000
PC=0xf0048220
nPC=0xf000968c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:46:00 2016

num_ifetches = 88000000
PC=0xf00093dc
nPC=0xf004c40c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:46:09 2016

num_ifetches = 88100000
PC=0xf004c4d0
nPC=0xf004c4d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:46:17 2016

num_ifetches = 88200000
PC=0xf004c4d8
nPC=0xf004c4dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:46:26 2016

num_ifetches = 88300000
PC=0xf00cfbf4
nPC=0xf0043e94
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:46:35 2016

num_ifetches = 88400000
PC=0xf0043e98
nPC=0xf0043e9c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:46:43 2016

num_ifetches = 88500000
PC=0xf0043ea0
nPC=0xf0043eb4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:46:52 2016

num_ifetches = 88600000
PC=0xf004c4d8
nPC=0xf004c4dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:47:01 2016

num_ifetches = 88700000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:47:09 2016

num_ifetches = 88800000
PC=0xf0043e10
nPC=0xf0043e14
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:47:18 2016

num_ifetches = 88900000
PC=0xf004c498
nPC=0xf004c49c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:47:27 2016

num_ifetches = 89000000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:47:35 2016

num_ifetches = 89100000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:47:43 2016

num_ifetches = 89200000
PC=0xf00cfbe4
nPC=0xf00cfbe8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:47:52 2016

num_ifetches = 89300000
PC=0xf00cfc14
nPC=0xf00cfc18
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:48:01 2016

num_ifetches = 89400000
PC=0xf004c488
nPC=0xf004c48c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:48:10 2016

num_ifetches = 89500000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:48:18 2016

num_ifetches = 89600000
PC=0xf004c610
nPC=0xf004c524
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:48:26 2016

num_ifetches = 89700000
PC=0xf0043e0c
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:48:35 2016

num_ifetches = 89800000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:48:44 2016

num_ifetches = 89900000
PC=0xf004c5c0
nPC=0xf004c5c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:48:53 2016

num_ifetches = 90000000
PC=0xf004c5c8
nPC=0xf004c5cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:49:01 2016

num_ifetches = 90100000
PC=0xf004c5d0
nPC=0xf004c5d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:49:09 2016

num_ifetches = 90200000
PC=0xf004c5d8
nPC=0xf004c5dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:49:18 2016

num_ifetches = 90300000
PC=0xf004c57c
nPC=0xf004c614
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:49:26 2016

num_ifetches = 90400000
PC=0xf00093fc
nPC=0xf0043ebc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:49:34 2016

num_ifetches = 90500000
PC=0xf00093e4
nPC=0xf00093e8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:49:43 2016

num_ifetches = 90600000
PC=0xf00406a0
nPC=0xf00406a4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:49:51 2016

num_ifetches = 90700000
PC=0xf0043e6c
nPC=0xf0043e70
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:50:00 2016

num_ifetches = 90800000
PC=0xf004c4dc
nPC=0xf004c500
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:50:10 2016

num_ifetches = 90900000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:50:18 2016

num_ifetches = 91000000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:50:27 2016

num_ifetches = 91100000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:50:35 2016

num_ifetches = 91200000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:50:44 2016

num_ifetches = 91300000
PC=0xf004c51c
nPC=0xf004c520
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:50:52 2016

num_ifetches = 91400000
PC=0xf0004054
nPC=0xf0004058
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:51:00 2016

num_ifetches = 91500000
PC=0xf00cfc10
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:51:08 2016

num_ifetches = 91600000
PC=0xf004e968
nPC=0xf004e96c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:51:16 2016

num_ifetches = 91700000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:51:24 2016

num_ifetches = 91800000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:51:33 2016

num_ifetches = 91900000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:51:42 2016

num_ifetches = 92000000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:51:51 2016

num_ifetches = 92100000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:51:59 2016

num_ifetches = 92200000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:52:08 2016

num_ifetches = 92300000
PC=0xf0009420
nPC=0xf0043e60
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:52:16 2016

num_ifetches = 92400000
PC=0xf0043e64
nPC=0xf0043ee4
trap_vector=0x8
==============================================

==============================================
Real time = Sat Aug  6 21:52:25 2016

num_ifetches = 92500000
PC=0xf0043ee8
nPC=0xf0043d9c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:52:34 2016

num_ifetches = 92600000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:52:43 2016

num_ifetches = 92700000
PC=0xf0043eb8
nPC=0xf000a130
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:52:52 2016

num_ifetches = 92800000
PC=0xf00093dc
nPC=0xf004c40c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:53:00 2016

num_ifetches = 92900000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:53:10 2016

num_ifetches = 93000000
PC=0xf0043e64
nPC=0xf0043e68
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:53:18 2016

num_ifetches = 93100000
PC=0xf0043e58
nPC=0xf0043e5c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:53:28 2016

num_ifetches = 93200000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:53:36 2016

num_ifetches = 93300000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:53:45 2016

num_ifetches = 93400000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:53:53 2016

num_ifetches = 93500000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:54:02 2016

num_ifetches = 93600000
PC=0xf00093dc
nPC=0xf00cfbdc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:54:11 2016

num_ifetches = 93700000
PC=0xf000828c
nPC=0xf0008290
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:54:20 2016

num_ifetches = 93800000
PC=0xf004c554
nPC=0xf004c558
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:54:29 2016

num_ifetches = 93900000
PC=0xf004c564
nPC=0xf004c568
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:54:37 2016

num_ifetches = 94000000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:54:46 2016

num_ifetches = 94100000
PC=0xf004c54c
nPC=0xf004c550
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:54:55 2016

num_ifetches = 94200000
PC=0xf004c554
nPC=0xf004c558
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:55:03 2016

num_ifetches = 94300000
PC=0xf0043e60
nPC=0xf0043e64
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:55:12 2016

num_ifetches = 94400000
PC=0xf003af98
nPC=0xf003af9c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:55:21 2016

num_ifetches = 94500000
PC=0xf004c454
nPC=0xf004c458
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:55:29 2016

num_ifetches = 94600000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:55:37 2016

num_ifetches = 94700000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:55:46 2016

num_ifetches = 94800000
PC=0xf004c5ec
nPC=0xf004c5f0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:55:55 2016

num_ifetches = 94900000
PC=0xf004c608
nPC=0xf004c60c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:56:03 2016

num_ifetches = 95000000
PC=0xf004c610
nPC=0xf004c524
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:56:11 2016

num_ifetches = 95100000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:56:19 2016

num_ifetches = 95200000
PC=0xf004c5ec
nPC=0xf004c5f0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:56:27 2016

num_ifetches = 95300000
PC=0xf004c608
nPC=0xf004c60c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:56:36 2016

num_ifetches = 95400000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:56:44 2016

num_ifetches = 95500000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:56:52 2016

num_ifetches = 95600000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:57:00 2016

num_ifetches = 95700000
PC=0xf004c454
nPC=0xf004c458
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:57:09 2016

num_ifetches = 95800000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:57:17 2016

num_ifetches = 95900000
PC=0xf004c404
nPC=0xf004c408
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:57:26 2016

num_ifetches = 96000000
PC=0xf004c5d0
nPC=0xf004c5d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:57:35 2016

num_ifetches = 96100000
PC=0xf004c574
nPC=0xf004c578
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:57:43 2016

num_ifetches = 96200000
PC=0xf00093f4
nPC=0xf00093f8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:57:52 2016

num_ifetches = 96300000
PC=0xf004c3a0
nPC=0xf004c3a4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:58:00 2016

num_ifetches = 96400000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:58:09 2016

num_ifetches = 96500000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:58:17 2016

num_ifetches = 96600000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:58:25 2016

num_ifetches = 96700000
PC=0xf004c56c
nPC=0xf004c570
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:58:34 2016

num_ifetches = 96800000
PC=0xf00093ec
nPC=0xf00093f0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:58:43 2016

num_ifetches = 96900000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:58:52 2016

num_ifetches = 97000000
PC=0xf0043e20
nPC=0xf0043e24
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:59:00 2016

num_ifetches = 97100000
PC=0xf004c4cc
nPC=0xf004c4d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:59:08 2016

num_ifetches = 97200000
PC=0xf0043d94
nPC=0xf0043d98
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:59:17 2016

num_ifetches = 97300000
PC=0xf004c4a0
nPC=0xf004c4a4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:59:25 2016

num_ifetches = 97400000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:59:34 2016

num_ifetches = 97500000
PC=0xf0043e10
nPC=0xf0043e14
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:59:42 2016

num_ifetches = 97600000
PC=0xf0043d94
nPC=0xf0043d98
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 21:59:51 2016

num_ifetches = 97700000
PC=0xf0043e18
nPC=0xf0043e1c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:00:01 2016

num_ifetches = 97800000
PC=0xf004c48c
nPC=0xf004c490
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:00:09 2016

num_ifetches = 97900000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:00:18 2016

num_ifetches = 98000000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:00:26 2016

num_ifetches = 98100000
PC=0xf0043ee8
nPC=0xf0043d9c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:00:35 2016

num_ifetches = 98200000
PC=0xf0043da0
nPC=0xf0043eec
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:00:43 2016

num_ifetches = 98300000
PC=0xf0043ef0
nPC=0xf0043ef4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:00:52 2016

num_ifetches = 98400000
PC=0xf004c568
nPC=0xf004c488
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:01:01 2016

num_ifetches = 98500000
PC=0xf004c3cc
nPC=0xf004c454
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:01:09 2016

num_ifetches = 98600000
PC=0xf004c458
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:01:18 2016

num_ifetches = 98700000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:01:27 2016

num_ifetches = 98800000
PC=0xf00093dc
nPC=0xf004c40c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:01:36 2016

num_ifetches = 98900000
PC=0xf0043e68
nPC=0xf0043e6c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:01:45 2016

num_ifetches = 99000000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:01:53 2016

num_ifetches = 99100000
PC=0xf00084fc
nPC=0xf0008500
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:02:02 2016

num_ifetches = 99200000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:02:10 2016

num_ifetches = 99300000
PC=0xf004c5dc
nPC=0xf004c5e0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:02:19 2016

num_ifetches = 99400000
PC=0xf004c5e4
nPC=0xf004c5e8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:02:28 2016

num_ifetches = 99500000
PC=0xf004c5ec
nPC=0xf004c5f0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:02:37 2016

num_ifetches = 99600000
PC=0xf004c608
nPC=0xf004c60c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:02:45 2016

num_ifetches = 99700000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:02:54 2016

num_ifetches = 99800000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:03:02 2016

num_ifetches = 99900000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:03:11 2016

num_ifetches = 100000000
PC=0xf004c574
nPC=0xf004c578
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:03:19 2016

num_ifetches = 100100000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:03:27 2016

num_ifetches = 100200000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:03:36 2016

num_ifetches = 100300000
PC=0xf004c5b4
nPC=0xf004c5b8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:03:44 2016

num_ifetches = 100400000
PC=0xf0043e94
nPC=0xf0043e98
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:03:52 2016

num_ifetches = 100500000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:04:01 2016

num_ifetches = 100600000
PC=0xf0043e18
nPC=0xf0043e1c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:04:09 2016

num_ifetches = 100700000
PC=0xf0043e20
nPC=0xf0043e24
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:04:17 2016

num_ifetches = 100800000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:04:26 2016

num_ifetches = 100900000
PC=0xf0009420
nPC=0xf00cfbec
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:04:35 2016

num_ifetches = 101000000
PC=0xf004c4a0
nPC=0xf004c4a4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:04:44 2016

num_ifetches = 101100000
PC=0xf0043e0c
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:04:52 2016

num_ifetches = 101200000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:05:01 2016

num_ifetches = 101300000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:05:09 2016

num_ifetches = 101400000
PC=0xf004c568
nPC=0xf004c488
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:05:17 2016

num_ifetches = 101500000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:05:25 2016

num_ifetches = 101600000
PC=0xf0009420
nPC=0xf0043e60
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:05:34 2016

num_ifetches = 101700000
PC=0xf0043e64
nPC=0xf0043ee4
trap_vector=0x8
==============================================

==============================================
Real time = Sat Aug  6 22:05:43 2016

num_ifetches = 101800000
PC=0xf004c5bc
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:05:52 2016

num_ifetches = 101900000
PC=0xf004c414
nPC=0xf004c418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:06:01 2016

num_ifetches = 102000000
PC=0xf004c524
nPC=0xf004c528
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:06:09 2016

num_ifetches = 102100000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:06:18 2016

num_ifetches = 102200000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:06:26 2016

num_ifetches = 102300000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:06:36 2016

num_ifetches = 102400000
PC=0xf00cfc00
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:06:44 2016

num_ifetches = 102500000
PC=0xf004c3cc
nPC=0xf004c454
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:06:53 2016

num_ifetches = 102600000
PC=0xf004c458
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:07:02 2016

num_ifetches = 102700000
PC=0xf00093f0
nPC=0xf00093f4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:07:11 2016

num_ifetches = 102800000
PC=0xf004c39c
nPC=0xf004c3a0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:07:20 2016

num_ifetches = 102900000
PC=0xf004c3a4
nPC=0xf004c3a8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:07:29 2016

num_ifetches = 103000000
PC=0xf00093dc
nPC=0xf004c5c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:07:37 2016

num_ifetches = 103100000
PC=0xf004c5c4
nPC=0xf004c5c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:07:46 2016

num_ifetches = 103200000
PC=0xf0043e84
nPC=0xf004c5b4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:07:55 2016

num_ifetches = 103300000
PC=0xf004c508
nPC=0xf004c50c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:08:04 2016

num_ifetches = 103400000
PC=0xf004c510
nPC=0xf004c51c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:08:12 2016

num_ifetches = 103500000
PC=0xf004c520
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:08:21 2016

num_ifetches = 103600000
PC=0xf0043e84
nPC=0xf004c5b4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:08:30 2016

num_ifetches = 103700000
PC=0xf004c508
nPC=0xf004c50c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:08:38 2016

num_ifetches = 103800000
PC=0xf004c510
nPC=0xf004c51c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:08:47 2016

num_ifetches = 103900000
PC=0xf003ae1c
nPC=0xf003ae20
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:08:56 2016

num_ifetches = 104000000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:09:04 2016

num_ifetches = 104100000
PC=0xf0043ecc
nPC=0xf0043ed0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:09:13 2016

num_ifetches = 104200000
PC=0xf0043ed4
nPC=0xf0043e58
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:09:21 2016

num_ifetches = 104300000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:09:29 2016

num_ifetches = 104400000
PC=0xf00cfc1c
nPC=0xf0043ec8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:09:38 2016

num_ifetches = 104500000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:09:46 2016

num_ifetches = 104600000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:09:55 2016

num_ifetches = 104700000
PC=0xf00cfc18
nPC=0xf00cfc1c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:10:03 2016

num_ifetches = 104800000
PC=0xf0043ee8
nPC=0xf0043d9c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:10:12 2016

num_ifetches = 104900000
PC=0xf00086c0
nPC=0xf00086c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:10:20 2016

num_ifetches = 105000000
PC=0xf0043e9c
nPC=0xf0043ea0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:10:29 2016

num_ifetches = 105100000
PC=0xf0043eb4
nPC=0xf0043eb8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:10:38 2016

num_ifetches = 105200000
PC=0xf000a130
nPC=0xf000a134
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:10:47 2016

num_ifetches = 105300000
PC=0xf004c504
nPC=0xf004c508
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:10:56 2016

num_ifetches = 105400000
PC=0xf0043e64
nPC=0xf0043e68
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:11:04 2016

num_ifetches = 105500000
PC=0xf004c4d4
nPC=0xf004c4d8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:11:13 2016

num_ifetches = 105600000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:11:22 2016

num_ifetches = 105700000
PC=0xf00093dc
nPC=0xf0043e10
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:11:30 2016

num_ifetches = 105800000
PC=0xf004c494
nPC=0xf004c498
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:11:39 2016

num_ifetches = 105900000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:11:47 2016

num_ifetches = 106000000
PC=0xf0043ec8
nPC=0xf0043ecc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:11:56 2016

num_ifetches = 106100000
PC=0xf0043ed0
nPC=0xf0043ed4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:12:05 2016

num_ifetches = 106200000
PC=0xf00cfbe8
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:12:13 2016

num_ifetches = 106300000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:12:22 2016

num_ifetches = 106400000
PC=0xf00093dc
nPC=0xf00cfc04
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:12:31 2016

num_ifetches = 106500000
PC=0xf004c5f0
nPC=0xf004c608
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:12:40 2016

num_ifetches = 106600000
PC=0xf004c5d8
nPC=0xf004c5dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:12:48 2016

num_ifetches = 106700000
PC=0xf004c5c0
nPC=0xf004c5c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:12:57 2016

num_ifetches = 106800000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:13:05 2016

num_ifetches = 106900000
PC=0xf004c56c
nPC=0xf004c570
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:13:13 2016

num_ifetches = 107000000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:13:22 2016

num_ifetches = 107100000
PC=0xf004c5c0
nPC=0xf004c5c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:13:31 2016

num_ifetches = 107200000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:13:40 2016

num_ifetches = 107300000
PC=0xf004c504
nPC=0xf004c508
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:13:48 2016

num_ifetches = 107400000
PC=0xf0043e9c
nPC=0xf0043ea0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:13:57 2016

num_ifetches = 107500000
PC=0xf0043eb4
nPC=0xf0043eb8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:14:06 2016

num_ifetches = 107600000
PC=0xf004c4dc
nPC=0xf004c500
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:14:15 2016

num_ifetches = 107700000
PC=0xf004c4a8
nPC=0xf004c4c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:14:24 2016

num_ifetches = 107800000
PC=0xf004c3b4
nPC=0xf004c3b8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:14:33 2016

num_ifetches = 107900000
PC=0xf00093f8
nPC=0xf00093fc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:14:42 2016

num_ifetches = 108000000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:14:50 2016

num_ifetches = 108100000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:14:59 2016

num_ifetches = 108200000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:15:07 2016

num_ifetches = 108300000
PC=0xf0009420
nPC=0xf00cfc14
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:15:16 2016

num_ifetches = 108400000
PC=0xf003ade0
nPC=0xf003ade4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:15:26 2016

num_ifetches = 108500000
PC=0xf004c5f0
nPC=0xf004c608
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:15:34 2016

num_ifetches = 108600000
PC=0xf004c60c
nPC=0xf004c610
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:15:43 2016

num_ifetches = 108700000
PC=0xf00cfc00
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:15:52 2016

num_ifetches = 108800000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:16:00 2016

num_ifetches = 108900000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:16:09 2016

num_ifetches = 109000000
PC=0xf0023d60
nPC=0xf0023d64
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:16:18 2016

num_ifetches = 109100000
PC=0xf004c51c
nPC=0xf004c520
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:16:27 2016

num_ifetches = 109200000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:16:36 2016

num_ifetches = 109300000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:16:44 2016

num_ifetches = 109400000
PC=0xf004c5bc
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:16:53 2016

num_ifetches = 109500000
PC=0xf0043eb4
nPC=0xf0043eb8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:17:02 2016

num_ifetches = 109600000
PC=0xf00c0c58
nPC=0xf00c0c5c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:17:11 2016

num_ifetches = 109700000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:17:19 2016

num_ifetches = 109800000
PC=0xf004c494
nPC=0xf004c498
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:17:27 2016

num_ifetches = 109900000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:17:36 2016

num_ifetches = 110000000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:17:45 2016

num_ifetches = 110100000
PC=0xf00093dc
nPC=0xf0043e10
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:17:53 2016

num_ifetches = 110200000
PC=0xf0043e14
nPC=0xf0043d94
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:18:02 2016

num_ifetches = 110300000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:18:11 2016

num_ifetches = 110400000
PC=0xf00cfbd4
nPC=0xf00cfbd8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:18:20 2016

num_ifetches = 110500000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:18:28 2016

num_ifetches = 110600000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:18:37 2016

num_ifetches = 110700000
PC=0xf004c554
nPC=0xf004c558
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:18:45 2016

num_ifetches = 110800000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:18:54 2016

num_ifetches = 110900000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:19:03 2016

num_ifetches = 111000000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:19:11 2016

num_ifetches = 111100000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:19:19 2016

num_ifetches = 111200000
PC=0xf0053e64
nPC=0xf0053e68
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:19:28 2016

num_ifetches = 111300000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:19:37 2016

num_ifetches = 111400000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:19:45 2016

num_ifetches = 111500000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:19:54 2016

num_ifetches = 111600000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:20:02 2016

num_ifetches = 111700000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:20:10 2016

num_ifetches = 111800000
PC=0xf0009420
nPC=0xf00cfc14
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:20:18 2016

num_ifetches = 111900000
PC=0xf0043ef8
nPC=0xf0043e08
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:20:26 2016

num_ifetches = 112000000
PC=0xf004c48c
nPC=0xf004c490
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:20:35 2016

num_ifetches = 112100000
PC=0xf0043da0
nPC=0xf0043eec
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:20:43 2016

num_ifetches = 112200000
PC=0xf0043ef0
nPC=0xf0043ef4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:20:52 2016

num_ifetches = 112300000
PC=0xf004c568
nPC=0xf004c488
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:21:00 2016

num_ifetches = 112400000
PC=0xf004c48c
nPC=0xf004c490
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:21:08 2016

num_ifetches = 112500000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:21:17 2016

num_ifetches = 112600000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:21:25 2016

num_ifetches = 112700000
PC=0xf0048914
nPC=0xf0048918
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:21:34 2016

num_ifetches = 112800000
PC=0xf0043d9c
nPC=0xf0043da0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:21:42 2016

num_ifetches = 112900000
PC=0xf004c554
nPC=0xf004c558
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:21:50 2016

num_ifetches = 113000000
PC=0xf0043e60
nPC=0xf0043e64
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:21:58 2016

num_ifetches = 113100000
PC=0xf00093dc
nPC=0xf00cfc04
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:22:06 2016

num_ifetches = 113200000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:22:15 2016

num_ifetches = 113300000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:22:23 2016

num_ifetches = 113400000
PC=0xf004c5e0
nPC=0xf004c5e4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:22:31 2016

num_ifetches = 113500000
PC=0xf00093fc
nPC=0xf0043ebc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:22:40 2016

num_ifetches = 113600000
PC=0xf004c3a8
nPC=0xf004c3ac
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:22:48 2016

num_ifetches = 113700000
PC=0xf004c5c0
nPC=0xf004c5c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:22:56 2016

num_ifetches = 113800000
PC=0xf004c5c8
nPC=0xf004c5cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:23:05 2016

num_ifetches = 113900000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:23:14 2016

num_ifetches = 114000000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:23:22 2016

num_ifetches = 114100000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:23:31 2016

num_ifetches = 114200000
PC=0xf0043e20
nPC=0xf0043e24
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:23:39 2016

num_ifetches = 114300000
PC=0xf0009648
nPC=0xf000964c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:23:48 2016

num_ifetches = 114400000
PC=0xf0043ef0
nPC=0xf0043ef4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:23:59 2016

num_ifetches = 114500000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:24:08 2016

num_ifetches = 114600000
PC=0xf00093f4
nPC=0xf00093f8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:24:16 2016

num_ifetches = 114700000
PC=0xf00093dc
nPC=0xf00cfbdc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:24:24 2016

num_ifetches = 114800000
PC=0xf00cfbe0
nPC=0xf00cfbe4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:24:33 2016

num_ifetches = 114900000
PC=0xf00cfbe8
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:24:41 2016

num_ifetches = 115000000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:24:49 2016

num_ifetches = 115100000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:24:58 2016

num_ifetches = 115200000
PC=0xf004c530
nPC=0xf004c54c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:25:07 2016

num_ifetches = 115300000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:25:16 2016

num_ifetches = 115400000
PC=0xf0009420
nPC=0xf0043e60
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:25:25 2016

num_ifetches = 115500000
PC=0xf004c5c8
nPC=0xf004c5cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:25:33 2016

num_ifetches = 115600000
PC=0xf004c56c
nPC=0xf004c570
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:25:42 2016

num_ifetches = 115700000
PC=0xf004c574
nPC=0xf004c578
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:25:51 2016

num_ifetches = 115800000
PC=0xf004c57c
nPC=0xf004c614
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:25:59 2016

num_ifetches = 115900000
PC=0xf004c618
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:26:08 2016

num_ifetches = 116000000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:26:17 2016

num_ifetches = 116100000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:26:26 2016

num_ifetches = 116200000
PC=0xf004c5c4
nPC=0xf004c5c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:26:35 2016

num_ifetches = 116300000
PC=0xf004c56c
nPC=0xf004c570
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:26:44 2016

num_ifetches = 116400000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:26:52 2016

num_ifetches = 116500000
PC=0xf004c5c0
nPC=0xf004c5c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:27:01 2016

num_ifetches = 116600000
PC=0xf0043e90
nPC=0xf00cfbd0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:27:10 2016

num_ifetches = 116700000
PC=0xf004c524
nPC=0xf004c528
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:27:19 2016

num_ifetches = 116800000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:27:27 2016

num_ifetches = 116900000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:27:36 2016

num_ifetches = 117000000
PC=0xf00cfbd0
nPC=0xf00cfbd4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:27:44 2016

num_ifetches = 117100000
PC=0xf00cfc04
nPC=0xf00cfc08
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:27:53 2016

num_ifetches = 117200000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:28:02 2016

num_ifetches = 117300000
PC=0xf004c610
nPC=0xf004c524
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:28:11 2016

num_ifetches = 117400000
PC=0xf00093f4
nPC=0xf00093f8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:28:19 2016

num_ifetches = 117500000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:28:28 2016

num_ifetches = 117600000
PC=0xf004c420
nPC=0xf004c424
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:28:37 2016

num_ifetches = 117700000
PC=0xf004c5b8
nPC=0xf004c5bc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:28:46 2016

num_ifetches = 117800000
PC=0xf004c410
nPC=0xf004c414
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:28:54 2016

num_ifetches = 117900000
PC=0xf004c418
nPC=0xf004c41c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:29:03 2016

num_ifetches = 118000000
PC=0xf0043e84
nPC=0xf004c5b4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:29:13 2016

num_ifetches = 118100000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:29:21 2016

num_ifetches = 118200000
PC=0xf0043ed4
nPC=0xf0043e58
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:29:30 2016

num_ifetches = 118300000
PC=0xf0043e5c
nPC=0xf004c400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:29:39 2016

num_ifetches = 118400000
PC=0xf004c404
nPC=0xf004c408
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:29:48 2016

num_ifetches = 118500000
PC=0xf0043e10
nPC=0xf0043e14
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:29:56 2016

num_ifetches = 118600000
PC=0xf000824c
nPC=0xf0008250
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:30:05 2016

num_ifetches = 118700000
PC=0xf0009420
nPC=0xf0043e60
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:30:14 2016

num_ifetches = 118800000
PC=0xf0043e64
nPC=0xf0043ee4
trap_vector=0x8
==============================================

==============================================
Real time = Sat Aug  6 22:30:22 2016

num_ifetches = 118900000
PC=0xf0043ee8
nPC=0xf0043d9c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:30:31 2016

num_ifetches = 119000000
PC=0xf00cfc0c
nPC=0xf00cfc10
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:30:39 2016

num_ifetches = 119100000
PC=0xf0009420
nPC=0xf0043e60
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:30:48 2016

num_ifetches = 119200000
PC=0xf0043e64
nPC=0xf0043ee4
trap_vector=0x8
==============================================

==============================================
Real time = Sat Aug  6 22:30:56 2016

num_ifetches = 119300000
PC=0xf0009420
nPC=0xf0043e88
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:31:05 2016

num_ifetches = 119400000
PC=0xf004c5d8
nPC=0xf004c5dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:31:14 2016

num_ifetches = 119500000
PC=0xf004c5e0
nPC=0xf004c5e4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:31:23 2016

num_ifetches = 119600000
PC=0xf004c618
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:31:32 2016

num_ifetches = 119700000
PC=0xf0043ec0
nPC=0xf0043ec4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:31:40 2016

num_ifetches = 119800000
PC=0xf0009420
nPC=0xf0043e88
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:31:49 2016

num_ifetches = 119900000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:31:58 2016

num_ifetches = 120000000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:32:07 2016

num_ifetches = 120100000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:32:15 2016

num_ifetches = 120200000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:32:24 2016

num_ifetches = 120300000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:32:33 2016

num_ifetches = 120400000
PC=0xf00cfc14
nPC=0xf00cfc18
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:32:42 2016

num_ifetches = 120500000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:32:51 2016

num_ifetches = 120600000
PC=0xf004c530
nPC=0xf004c54c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:32:59 2016

num_ifetches = 120700000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:33:08 2016

num_ifetches = 120800000
PC=0xf0009420
nPC=0xf0043e60
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:33:17 2016

num_ifetches = 120900000
PC=0xf0043e64
nPC=0xf0043ee4
trap_vector=0x8
==============================================

==============================================
Real time = Sat Aug  6 22:33:25 2016

num_ifetches = 121000000
PC=0xf0043ee8
nPC=0xf0043d9c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:33:33 2016

num_ifetches = 121100000
PC=0xf0043da0
nPC=0xf0043eec
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:33:42 2016

num_ifetches = 121200000
PC=0xf0009420
nPC=0xf0043e60
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:33:51 2016

num_ifetches = 121300000
PC=0xf00cfc00
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:34:00 2016

num_ifetches = 121400000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:34:09 2016

num_ifetches = 121500000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:34:19 2016

num_ifetches = 121600000
PC=0xf004c5d8
nPC=0xf004c5dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:34:28 2016

num_ifetches = 121700000
PC=0xf004a104
nPC=0xf004a108
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:34:37 2016

num_ifetches = 121800000
PC=0xf0043e80
nPC=0xf0043e84
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:34:45 2016

num_ifetches = 121900000
PC=0xf004c504
nPC=0xf004c508
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:34:54 2016

num_ifetches = 122000000
PC=0xf0043e9c
nPC=0xf0043ea0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:35:03 2016

num_ifetches = 122100000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:35:12 2016

num_ifetches = 122200000
PC=0xf00093dc
nPC=0xf00cfbdc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:35:21 2016

num_ifetches = 122300000
PC=0xf00cfbe0
nPC=0xf00cfbe4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:35:31 2016

num_ifetches = 122400000
PC=0xf00cfbe8
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:35:39 2016

num_ifetches = 122500000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:35:48 2016

num_ifetches = 122600000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:35:57 2016

num_ifetches = 122700000
PC=0xf000a13c
nPC=0xf000a140
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:36:07 2016

num_ifetches = 122800000
PC=0xf000a144
nPC=0xf000a150
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:36:16 2016

num_ifetches = 122900000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:36:26 2016

num_ifetches = 123000000
PC=0xf0009420
nPC=0xf0043e88
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:36:35 2016

num_ifetches = 123100000
PC=0xf0043e8c
nPC=0xf0043e90
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:36:43 2016

num_ifetches = 123200000
PC=0xf00cfbd0
nPC=0xf00cfbd4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:36:53 2016

num_ifetches = 123300000
PC=0xf00cfbd8
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:37:02 2016

num_ifetches = 123400000
PC=0xf00405ec
nPC=0xf00405b4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:37:10 2016

num_ifetches = 123500000
PC=0xf0043ec0
nPC=0xf0043ec4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:37:19 2016

num_ifetches = 123600000
PC=0xf00cfbf8
nPC=0xf00cfbfc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:37:27 2016

num_ifetches = 123700000
PC=0xf004c57c
nPC=0xf004c614
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:37:36 2016

num_ifetches = 123800000
PC=0xf004c618
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:37:45 2016

num_ifetches = 123900000
PC=0xf004c5d0
nPC=0xf004c5d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:37:53 2016

num_ifetches = 124000000
PC=0xf00093ec
nPC=0xf00093f0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:38:02 2016

num_ifetches = 124100000
PC=0xf004e8f0
nPC=0xf004e8f4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:38:11 2016

num_ifetches = 124200000
PC=0xf000a130
nPC=0xf000a134
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:38:19 2016

num_ifetches = 124300000
PC=0xf000a138
nPC=0xf000a13c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:38:28 2016

num_ifetches = 124400000
PC=0xf004c50c
nPC=0xf004c510
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:38:36 2016

num_ifetches = 124500000
PC=0xf004c51c
nPC=0xf004c520
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:38:45 2016

num_ifetches = 124600000
PC=0xf0043e80
nPC=0xf0043e84
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:38:53 2016

num_ifetches = 124700000
PC=0xf004c5b4
nPC=0xf004c5b8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:39:02 2016

num_ifetches = 124800000
PC=0xf004c50c
nPC=0xf004c510
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:39:11 2016

num_ifetches = 124900000
PC=0xf004c51c
nPC=0xf004c520
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:39:19 2016

num_ifetches = 125000000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:39:27 2016

num_ifetches = 125100000
PC=0xf004c5b4
nPC=0xf004c5b8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:39:36 2016

num_ifetches = 125200000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:39:45 2016

num_ifetches = 125300000
PC=0xf0043e58
nPC=0xf0043e5c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:39:54 2016

num_ifetches = 125400000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:40:03 2016

num_ifetches = 125500000
PC=0xf0043ec8
nPC=0xf0043ecc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:40:11 2016

num_ifetches = 125600000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:40:21 2016

num_ifetches = 125700000
PC=0xf0043eb8
nPC=0xf000a130
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:40:30 2016

num_ifetches = 125800000
PC=0xf004c500
nPC=0xf004c504
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:40:38 2016

num_ifetches = 125900000
PC=0xf004c54c
nPC=0xf004c550
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:40:47 2016

num_ifetches = 126000000
PC=0xf004c554
nPC=0xf004c558
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:40:55 2016

num_ifetches = 126100000
PC=0xf004c564
nPC=0xf004c568
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:41:04 2016

num_ifetches = 126200000
PC=0xf0043ee4
nPC=0xf0043ee8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:41:12 2016

num_ifetches = 126300000
PC=0xf0043d9c
nPC=0xf0043da0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:41:21 2016

num_ifetches = 126400000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:41:30 2016

num_ifetches = 126500000
PC=0xf004c5dc
nPC=0xf004c5e0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:41:39 2016

num_ifetches = 126600000
PC=0xf004c5c4
nPC=0xf004c5c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:41:47 2016

num_ifetches = 126700000
PC=0xf0009420
nPC=0xf004c56c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:41:56 2016

num_ifetches = 126800000
PC=0xf004c570
nPC=0xf004c574
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:42:05 2016

num_ifetches = 126900000
PC=0xf004c578
nPC=0xf004c57c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:42:14 2016

num_ifetches = 127000000
PC=0xf00084f0
nPC=0xf00084f4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:42:22 2016

num_ifetches = 127100000
PC=0xf004c420
nPC=0xf004c424
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:42:31 2016

num_ifetches = 127200000
PC=0xf004c428
nPC=0xf004c444
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:42:40 2016

num_ifetches = 127300000
PC=0xf004c448
nPC=0xf004c44c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:42:48 2016

num_ifetches = 127400000
PC=0xf004c418
nPC=0xf004c41c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:42:57 2016

num_ifetches = 127500000
PC=0xf004c420
nPC=0xf004c424
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:43:05 2016

num_ifetches = 127600000
PC=0xf00093dc
nPC=0xf004c40c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:43:14 2016

num_ifetches = 127700000
PC=0xf004c410
nPC=0xf004c414
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:43:22 2016

num_ifetches = 127800000
PC=0xf0048828
nPC=0xf004882c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:43:31 2016

num_ifetches = 127900000
PC=0xf00cfc14
nPC=0xf00cfc18
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:43:40 2016

num_ifetches = 128000000
PC=0xf00cfc1c
nPC=0xf0043ec8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:43:49 2016

num_ifetches = 128100000
PC=0xf0043e80
nPC=0xf0043e84
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:43:57 2016

num_ifetches = 128200000
PC=0xf004c5b4
nPC=0xf004c5b8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:44:06 2016

num_ifetches = 128300000
PC=0xf004c5bc
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:44:14 2016

num_ifetches = 128400000
PC=0xf004c414
nPC=0xf004c418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:44:23 2016

num_ifetches = 128500000
PC=0xf0043eb4
nPC=0xf0043eb8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:44:31 2016

num_ifetches = 128600000
PC=0xf004c3d0
nPC=0xf004c3d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:44:40 2016

num_ifetches = 128700000
PC=0xf00cfbfc
nPC=0xf00cfc00
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:44:49 2016

num_ifetches = 128800000
PC=0xf004c614
nPC=0xf004c618
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:44:57 2016

num_ifetches = 128900000
PC=0xf004c4a4
nPC=0xf004c4a8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:45:05 2016

num_ifetches = 129000000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:45:13 2016

num_ifetches = 129100000
PC=0xf0043e58
nPC=0xf0043e5c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:45:21 2016

num_ifetches = 129200000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:45:30 2016

num_ifetches = 129300000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:45:39 2016

num_ifetches = 129400000
PC=0xf004c494
nPC=0xf004c498
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:45:47 2016

num_ifetches = 129500000
PC=0xf004c49c
nPC=0xf004c4a0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:45:55 2016

num_ifetches = 129600000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:46:04 2016

num_ifetches = 129700000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:46:12 2016

num_ifetches = 129800000
PC=0xf0043e58
nPC=0xf0043e5c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:46:21 2016

num_ifetches = 129900000
PC=0xf004c400
nPC=0xf004c404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:46:29 2016

num_ifetches = 130000000
PC=0xf00cfbdc
nPC=0xf00cfbe0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:46:38 2016

num_ifetches = 130100000
PC=0xf00cfbe4
nPC=0xf00cfbe8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:46:46 2016

num_ifetches = 130200000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:46:55 2016

num_ifetches = 130300000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:47:04 2016

num_ifetches = 130400000
PC=0xf00cfbdc
nPC=0xf00cfbe0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:47:13 2016

num_ifetches = 130500000
PC=0xf00cfbe4
nPC=0xf00cfbe8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:47:21 2016

num_ifetches = 130600000
PC=0xf00cfc14
nPC=0xf00cfc18
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:47:30 2016

num_ifetches = 130700000
PC=0xf0043e08
nPC=0xf0043e0c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:47:38 2016

num_ifetches = 130800000
PC=0xf004c490
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:47:46 2016

num_ifetches = 130900000
PC=0xf004c610
nPC=0xf004c524
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:47:55 2016

num_ifetches = 131000000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:48:03 2016

num_ifetches = 131100000
PC=0xf0009420
nPC=0xf0043e88
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:48:12 2016

num_ifetches = 131200000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:48:20 2016

num_ifetches = 131300000
PC=0xf004c5dc
nPC=0xf004c5e0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:48:28 2016

num_ifetches = 131400000
PC=0xf004c3b4
nPC=0xf004c3b8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:48:37 2016

num_ifetches = 131500000
PC=0xf004c3c8
nPC=0xf004c3cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:48:45 2016

num_ifetches = 131600000
PC=0xf004c454
nPC=0xf004c458
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:48:53 2016

num_ifetches = 131700000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:49:02 2016

num_ifetches = 131800000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:49:10 2016

num_ifetches = 131900000
PC=0xf0043e64
nPC=0xf0043e68
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:49:19 2016

num_ifetches = 132000000
PC=0xf0043e8c
nPC=0xf0043e90
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:49:28 2016

num_ifetches = 132100000
PC=0xf004c57c
nPC=0xf004c614
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:49:36 2016

num_ifetches = 132200000
PC=0xf004c618
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:49:45 2016

num_ifetches = 132300000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:49:54 2016

num_ifetches = 132400000
PC=0xf00cfbf8
nPC=0xf00cfbfc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:50:02 2016

num_ifetches = 132500000
PC=0xf00cfc00
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:50:10 2016

num_ifetches = 132600000
PC=0xf00093fc
nPC=0xf0043ebc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:50:19 2016

num_ifetches = 132700000
PC=0xf00093e4
nPC=0xf00093e8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:50:27 2016

num_ifetches = 132800000
PC=0xf00093ec
nPC=0xf00093f0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:50:35 2016

num_ifetches = 132900000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:50:44 2016

num_ifetches = 133000000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:50:52 2016

num_ifetches = 133100000
PC=0xf0043eb8
nPC=0xf000a130
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:51:01 2016

num_ifetches = 133200000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:51:10 2016

num_ifetches = 133300000
PC=0xf0043ed4
nPC=0xf0043e58
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:51:18 2016

num_ifetches = 133400000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:51:26 2016

num_ifetches = 133500000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:51:34 2016

num_ifetches = 133600000
PC=0xf0043e10
nPC=0xf0043e14
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:51:43 2016

num_ifetches = 133700000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:51:51 2016

num_ifetches = 133800000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:52:00 2016

num_ifetches = 133900000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:52:08 2016

num_ifetches = 134000000
PC=0xf004c490
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:52:17 2016

num_ifetches = 134100000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:52:25 2016

num_ifetches = 134200000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:52:33 2016

num_ifetches = 134300000
PC=0xf00cfbdc
nPC=0xf00cfbe0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:52:42 2016

num_ifetches = 134400000
PC=0xf0043eec
nPC=0xf0043ef0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:52:50 2016

num_ifetches = 134500000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:52:59 2016

num_ifetches = 134600000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:53:08 2016

num_ifetches = 134700000
PC=0xf004c5ec
nPC=0xf004c5f0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:53:17 2016

num_ifetches = 134800000
PC=0xf0043e6c
nPC=0xf0043e70
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:53:25 2016

num_ifetches = 134900000
PC=0xf0043e18
nPC=0xf0043e1c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:53:33 2016

num_ifetches = 135000000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:53:42 2016

num_ifetches = 135100000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:53:51 2016

num_ifetches = 135200000
PC=0xf003ae28
nPC=0xf003af90
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:53:59 2016

num_ifetches = 135300000
PC=0xf00093f4
nPC=0xf00093f8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:54:07 2016

num_ifetches = 135400000
PC=0xf00093fc
nPC=0xf002a124
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:54:16 2016

num_ifetches = 135500000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:54:25 2016

num_ifetches = 135600000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:54:33 2016

num_ifetches = 135700000
PC=0xf00093dc
nPC=0xf00cfc04
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:54:42 2016

num_ifetches = 135800000
PC=0xf00cfc08
nPC=0xf00cfc0c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:54:50 2016

num_ifetches = 135900000
PC=0xf00cfc10
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:54:59 2016

num_ifetches = 136000000
PC=0xf004c60c
nPC=0xf004c610
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:55:08 2016

num_ifetches = 136100000
PC=0xf004c524
nPC=0xf004c528
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:55:17 2016

num_ifetches = 136200000
PC=0xf004c3c8
nPC=0xf004c3cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:55:26 2016

num_ifetches = 136300000
PC=0xf0043ebc
nPC=0xf0043ec0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:55:34 2016

num_ifetches = 136400000
PC=0xf00093e8
nPC=0xf00093ec
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:55:43 2016

num_ifetches = 136500000
PC=0xf00093f0
nPC=0xf00093f4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:55:51 2016

num_ifetches = 136600000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:56:00 2016

num_ifetches = 136700000
PC=0xf0009420
nPC=0xf004c56c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:56:08 2016

num_ifetches = 136800000
PC=0xf004c570
nPC=0xf004c574
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:56:17 2016

num_ifetches = 136900000
PC=0xf004c578
nPC=0xf004c57c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:56:26 2016

num_ifetches = 137000000
PC=0xf0043e70
nPC=0xf0043e80
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:56:34 2016

num_ifetches = 137100000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:56:43 2016

num_ifetches = 137200000
PC=0xf004c408
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:56:51 2016

num_ifetches = 137300000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:56:59 2016

num_ifetches = 137400000
PC=0xf0043e58
nPC=0xf0043e5c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:57:08 2016

num_ifetches = 137500000
PC=0xf00cfc18
nPC=0xf00cfc1c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:57:16 2016

num_ifetches = 137600000
PC=0xf0043ec8
nPC=0xf0043ecc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:57:25 2016

num_ifetches = 137700000
PC=0xf0043ed0
nPC=0xf0043ed4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:57:33 2016

num_ifetches = 137800000
PC=0xf0009420
nPC=0xf00cfc14
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:57:43 2016

num_ifetches = 137900000
PC=0xf000a134
nPC=0xf000a138
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:57:52 2016

num_ifetches = 138000000
PC=0xf004c490
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:58:00 2016

num_ifetches = 138100000
PC=0xf0043eec
nPC=0xf0043ef0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:58:09 2016

num_ifetches = 138200000
PC=0xf0043ef4
nPC=0xf0043ef8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:58:18 2016

num_ifetches = 138300000
PC=0xf004c488
nPC=0xf004c48c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:58:26 2016

num_ifetches = 138400000
PC=0xf00cfc10
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:58:36 2016

num_ifetches = 138500000
PC=0xf004c5dc
nPC=0xf004c5e0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:58:45 2016

num_ifetches = 138600000
PC=0xf004c5e4
nPC=0xf004c5e8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:58:54 2016

num_ifetches = 138700000
PC=0xf004c5ec
nPC=0xf004c5f0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:59:03 2016

num_ifetches = 138800000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:59:12 2016

num_ifetches = 138900000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:59:21 2016

num_ifetches = 139000000
PC=0xf000a154
nPC=0xf00093e0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:59:30 2016

num_ifetches = 139100000
PC=0xf004c428
nPC=0xf004c444
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:59:39 2016

num_ifetches = 139200000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:59:48 2016

num_ifetches = 139300000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 22:59:57 2016

num_ifetches = 139400000
PC=0xf0043e20
nPC=0xf0043e24
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:00:06 2016

num_ifetches = 139500000
PC=0xf0043e64
nPC=0xf0043e68
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:00:15 2016

num_ifetches = 139600000
PC=0xf0043e6c
nPC=0xf0043e70
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:00:23 2016

num_ifetches = 139700000
PC=0xf0043e80
nPC=0xf0043e84
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:00:32 2016

num_ifetches = 139800000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:00:40 2016

num_ifetches = 139900000
PC=0xf004c40c
nPC=0xf004c410
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:00:48 2016

num_ifetches = 140000000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:00:56 2016

num_ifetches = 140100000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:01:05 2016

num_ifetches = 140200000
PC=0xf004c3d0
nPC=0xf004c3d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:01:13 2016

num_ifetches = 140300000
PC=0xf0043e80
nPC=0xf0043e84
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:01:22 2016

num_ifetches = 140400000
PC=0xf004c5b4
nPC=0xf004c5b8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:01:30 2016

num_ifetches = 140500000
PC=0xf004c50c
nPC=0xf004c510
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:01:38 2016

num_ifetches = 140600000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:01:47 2016

num_ifetches = 140700000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:01:55 2016

num_ifetches = 140800000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:02:04 2016

num_ifetches = 140900000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:02:12 2016

num_ifetches = 141000000
PC=0xf0043ecc
nPC=0xf0043ed0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:02:21 2016

num_ifetches = 141100000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:02:29 2016

num_ifetches = 141200000
PC=0xf00cfc14
nPC=0xf00cfc18
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:02:38 2016

num_ifetches = 141300000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:02:47 2016

num_ifetches = 141400000
PC=0xf004c5ec
nPC=0xf004c5f0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:02:56 2016

num_ifetches = 141500000
PC=0xf004c454
nPC=0xf004c458
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:03:04 2016

num_ifetches = 141600000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:03:13 2016

num_ifetches = 141700000
PC=0xf004c5e4
nPC=0xf004c5e8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:03:22 2016

num_ifetches = 141800000
PC=0xf004c5cc
nPC=0xf004c5d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:03:30 2016

num_ifetches = 141900000
PC=0xf004c5d4
nPC=0xf004c5d8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:03:40 2016

num_ifetches = 142000000
PC=0xf0043ea0
nPC=0xf0043eb4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:03:48 2016

num_ifetches = 142100000
PC=0xf0043eb8
nPC=0xf000a130
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:03:57 2016

num_ifetches = 142200000
PC=0xf00093dc
nPC=0xf004c40c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:04:05 2016

num_ifetches = 142300000
PC=0xf0043e98
nPC=0xf0043e9c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:04:14 2016

num_ifetches = 142400000
PC=0xf0043ea0
nPC=0xf0043eb4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:04:23 2016

num_ifetches = 142500000
PC=0xf0043eb8
nPC=0xf000a130
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:04:32 2016

num_ifetches = 142600000
PC=0xf004c4a8
nPC=0xf004c4c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:04:41 2016

num_ifetches = 142700000
PC=0xf004c4cc
nPC=0xf004c4d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:04:49 2016

num_ifetches = 142800000
PC=0xf0009420
nPC=0xf00cfbec
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:04:58 2016

num_ifetches = 142900000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:05:07 2016

num_ifetches = 143000000
PC=0xf0043ecc
nPC=0xf0043ed0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:05:16 2016

num_ifetches = 143100000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:05:25 2016

num_ifetches = 143200000
PC=0xf0043e64
nPC=0xf0043ee4
trap_vector=0x8
==============================================

==============================================
Real time = Sat Aug  6 23:05:33 2016

num_ifetches = 143300000
PC=0xf0009420
nPC=0xf0043e88
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:05:42 2016

num_ifetches = 143400000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:05:50 2016

num_ifetches = 143500000
PC=0xf004c5dc
nPC=0xf004c5e0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:05:59 2016

num_ifetches = 143600000
PC=0xf004c5e4
nPC=0xf004c5e8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:06:08 2016

num_ifetches = 143700000
PC=0xf004c5ec
nPC=0xf004c5f0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:06:17 2016

num_ifetches = 143800000
PC=0xf0043e58
nPC=0xf0043e5c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:06:27 2016

num_ifetches = 143900000
PC=0xf004c400
nPC=0xf004c404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:06:35 2016

num_ifetches = 144000000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:06:44 2016

num_ifetches = 144100000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:06:54 2016

num_ifetches = 144200000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:07:03 2016

num_ifetches = 144300000
PC=0xf000a150
nPC=0xf000a154
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:07:12 2016

num_ifetches = 144400000
PC=0xf004c424
nPC=0xf004c428
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:07:20 2016

num_ifetches = 144500000
PC=0xf004c5bc
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:07:30 2016

num_ifetches = 144600000
PC=0xf0043e6c
nPC=0xf0043e70
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:07:39 2016

num_ifetches = 144700000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:07:47 2016

num_ifetches = 144800000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:07:56 2016

num_ifetches = 144900000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:08:06 2016

num_ifetches = 145000000
PC=0xf004c494
nPC=0xf004c498
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:08:15 2016

num_ifetches = 145100000
PC=0xf0043ef4
nPC=0xf0043ef8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:08:23 2016

num_ifetches = 145200000
PC=0xf0043e08
nPC=0xf0043e0c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:08:32 2016

num_ifetches = 145300000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:08:41 2016

num_ifetches = 145400000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:08:50 2016

num_ifetches = 145500000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:09:00 2016

num_ifetches = 145600000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:09:09 2016

num_ifetches = 145700000
PC=0xf004c5d4
nPC=0xf004c5d8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:09:17 2016

num_ifetches = 145800000
PC=0xf004c5dc
nPC=0xf004c5e0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:09:26 2016

num_ifetches = 145900000
PC=0xf004c5e4
nPC=0xf004c5e8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:09:35 2016

num_ifetches = 146000000
PC=0xf004c5cc
nPC=0xf004c5d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:09:43 2016

num_ifetches = 146100000
PC=0xf004c3a4
nPC=0xf004c3a8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:09:52 2016

num_ifetches = 146200000
PC=0xf000a13c
nPC=0xf000a140
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:10:01 2016

num_ifetches = 146300000
PC=0xf000a144
nPC=0xf000a150
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:10:10 2016

num_ifetches = 146400000
PC=0xf004c420
nPC=0xf004c424
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:10:18 2016

num_ifetches = 146500000
PC=0xf004c5b8
nPC=0xf004c5bc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:10:26 2016

num_ifetches = 146600000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:10:34 2016

num_ifetches = 146700000
PC=0xf0043e0c
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:10:43 2016

num_ifetches = 146800000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:10:51 2016

num_ifetches = 146900000
PC=0xf00093ec
nPC=0xf00093f0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:11:00 2016

num_ifetches = 147000000
PC=0xf00093f4
nPC=0xf00093f8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:11:09 2016

num_ifetches = 147100000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:11:17 2016

num_ifetches = 147200000
PC=0xf004c40c
nPC=0xf004c410
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:11:26 2016

num_ifetches = 147300000
PC=0xf004c414
nPC=0xf004c418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:11:34 2016

num_ifetches = 147400000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:11:43 2016

num_ifetches = 147500000
PC=0xf0043e20
nPC=0xf0043e24
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:11:52 2016

num_ifetches = 147600000
PC=0xf0043e64
nPC=0xf0043e68
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:12:00 2016

num_ifetches = 147700000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:12:09 2016

num_ifetches = 147800000
PC=0xf00f04c0
nPC=0xf00f04c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:12:18 2016

num_ifetches = 147900000
PC=0xf0043ef8
nPC=0xf0043e08
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:12:26 2016

num_ifetches = 148000000
PC=0xf0043e0c
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:12:35 2016

num_ifetches = 148100000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:12:44 2016

num_ifetches = 148200000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:12:53 2016

num_ifetches = 148300000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:13:02 2016

num_ifetches = 148400000
PC=0xf004c3cc
nPC=0xf004c454
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:13:11 2016

num_ifetches = 148500000
PC=0xf004c458
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:13:20 2016

num_ifetches = 148600000
PC=0xf004c5e0
nPC=0xf004c5e4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:13:29 2016

num_ifetches = 148700000
PC=0xf004c3b8
nPC=0xf004c3c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:13:38 2016

num_ifetches = 148800000
PC=0xf004c3cc
nPC=0xf004c454
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:13:46 2016

num_ifetches = 148900000
PC=0xf004c56c
nPC=0xf004c570
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:13:55 2016

num_ifetches = 149000000
PC=0xf004c5bc
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:14:04 2016

num_ifetches = 149100000
PC=0xf004c51c
nPC=0xf004c520
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:14:13 2016

num_ifetches = 149200000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:14:22 2016

num_ifetches = 149300000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:14:31 2016

num_ifetches = 149400000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:14:40 2016

num_ifetches = 149500000
PC=0xf00cfbec
nPC=0xf00cfbf0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:14:48 2016

num_ifetches = 149600000
PC=0xf004c4a4
nPC=0xf004c4a8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:14:57 2016

num_ifetches = 149700000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:15:07 2016

num_ifetches = 149800000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:15:16 2016

num_ifetches = 149900000
PC=0xf004c4a0
nPC=0xf004c4a4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:15:25 2016

num_ifetches = 150000000
PC=0xf0043ecc
nPC=0xf0043ed0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:15:34 2016

num_ifetches = 150100000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:15:43 2016

num_ifetches = 150200000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:15:51 2016

num_ifetches = 150300000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:16:00 2016

num_ifetches = 150400000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:16:10 2016

num_ifetches = 150500000
PC=0xf0009420
nPC=0xf0043e60
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:16:19 2016

num_ifetches = 150600000
PC=0xf0043e64
nPC=0xf0043ee4
trap_vector=0x8
==============================================

==============================================
Real time = Sat Aug  6 23:16:27 2016

num_ifetches = 150700000
PC=0xf0043ee8
nPC=0xf0043d9c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:16:36 2016

num_ifetches = 150800000
PC=0xf0053e30
nPC=0xf0053e34
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:16:46 2016

num_ifetches = 150900000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:16:55 2016

num_ifetches = 151000000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:17:04 2016

num_ifetches = 151100000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:17:13 2016

num_ifetches = 151200000
PC=0xf004c60c
nPC=0xf004c610
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:17:22 2016

num_ifetches = 151300000
PC=0xf00093f0
nPC=0xf00093f4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:17:31 2016

num_ifetches = 151400000
PC=0xf004c39c
nPC=0xf004c3a0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:17:40 2016

num_ifetches = 151500000
PC=0xf00cfbd8
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:17:49 2016

num_ifetches = 151600000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:17:58 2016

num_ifetches = 151700000
PC=0xf00cfbf8
nPC=0xf00cfbfc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:18:06 2016

num_ifetches = 151800000
PC=0xf00cfc00
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:18:15 2016

num_ifetches = 151900000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:18:23 2016

num_ifetches = 152000000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:18:32 2016

num_ifetches = 152100000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:18:41 2016

num_ifetches = 152200000
PC=0xf00cfc00
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:18:49 2016

num_ifetches = 152300000
PC=0xf004c618
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:18:58 2016

num_ifetches = 152400000
PC=0xf0043ec0
nPC=0xf0043ec4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:19:06 2016

num_ifetches = 152500000
PC=0xf00cfbf8
nPC=0xf00cfbfc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:19:15 2016

num_ifetches = 152600000
PC=0xf00cfbdc
nPC=0xf00cfbe0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:19:23 2016

num_ifetches = 152700000
PC=0xf00cfbe4
nPC=0xf00cfbe8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:19:32 2016

num_ifetches = 152800000
PC=0xf004c5dc
nPC=0xf004c5e0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:19:40 2016

num_ifetches = 152900000
PC=0xf004c5e4
nPC=0xf004c5e8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:19:49 2016

num_ifetches = 153000000
PC=0xf004c5ec
nPC=0xf004c5f0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:19:58 2016

num_ifetches = 153100000
PC=0xf004c608
nPC=0xf004c60c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:20:07 2016

num_ifetches = 153200000
PC=0xf004c610
nPC=0xf004c524
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:20:15 2016

num_ifetches = 153300000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:20:24 2016

num_ifetches = 153400000
PC=0xf004c56c
nPC=0xf004c570
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:20:32 2016

num_ifetches = 153500000
PC=0xf00093ec
nPC=0xf00093f0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:20:41 2016

num_ifetches = 153600000
PC=0xf00093f4
nPC=0xf00093f8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:20:49 2016

num_ifetches = 153700000
PC=0xf004c3a0
nPC=0xf004c3a4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:20:57 2016

num_ifetches = 153800000
PC=0xf00093e4
nPC=0xf00093e8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:21:06 2016

num_ifetches = 153900000
PC=0xf00093ec
nPC=0xf00093f0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:21:15 2016

num_ifetches = 154000000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:21:24 2016

num_ifetches = 154100000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:21:33 2016

num_ifetches = 154200000
PC=0xf004c40c
nPC=0xf004c410
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:21:42 2016

num_ifetches = 154300000
PC=0xf004c414
nPC=0xf004c418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:21:51 2016

num_ifetches = 154400000
PC=0xf0043e80
nPC=0xf0043e84
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:22:00 2016

num_ifetches = 154500000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:22:08 2016

num_ifetches = 154600000
PC=0xf0043e94
nPC=0xf0043e98
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:22:17 2016

num_ifetches = 154700000
PC=0xf00cfbe8
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:22:26 2016

num_ifetches = 154800000
PC=0xf00cfc18
nPC=0xf00cfc1c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:22:34 2016

num_ifetches = 154900000
PC=0xf0043e0c
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:22:43 2016

num_ifetches = 155000000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:22:51 2016

num_ifetches = 155100000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:22:59 2016

num_ifetches = 155200000
PC=0xf00093dc
nPC=0xf00cfbdc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:23:08 2016

num_ifetches = 155300000
PC=0xf004c48c
nPC=0xf004c490
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:23:17 2016

num_ifetches = 155400000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:23:25 2016

num_ifetches = 155500000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:23:34 2016

num_ifetches = 155600000
PC=0xf004c508
nPC=0xf004c50c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:23:43 2016

num_ifetches = 155700000
PC=0xf0043ea0
nPC=0xf0043eb4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:23:51 2016

num_ifetches = 155800000
PC=0xf004c564
nPC=0xf004c568
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:24:00 2016

num_ifetches = 155900000
PC=0xf0043ee4
nPC=0xf0043ee8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:24:09 2016

num_ifetches = 156000000
PC=0xf0043d9c
nPC=0xf0043da0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:24:18 2016

num_ifetches = 156100000
PC=0xf004c554
nPC=0xf004c558
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:24:27 2016

num_ifetches = 156200000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:24:36 2016

num_ifetches = 156300000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:24:45 2016

num_ifetches = 156400000
PC=0xf004c608
nPC=0xf004c60c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:24:54 2016

num_ifetches = 156500000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:25:03 2016

num_ifetches = 156600000
PC=0xf004c5e4
nPC=0xf004c5e8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:25:11 2016

num_ifetches = 156700000
PC=0xf004c5ec
nPC=0xf004c5f0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:25:20 2016

num_ifetches = 156800000
PC=0xf004c3a8
nPC=0xf004c3ac
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:25:29 2016

num_ifetches = 156900000
PC=0xf00093ec
nPC=0xf00093f0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:25:37 2016

num_ifetches = 157000000
PC=0xf00093f4
nPC=0xf00093f8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:25:46 2016

num_ifetches = 157100000
PC=0xf00093fc
nPC=0xf0043ebc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:25:55 2016

num_ifetches = 157200000
PC=0xf0043ec0
nPC=0xf0043ec4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:26:03 2016

num_ifetches = 157300000
PC=0xf004c5c0
nPC=0xf004c5c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:26:12 2016

num_ifetches = 157400000
PC=0xf0043eb4
nPC=0xf0043eb8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:26:21 2016

num_ifetches = 157500000
PC=0xf000a130
nPC=0xf000a134
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:26:30 2016

num_ifetches = 157600000
PC=0xf000a138
nPC=0xf000a13c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:26:39 2016

num_ifetches = 157700000
PC=0xf000a140
nPC=0xf000a144
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:26:48 2016

num_ifetches = 157800000
PC=0xf004c41c
nPC=0xf004c420
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:26:57 2016

num_ifetches = 157900000
PC=0xf004c408
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:27:06 2016

num_ifetches = 158000000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:27:15 2016

num_ifetches = 158100000
PC=0xf0043e58
nPC=0xf0043e5c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:27:24 2016

num_ifetches = 158200000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:27:32 2016

num_ifetches = 158300000
PC=0xf00093dc
nPC=0xf0043e10
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:27:42 2016

num_ifetches = 158400000
PC=0xf00cfc10
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:27:50 2016

num_ifetches = 158500000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:28:00 2016

num_ifetches = 158600000
PC=0xf0043ecc
nPC=0xf0043ed0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:28:08 2016

num_ifetches = 158700000
PC=0xf0043ec4
nPC=0xf00cfbf8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:28:16 2016

num_ifetches = 158800000
PC=0xf00093f0
nPC=0xf00093f4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:28:25 2016

num_ifetches = 158900000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:28:34 2016

num_ifetches = 159000000
PC=0xf004c5b4
nPC=0xf004c5b8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:28:43 2016

num_ifetches = 159100000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:28:52 2016

num_ifetches = 159200000
PC=0xf0043e58
nPC=0xf0043e5c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:29:01 2016

num_ifetches = 159300000
PC=0xf004c400
nPC=0xf004c404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:29:09 2016

num_ifetches = 159400000
PC=0xf004c408
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:29:18 2016

num_ifetches = 159500000
PC=0xf004c494
nPC=0xf004c498
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:29:27 2016

num_ifetches = 159600000
PC=0xf004c564
nPC=0xf004c568
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:29:36 2016

num_ifetches = 159700000
PC=0xf004c488
nPC=0xf004c48c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:29:44 2016

num_ifetches = 159800000
PC=0xf004c490
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:29:53 2016

num_ifetches = 159900000
PC=0xf00cfc10
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:30:02 2016

num_ifetches = 160000000
PC=0xf0043e90
nPC=0xf00cfbd0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:30:10 2016

num_ifetches = 160100000
PC=0xf004c524
nPC=0xf004c528
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:30:19 2016

num_ifetches = 160200000
PC=0xf004a5ec
nPC=0xf004a5f0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:30:28 2016

num_ifetches = 160300000
PC=0xf0043ebc
nPC=0xf0043ec0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:30:36 2016

num_ifetches = 160400000
PC=0xf00093dc
nPC=0xf004c5c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:30:45 2016

num_ifetches = 160500000
PC=0xf004c44c
nPC=0xf004c450
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:30:53 2016

num_ifetches = 160600000
PC=0xf004c39c
nPC=0xf004c3a0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:31:02 2016

num_ifetches = 160700000
PC=0xf004c3a4
nPC=0xf004c3a8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:31:10 2016

num_ifetches = 160800000
PC=0xf004c3ac
nPC=0xf004c3b0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:31:19 2016

num_ifetches = 160900000
PC=0xf004c3b4
nPC=0xf004c3b8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:31:29 2016

num_ifetches = 161000000
PC=0xf004c404
nPC=0xf004c408
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:31:38 2016

num_ifetches = 161100000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:31:46 2016

num_ifetches = 161200000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:31:55 2016

num_ifetches = 161300000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:32:04 2016

num_ifetches = 161400000
PC=0xf0043e20
nPC=0xf0043e24
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:32:13 2016

num_ifetches = 161500000
PC=0xf004c578
nPC=0xf004c57c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:32:21 2016

num_ifetches = 161600000
PC=0xf004c614
nPC=0xf004c618
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:32:30 2016

num_ifetches = 161700000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:32:39 2016

num_ifetches = 161800000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:32:48 2016

num_ifetches = 161900000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:32:57 2016

num_ifetches = 162000000
PC=0xf002a0e8
nPC=0xf002a0ec
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:33:06 2016

num_ifetches = 162100000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:33:15 2016

num_ifetches = 162200000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:33:23 2016

num_ifetches = 162300000
PC=0xf00cfc10
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:33:33 2016

num_ifetches = 162400000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:33:42 2016

num_ifetches = 162500000
PC=0xf00084f0
nPC=0xf00084f4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:33:50 2016

num_ifetches = 162600000
PC=0xf004c454
nPC=0xf004c458
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:33:59 2016

num_ifetches = 162700000
PC=0xf004c3ac
nPC=0xf004c3b0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:34:07 2016

num_ifetches = 162800000
PC=0xf004c3b4
nPC=0xf004c3b8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:34:15 2016

num_ifetches = 162900000
PC=0xf004c39c
nPC=0xf004c3a0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:34:24 2016

num_ifetches = 163000000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:34:33 2016

num_ifetches = 163100000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:34:41 2016

num_ifetches = 163200000
PC=0xf004c608
nPC=0xf004c60c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:34:50 2016

num_ifetches = 163300000
PC=0xf004c5dc
nPC=0xf004c5e0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:34:59 2016

num_ifetches = 163400000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:35:08 2016

num_ifetches = 163500000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:35:17 2016

num_ifetches = 163600000
PC=0xf004c5b8
nPC=0xf004c5bc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:35:25 2016

num_ifetches = 163700000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:35:33 2016

num_ifetches = 163800000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:35:42 2016

num_ifetches = 163900000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:35:50 2016

num_ifetches = 164000000
PC=0xf000a13c
nPC=0xf000a140
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:35:58 2016

num_ifetches = 164100000
PC=0xf000a144
nPC=0xf000a150
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:36:07 2016

num_ifetches = 164200000
PC=0xf000a154
nPC=0xf00093e0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:36:15 2016

num_ifetches = 164300000
PC=0xf004c428
nPC=0xf004c444
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:36:23 2016

num_ifetches = 164400000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:36:32 2016

num_ifetches = 164500000
PC=0xf00cfc08
nPC=0xf00cfc0c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:36:41 2016

num_ifetches = 164600000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:36:49 2016

num_ifetches = 164700000
PC=0xf004c50c
nPC=0xf004c510
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:36:57 2016

num_ifetches = 164800000
PC=0xf0043e6c
nPC=0xf0043e70
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:37:06 2016

num_ifetches = 164900000
PC=0xf0043e80
nPC=0xf0043e84
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:37:14 2016

num_ifetches = 165000000
PC=0xf004c504
nPC=0xf004c508
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:37:23 2016

num_ifetches = 165100000
PC=0xf004c50c
nPC=0xf004c510
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:37:31 2016

num_ifetches = 165200000
PC=0xf0043eb4
nPC=0xf0043eb8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:37:40 2016

num_ifetches = 165300000
PC=0xf00cfbf0
nPC=0xf00cfbf4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:37:49 2016

num_ifetches = 165400000
PC=0xf0043e94
nPC=0xf0043e98
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:37:57 2016

num_ifetches = 165500000
PC=0xf004e360
nPC=0xf004e364
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:38:05 2016

num_ifetches = 165600000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:38:14 2016

num_ifetches = 165700000
PC=0xf0043ef8
nPC=0xf0043e08
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:38:22 2016

num_ifetches = 165800000
PC=0xf0043e0c
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:38:31 2016

num_ifetches = 165900000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:38:39 2016

num_ifetches = 166000000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:38:47 2016

num_ifetches = 166100000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:38:56 2016

num_ifetches = 166200000
PC=0xf004c550
nPC=0xf004c554
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:39:05 2016

num_ifetches = 166300000
PC=0xf00cfbd0
nPC=0xf00cfbd4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:39:13 2016

num_ifetches = 166400000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:39:22 2016

num_ifetches = 166500000
PC=0xf0009420
nPC=0xf0043e88
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:39:31 2016

num_ifetches = 166600000
PC=0xf004c574
nPC=0xf004c578
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:39:40 2016

num_ifetches = 166700000
PC=0xf00093f4
nPC=0xf00093f8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:39:49 2016

num_ifetches = 166800000
PC=0xf004c3a0
nPC=0xf004c3a4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:39:58 2016

num_ifetches = 166900000
PC=0xf004c3a8
nPC=0xf004c3ac
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:40:07 2016

num_ifetches = 167000000
PC=0xf004c3b0
nPC=0xf004c3b4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:40:15 2016

num_ifetches = 167100000
PC=0xf000a150
nPC=0xf000a154
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:40:24 2016

num_ifetches = 167200000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:40:33 2016

num_ifetches = 167300000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:40:41 2016

num_ifetches = 167400000
PC=0xf004c414
nPC=0xf004c418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:40:50 2016

num_ifetches = 167500000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:40:59 2016

num_ifetches = 167600000
PC=0xf000a144
nPC=0xf000a150
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:41:08 2016

num_ifetches = 167700000
PC=0xf004c528
nPC=0xf004c52c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:41:17 2016

num_ifetches = 167800000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:41:25 2016

num_ifetches = 167900000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:41:34 2016

num_ifetches = 168000000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:41:42 2016

num_ifetches = 168100000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:41:50 2016

num_ifetches = 168200000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:41:59 2016

num_ifetches = 168300000
PC=0xf004c454
nPC=0xf004c458
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:42:08 2016

num_ifetches = 168400000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:42:17 2016

num_ifetches = 168500000
PC=0xf004e5e8
nPC=0xf004e990
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:42:26 2016

num_ifetches = 168600000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:42:34 2016

num_ifetches = 168700000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:42:43 2016

num_ifetches = 168800000
PC=0xf000a144
nPC=0xf000a150
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:42:52 2016

num_ifetches = 168900000
PC=0xf004c520
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:42:59 2016

num_ifetches = 169000000
PC=0xf004c500
nPC=0xf004c504
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:43:08 2016

num_ifetches = 169100000
PC=0xf0043e98
nPC=0xf0043e9c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:43:17 2016

num_ifetches = 169200000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:43:25 2016

num_ifetches = 169300000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:43:34 2016

num_ifetches = 169400000
PC=0xf0043ecc
nPC=0xf0043ed0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:43:43 2016

num_ifetches = 169500000
PC=0xf0043ed4
nPC=0xf0043e58
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:43:52 2016

num_ifetches = 169600000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:44:00 2016

num_ifetches = 169700000
PC=0xf00cfc1c
nPC=0xf0043ec8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:44:09 2016

num_ifetches = 169800000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:44:17 2016

num_ifetches = 169900000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:44:26 2016

num_ifetches = 170000000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:44:35 2016

num_ifetches = 170100000
PC=0xf00cfc04
nPC=0xf00cfc08
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:44:44 2016

num_ifetches = 170200000
PC=0xf00cfc0c
nPC=0xf00cfc10
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:44:53 2016

num_ifetches = 170300000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:45:02 2016

num_ifetches = 170400000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:45:11 2016

num_ifetches = 170500000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:45:20 2016

num_ifetches = 170600000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:45:28 2016

num_ifetches = 170700000
PC=0xf004c448
nPC=0xf004c44c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:45:37 2016

num_ifetches = 170800000
PC=0xf004c450
nPC=0xf004c39c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:45:45 2016

num_ifetches = 170900000
PC=0xf000a154
nPC=0xf00093e0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:45:54 2016

num_ifetches = 171000000
PC=0xf00093e4
nPC=0xf00093e8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:46:03 2016

num_ifetches = 171100000
PC=0xf000a13c
nPC=0xf000a140
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:46:12 2016

num_ifetches = 171200000
PC=0xf000a144
nPC=0xf000a150
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:46:20 2016

num_ifetches = 171300000
PC=0xf003dff0
nPC=0xf003dff4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:46:29 2016

num_ifetches = 171400000
PC=0xf004c504
nPC=0xf004c508
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:46:37 2016

num_ifetches = 171500000
PC=0xf004c50c
nPC=0xf004c510
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:46:46 2016

num_ifetches = 171600000
PC=0xf004c51c
nPC=0xf004c520
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:46:55 2016

num_ifetches = 171700000
PC=0xf000a130
nPC=0xf000a134
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:47:04 2016

num_ifetches = 171800000
PC=0xf004c504
nPC=0xf004c508
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:47:12 2016

num_ifetches = 171900000
PC=0xf0043e9c
nPC=0xf0043ea0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:47:21 2016

num_ifetches = 172000000
PC=0xf004c49c
nPC=0xf004c4a0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:47:30 2016

num_ifetches = 172100000
PC=0xf004c4a4
nPC=0xf004c4a8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:47:39 2016

num_ifetches = 172200000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:47:47 2016

num_ifetches = 172300000
PC=0xf004c494
nPC=0xf004c498
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:47:56 2016

num_ifetches = 172400000
PC=0xf004c49c
nPC=0xf004c4a0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:48:04 2016

num_ifetches = 172500000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:48:13 2016

num_ifetches = 172600000
PC=0xf00093dc
nPC=0xf0043e10
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:48:22 2016

num_ifetches = 172700000
PC=0xf00cfc10
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:48:31 2016

num_ifetches = 172800000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:48:40 2016

num_ifetches = 172900000
PC=0xf0043ee4
nPC=0xf0043ee8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:48:48 2016

num_ifetches = 173000000
PC=0xf0043d9c
nPC=0xf0043da0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:48:57 2016

num_ifetches = 173100000
PC=0xf0043eec
nPC=0xf0043ef0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:49:06 2016

num_ifetches = 173200000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:49:15 2016

num_ifetches = 173300000
PC=0xf004c5e4
nPC=0xf004c5e8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:49:24 2016

num_ifetches = 173400000
PC=0xf004c3c8
nPC=0xf004c3cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:49:32 2016

num_ifetches = 173500000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:49:41 2016

num_ifetches = 173600000
PC=0xf0043e18
nPC=0xf0043e1c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:49:50 2016

num_ifetches = 173700000
PC=0xf00cfc04
nPC=0xf00cfc08
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:49:59 2016

num_ifetches = 173800000
PC=0xf004c56c
nPC=0xf004c570
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:50:08 2016

num_ifetches = 173900000
PC=0xf00093ec
nPC=0xf00093f0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:50:17 2016

num_ifetches = 174000000
PC=0xf00093f4
nPC=0xf00093f8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:50:25 2016

num_ifetches = 174100000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:50:34 2016

num_ifetches = 174200000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:50:43 2016

num_ifetches = 174300000
PC=0xf004c428
nPC=0xf004c444
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:50:51 2016

num_ifetches = 174400000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:51:00 2016

num_ifetches = 174500000
PC=0xf004c400
nPC=0xf004c404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:51:09 2016

num_ifetches = 174600000
PC=0xf004c408
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:51:18 2016

num_ifetches = 174700000
PC=0xf0043e14
nPC=0xf0043d94
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:51:26 2016

num_ifetches = 174800000
PC=0xf004c448
nPC=0xf004c44c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:51:35 2016

num_ifetches = 174900000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:51:43 2016

num_ifetches = 175000000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:51:52 2016

num_ifetches = 175100000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:52:01 2016

num_ifetches = 175200000
PC=0xf004e6cc
nPC=0xf004e6d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:52:09 2016

num_ifetches = 175300000
PC=0xf004c4dc
nPC=0xf004c500
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:52:18 2016

num_ifetches = 175400000
PC=0xf004c404
nPC=0xf004c408
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:52:27 2016

num_ifetches = 175500000
PC=0xf0043e10
nPC=0xf0043e14
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:52:36 2016

num_ifetches = 175600000
PC=0xf0043d94
nPC=0xf0043d98
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:52:44 2016

num_ifetches = 175700000
PC=0xf0043e18
nPC=0xf0043e1c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:52:53 2016

num_ifetches = 175800000
PC=0xf004c404
nPC=0xf004c408
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:53:01 2016

num_ifetches = 175900000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:53:11 2016

num_ifetches = 176000000
PC=0xf00cfbe8
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:53:19 2016

num_ifetches = 176100000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:53:28 2016

num_ifetches = 176200000
PC=0xf00093dc
nPC=0xf00cfbdc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:53:36 2016

num_ifetches = 176300000
PC=0xf004c48c
nPC=0xf004c490
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:53:45 2016

num_ifetches = 176400000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:53:54 2016

num_ifetches = 176500000
PC=0xf004c39c
nPC=0xf004c3a0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:54:03 2016

num_ifetches = 176600000
PC=0xf004c488
nPC=0xf004c48c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:54:12 2016

num_ifetches = 176700000
PC=0xf004c54c
nPC=0xf004c550
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:54:21 2016

num_ifetches = 176800000
PC=0xf004c554
nPC=0xf004c558
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:54:30 2016

num_ifetches = 176900000
PC=0xf004c564
nPC=0xf004c568
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:54:38 2016

num_ifetches = 177000000
PC=0xf004c52c
nPC=0xf004c530
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:54:47 2016

num_ifetches = 177100000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:54:55 2016

num_ifetches = 177200000
PC=0xf004c3ac
nPC=0xf004c3b0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:55:04 2016

num_ifetches = 177300000
PC=0xf004c3b4
nPC=0xf004c3b8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:55:13 2016

num_ifetches = 177400000
PC=0xf004c3c8
nPC=0xf004c3cc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:55:21 2016

num_ifetches = 177500000
PC=0xf004c5d4
nPC=0xf004c5d8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:55:30 2016

num_ifetches = 177600000
PC=0xf004c578
nPC=0xf004c57c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:55:39 2016

num_ifetches = 177700000
PC=0xf004c614
nPC=0xf004c618
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:55:48 2016

num_ifetches = 177800000
PC=0xf004e974
nPC=0xf004e978
trap_vector=0x8
==============================================

==============================================
Real time = Sat Aug  6 23:55:57 2016

num_ifetches = 177900000
PC=0xf0043e68
nPC=0xf0043e6c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:56:06 2016

num_ifetches = 178000000
PC=0xf00cfbec
nPC=0xf00cfbf0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:56:15 2016

num_ifetches = 178100000
PC=0xf004c408
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:56:24 2016

num_ifetches = 178200000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:56:33 2016

num_ifetches = 178300000
PC=0xf0039ddc
nPC=0xf0039de0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:56:41 2016

num_ifetches = 178400000
PC=0xf0043ef4
nPC=0xf0043ef8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:56:50 2016

num_ifetches = 178500000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:56:59 2016

num_ifetches = 178600000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:57:07 2016

num_ifetches = 178700000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:57:16 2016

num_ifetches = 178800000
PC=0xf0043ef4
nPC=0xf0043ef8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:57:26 2016

num_ifetches = 178900000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:57:35 2016

num_ifetches = 179000000
PC=0xf004c5ec
nPC=0xf004c5f0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:57:44 2016

num_ifetches = 179100000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:57:53 2016

num_ifetches = 179200000
PC=0xf00cfbfc
nPC=0xf00cfc00
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:58:01 2016

num_ifetches = 179300000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:58:10 2016

num_ifetches = 179400000
PC=0xf0024b90
nPC=0xf0024bcc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:58:19 2016

num_ifetches = 179500000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:58:27 2016

num_ifetches = 179600000
PC=0xf004c3b8
nPC=0xf004c3c8
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:58:36 2016

num_ifetches = 179700000
PC=0xf004c5d0
nPC=0xf004c5d4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:58:45 2016

num_ifetches = 179800000
PC=0xf004c5d8
nPC=0xf004c5dc
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:58:54 2016

num_ifetches = 179900000
PC=0xf004c5e0
nPC=0xf004c5e4
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:59:03 2016

num_ifetches = 180000000
PC=0xf004c51c
nPC=0xf004c520
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:59:12 2016

num_ifetches = 180100000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:59:20 2016

num_ifetches = 180200000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:59:29 2016

num_ifetches = 180300000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:59:38 2016

num_ifetches = 180400000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:59:46 2016

num_ifetches = 180500000
PC=0xf0009420
nPC=0xf004c56c
trap_vector=0x0
==============================================

==============================================
Real time = Sat Aug  6 23:59:55 2016

num_ifetches = 180600000
PC=0xf004c570
nPC=0xf004c574
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:00:03 2016

num_ifetches = 180700000
PC=0xf00093f0
nPC=0xf00093f4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:00:13 2016

num_ifetches = 180800000
PC=0xf004c520
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:00:21 2016

num_ifetches = 180900000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:00:30 2016

num_ifetches = 181000000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:00:39 2016

num_ifetches = 181100000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:00:48 2016

num_ifetches = 181200000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:00:57 2016

num_ifetches = 181300000
PC=0xf004c5b4
nPC=0xf004c5b8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:01:06 2016

num_ifetches = 181400000
PC=0xf004c5bc
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:01:14 2016

num_ifetches = 181500000
PC=0xf004c51c
nPC=0xf004c520
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:01:23 2016

num_ifetches = 181600000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:01:32 2016

num_ifetches = 181700000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:01:40 2016

num_ifetches = 181800000
PC=0xf000a140
nPC=0xf000a144
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:01:49 2016

num_ifetches = 181900000
PC=0xf004c400
nPC=0xf004c404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:01:59 2016

num_ifetches = 182000000
PC=0xf00093dc
nPC=0xf0043e10
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:02:08 2016

num_ifetches = 182100000
PC=0xf0043e14
nPC=0xf0043d94
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:02:16 2016

num_ifetches = 182200000
PC=0xf004c49c
nPC=0xf004c4a0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:02:25 2016

num_ifetches = 182300000
PC=0xf004c4a4
nPC=0xf004c4a8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:02:34 2016

num_ifetches = 182400000
PC=0xf0043d98
nPC=0xf0043e18
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:02:43 2016

num_ifetches = 182500000
PC=0xf00093dc
nPC=0xf00cfc04
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:02:52 2016

num_ifetches = 182600000
PC=0xf00cfc08
nPC=0xf00cfc0c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:03:01 2016

num_ifetches = 182700000
PC=0xf004c60c
nPC=0xf004c610
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:03:11 2016

num_ifetches = 182800000
PC=0xf004c5c4
nPC=0xf004c5c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:03:20 2016

num_ifetches = 182900000
PC=0xf000a150
nPC=0xf000a154
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:03:29 2016

num_ifetches = 183000000
PC=0xf00093e0
nPC=0xf00093e4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:03:38 2016

num_ifetches = 183100000
PC=0xf000a138
nPC=0xf000a13c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:03:46 2016

num_ifetches = 183200000
PC=0xf000a140
nPC=0xf000a144
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:03:54 2016

num_ifetches = 183300000
PC=0xf0043e80
nPC=0xf0043e84
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:04:04 2016

num_ifetches = 183400000
PC=0xf0043ec8
nPC=0xf0043ecc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:04:14 2016

num_ifetches = 183500000
PC=0xf0043ed0
nPC=0xf0043ed4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:04:22 2016

num_ifetches = 183600000
PC=0xf0043e58
nPC=0xf0043e5c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:04:31 2016

num_ifetches = 183700000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:04:40 2016

num_ifetches = 183800000
PC=0xf004c488
nPC=0xf004c48c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:04:49 2016

num_ifetches = 183900000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:04:58 2016

num_ifetches = 184000000
PC=0xf004c554
nPC=0xf004c558
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:05:07 2016

num_ifetches = 184100000
PC=0xf004c564
nPC=0xf004c568
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:05:17 2016

num_ifetches = 184200000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:05:25 2016

num_ifetches = 184300000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:05:34 2016

num_ifetches = 184400000
PC=0xf00cfbdc
nPC=0xf00cfbe0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:05:43 2016

num_ifetches = 184500000
PC=0xf00cfbe4
nPC=0xf00cfbe8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:05:52 2016

num_ifetches = 184600000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:06:00 2016

num_ifetches = 184700000
PC=0xf0007714
nPC=0xf0007718
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:06:09 2016

num_ifetches = 184800000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:06:18 2016

num_ifetches = 184900000
PC=0xf004c550
nPC=0xf004c554
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:06:27 2016

num_ifetches = 185000000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:06:36 2016

num_ifetches = 185100000
PC=0xf00cfc04
nPC=0xf00cfc08
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:06:44 2016

num_ifetches = 185200000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:06:54 2016

num_ifetches = 185300000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:07:02 2016

num_ifetches = 185400000
PC=0xf004c5c8
nPC=0xf004c5cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:07:11 2016

num_ifetches = 185500000
PC=0xf004c3a0
nPC=0xf004c3a4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:07:19 2016

num_ifetches = 185600000
PC=0xf004c3a8
nPC=0xf004c3ac
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:07:28 2016

num_ifetches = 185700000
PC=0xf004c3b0
nPC=0xf004c3b4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:07:37 2016

num_ifetches = 185800000
PC=0xf00093f4
nPC=0xf00093f8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:07:46 2016

num_ifetches = 185900000
PC=0xf003b4d0
nPC=0xf003b4d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:07:55 2016

num_ifetches = 186000000
PC=0xf004c504
nPC=0xf004c508
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:08:03 2016

num_ifetches = 186100000
PC=0xf004c4cc
nPC=0xf004c4d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:08:11 2016

num_ifetches = 186200000
PC=0xf0043d94
nPC=0xf0043d98
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:08:20 2016

num_ifetches = 186300000
PC=0xf004c44c
nPC=0xf004c450
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:08:29 2016

num_ifetches = 186400000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:08:37 2016

num_ifetches = 186500000
PC=0xf000a138
nPC=0xf000a13c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:08:46 2016

num_ifetches = 186600000
PC=0xf000a140
nPC=0xf000a144
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:08:55 2016

num_ifetches = 186700000
PC=0xf0043e58
nPC=0xf0043e5c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:09:03 2016

num_ifetches = 186800000
PC=0xf004c400
nPC=0xf004c404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:09:12 2016

num_ifetches = 186900000
PC=0xf00093dc
nPC=0xf0043e10
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:09:21 2016

num_ifetches = 187000000
PC=0xf004c494
nPC=0xf004c498
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:09:29 2016

num_ifetches = 187100000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:09:38 2016

num_ifetches = 187200000
PC=0xf0043ec8
nPC=0xf0043ecc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:09:47 2016

num_ifetches = 187300000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:09:56 2016

num_ifetches = 187400000
PC=0xf0008510
nPC=0xf0008514
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:10:05 2016

num_ifetches = 187500000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:10:13 2016

num_ifetches = 187600000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:10:22 2016

num_ifetches = 187700000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:10:31 2016

num_ifetches = 187800000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:10:40 2016

num_ifetches = 187900000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:10:49 2016

num_ifetches = 188000000
PC=0xf0043ebc
nPC=0xf0043ec0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:10:58 2016

num_ifetches = 188100000
PC=0xf0043ec4
nPC=0xf00cfbf8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:11:06 2016

num_ifetches = 188200000
PC=0xf004c4a0
nPC=0xf004c4a4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:11:15 2016

num_ifetches = 188300000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:11:24 2016

num_ifetches = 188400000
PC=0xf004c454
nPC=0xf004c458
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:11:33 2016

num_ifetches = 188500000
PC=0xf0043ec4
nPC=0xf00cfbf8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:11:41 2016

num_ifetches = 188600000
PC=0xf000850c
nPC=0xf0008510
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:11:50 2016

num_ifetches = 188700000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:11:59 2016

num_ifetches = 188800000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:12:07 2016

num_ifetches = 188900000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:12:14 2016

num_ifetches = 189000000
PC=0xf004c5c0
nPC=0xf004c5c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:12:23 2016

num_ifetches = 189100000
PC=0xf004c5c8
nPC=0xf004c5cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:12:31 2016

num_ifetches = 189200000
PC=0xf004c5d0
nPC=0xf004c5d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:12:40 2016

num_ifetches = 189300000
PC=0xf004c5d8
nPC=0xf004c5dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:12:49 2016

num_ifetches = 189400000
PC=0xf004c5e0
nPC=0xf004c5e4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:12:57 2016

num_ifetches = 189500000
PC=0xf00093fc
nPC=0xf0043ebc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:13:05 2016

num_ifetches = 189600000
PC=0xf0043ec0
nPC=0xf0043ec4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:13:14 2016

num_ifetches = 189700000
PC=0xf004c574
nPC=0xf004c578
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:13:22 2016

num_ifetches = 189800000
PC=0xf004c57c
nPC=0xf004c614
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:13:31 2016

num_ifetches = 189900000
PC=0xf004c41c
nPC=0xf004c420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:13:39 2016

num_ifetches = 190000000
PC=0xf004c424
nPC=0xf004c428
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:13:48 2016

num_ifetches = 190100000
PC=0xf004c444
nPC=0xf004c448
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:13:57 2016

num_ifetches = 190200000
PC=0xf004c44c
nPC=0xf004c450
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:14:05 2016

num_ifetches = 190300000
PC=0xf004c39c
nPC=0xf004c3a0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:14:13 2016

num_ifetches = 190400000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:14:22 2016

num_ifetches = 190500000
PC=0xf00093dc
nPC=0xf004c5c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:14:31 2016

num_ifetches = 190600000
PC=0xf004c5c4
nPC=0xf004c5c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:14:39 2016

num_ifetches = 190700000
PC=0xf004c5cc
nPC=0xf004c5d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:14:48 2016

num_ifetches = 190800000
PC=0xf004c428
nPC=0xf004c444
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:14:57 2016

num_ifetches = 190900000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:15:05 2016

num_ifetches = 191000000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:15:14 2016

num_ifetches = 191100000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:15:22 2016

num_ifetches = 191200000
PC=0xf004c5b8
nPC=0xf004c5bc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:15:31 2016

num_ifetches = 191300000
PC=0xf004c568
nPC=0xf004c488
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:15:39 2016

num_ifetches = 191400000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:15:48 2016

num_ifetches = 191500000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:15:57 2016

num_ifetches = 191600000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:16:06 2016

num_ifetches = 191700000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:16:15 2016

num_ifetches = 191800000
PC=0xf00cfbf0
nPC=0xf00cfbf4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:16:24 2016

num_ifetches = 191900000
PC=0xf0043e94
nPC=0xf0043e98
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:16:32 2016

num_ifetches = 192000000
PC=0xf0043e9c
nPC=0xf0043ea0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:16:41 2016

num_ifetches = 192100000
PC=0xf0043eb4
nPC=0xf0043eb8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:16:50 2016

num_ifetches = 192200000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:16:59 2016

num_ifetches = 192300000
PC=0xf0043ed4
nPC=0xf0043e58
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:17:07 2016

num_ifetches = 192400000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:17:16 2016

num_ifetches = 192500000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:17:24 2016

num_ifetches = 192600000
PC=0xf00093dc
nPC=0xf004c494
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:17:33 2016

num_ifetches = 192700000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:17:41 2016

num_ifetches = 192800000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:17:50 2016

num_ifetches = 192900000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:17:59 2016

num_ifetches = 193000000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:18:07 2016

num_ifetches = 193100000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:18:16 2016

num_ifetches = 193200000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:18:24 2016

num_ifetches = 193300000
PC=0xf004c614
nPC=0xf004c618
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:18:33 2016

num_ifetches = 193400000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:18:41 2016

num_ifetches = 193500000
PC=0xf0043ec4
nPC=0xf00cfbf8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:18:50 2016

num_ifetches = 193600000
PC=0xf004c578
nPC=0xf004c57c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:18:58 2016

num_ifetches = 193700000
PC=0xf004c39c
nPC=0xf004c3a0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:19:07 2016

num_ifetches = 193800000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:19:16 2016

num_ifetches = 193900000
PC=0xf004c4d0
nPC=0xf004c4d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:19:24 2016

num_ifetches = 194000000
PC=0xf004c4d8
nPC=0xf004c4dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:19:33 2016

num_ifetches = 194100000
PC=0xf0043e1c
nPC=0xf0043e20
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:19:41 2016

num_ifetches = 194200000
PC=0xf0043e24
nPC=0xf0043e64
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:19:50 2016

num_ifetches = 194300000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:19:58 2016

num_ifetches = 194400000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:20:07 2016

num_ifetches = 194500000
PC=0xf004c500
nPC=0xf004c504
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:20:15 2016

num_ifetches = 194600000
PC=0xf004c408
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:20:23 2016

num_ifetches = 194700000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:20:32 2016

num_ifetches = 194800000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:20:40 2016

num_ifetches = 194900000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:20:48 2016

num_ifetches = 195000000
PC=0xf00093dc
nPC=0xf004c40c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:20:57 2016

num_ifetches = 195100000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:21:05 2016

num_ifetches = 195200000
PC=0xf0008a6c
nPC=0xf0008a70
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:21:13 2016

num_ifetches = 195300000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:21:22 2016

num_ifetches = 195400000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:21:30 2016

num_ifetches = 195500000
PC=0xf0043ed4
nPC=0xf0043e58
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:21:39 2016

num_ifetches = 195600000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:21:47 2016

num_ifetches = 195700000
PC=0xf00cfbdc
nPC=0xf00cfbe0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:21:56 2016

num_ifetches = 195800000
PC=0xf004c490
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:22:04 2016

num_ifetches = 195900000
PC=0xf004c554
nPC=0xf004c558
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:22:13 2016

num_ifetches = 196000000
PC=0xf004c564
nPC=0xf004c568
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:22:21 2016

num_ifetches = 196100000
PC=0xf004c488
nPC=0xf004c48c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:22:29 2016

num_ifetches = 196200000
PC=0xf004c490
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:22:38 2016

num_ifetches = 196300000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:22:45 2016

num_ifetches = 196400000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:22:54 2016

num_ifetches = 196500000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:23:02 2016

num_ifetches = 196600000
PC=0xf0043eec
nPC=0xf0043ef0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:23:10 2016

num_ifetches = 196700000
PC=0xf004c564
nPC=0xf004c568
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:23:18 2016

num_ifetches = 196800000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:23:27 2016

num_ifetches = 196900000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:23:36 2016

num_ifetches = 197000000
PC=0xf00cfbfc
nPC=0xf00cfc00
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:23:45 2016

num_ifetches = 197100000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:23:53 2016

num_ifetches = 197200000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:24:01 2016

num_ifetches = 197300000
PC=0xf004c5d4
nPC=0xf004c5d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:24:10 2016

num_ifetches = 197400000
PC=0xf004c4a0
nPC=0xf004c4a4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:24:18 2016

num_ifetches = 197500000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:24:27 2016

num_ifetches = 197600000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:24:35 2016

num_ifetches = 197700000
PC=0xf00cfc00
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:24:44 2016

num_ifetches = 197800000
PC=0xf004c3cc
nPC=0xf004c454
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:24:52 2016

num_ifetches = 197900000
PC=0xf004c40c
nPC=0xf004c410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:25:01 2016

num_ifetches = 198000000
PC=0xf0043e9c
nPC=0xf0043ea0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:25:09 2016

num_ifetches = 198100000
PC=0xf004c5dc
nPC=0xf004c5e0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:25:17 2016

num_ifetches = 198200000
PC=0xf004c5e4
nPC=0xf004c5e8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:25:25 2016

num_ifetches = 198300000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:25:34 2016

num_ifetches = 198400000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:25:42 2016

num_ifetches = 198500000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:25:50 2016

num_ifetches = 198600000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:25:59 2016

num_ifetches = 198700000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:26:07 2016

num_ifetches = 198800000
PC=0xf00093dc
nPC=0xf004c494
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:26:16 2016

num_ifetches = 198900000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:26:24 2016

num_ifetches = 199000000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:26:33 2016

num_ifetches = 199100000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:26:41 2016

num_ifetches = 199200000
PC=0xf0009694
nPC=0xf0009698
trap_vector=0x8
==============================================

==============================================
Real time = Sun Aug  7 00:26:50 2016

num_ifetches = 199300000
PC=0xf0043ef0
nPC=0xf0043ef4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:26:59 2016

num_ifetches = 199400000
PC=0xf0043ef8
nPC=0xf0043e08
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:27:07 2016

num_ifetches = 199500000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:27:16 2016

num_ifetches = 199600000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:27:25 2016

num_ifetches = 199700000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:27:33 2016

num_ifetches = 199800000
PC=0xf00093dc
nPC=0xf00cfbdc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:27:42 2016

num_ifetches = 199900000
PC=0xf004c48c
nPC=0xf004c490
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:27:50 2016

num_ifetches = 200000000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:27:58 2016

num_ifetches = 200100000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:28:07 2016

num_ifetches = 200200000
PC=0xf004c52c
nPC=0xf004c530
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:28:15 2016

num_ifetches = 200300000
PC=0xf004c54c
nPC=0xf004c550
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:28:24 2016

num_ifetches = 200400000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:28:32 2016

num_ifetches = 200500000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:28:40 2016

num_ifetches = 200600000
PC=0xf0043ecc
nPC=0xf0043ed0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:28:49 2016

num_ifetches = 200700000
PC=0xf00cfbe4
nPC=0xf00cfbe8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:28:57 2016

num_ifetches = 200800000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:29:06 2016

num_ifetches = 200900000
PC=0xf00cfc1c
nPC=0xf0043ec8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:29:14 2016

num_ifetches = 201000000
PC=0xf00cfbdc
nPC=0xf00cfbe0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:29:22 2016

num_ifetches = 201100000
PC=0xf00cfbe4
nPC=0xf00cfbe8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:29:30 2016

num_ifetches = 201200000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:29:39 2016

num_ifetches = 201300000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:29:48 2016

num_ifetches = 201400000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:29:56 2016

num_ifetches = 201500000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:30:04 2016

num_ifetches = 201600000
PC=0xf004c498
nPC=0xf004c49c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:30:12 2016

num_ifetches = 201700000
PC=0xf0024cec
nPC=0xf004c61c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:30:20 2016

num_ifetches = 201800000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:30:28 2016

num_ifetches = 201900000
PC=0xf0043ecc
nPC=0xf0043ed0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:30:36 2016

num_ifetches = 202000000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:30:45 2016

num_ifetches = 202100000
PC=0xf0043e64
nPC=0xf0043ee4
trap_vector=0x8
==============================================

==============================================
Real time = Sun Aug  7 00:30:53 2016

num_ifetches = 202200000
PC=0xf0043ee8
nPC=0xf0043d9c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:31:02 2016

num_ifetches = 202300000
PC=0xf004c550
nPC=0xf004c554
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:31:10 2016

num_ifetches = 202400000
PC=0xf004c558
nPC=0xf004c564
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:31:19 2016

num_ifetches = 202500000
PC=0xf004c568
nPC=0xf004c488
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:31:28 2016

num_ifetches = 202600000
PC=0xf0043ee8
nPC=0xf0043d9c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:31:36 2016

num_ifetches = 202700000
PC=0xf00cfc0c
nPC=0xf00cfc10
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:31:44 2016

num_ifetches = 202800000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:31:52 2016

num_ifetches = 202900000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:32:01 2016

num_ifetches = 203000000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:32:09 2016

num_ifetches = 203100000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:32:18 2016

num_ifetches = 203200000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:32:27 2016

num_ifetches = 203300000
PC=0xf004c57c
nPC=0xf004c614
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:32:35 2016

num_ifetches = 203400000
PC=0xf004c618
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:32:43 2016

num_ifetches = 203500000
PC=0xf004c4d0
nPC=0xf004c4d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:32:52 2016

num_ifetches = 203600000
PC=0xf004c4d8
nPC=0xf004c4dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:33:00 2016

num_ifetches = 203700000
PC=0xf0043ee4
nPC=0xf0043ee8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:33:09 2016

num_ifetches = 203800000
PC=0xf0043d9c
nPC=0xf0043da0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:33:17 2016

num_ifetches = 203900000
PC=0xf004c554
nPC=0xf004c558
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:33:26 2016

num_ifetches = 204000000
PC=0xf004c564
nPC=0xf004c568
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:33:34 2016

num_ifetches = 204100000
PC=0xf0043ee4
nPC=0xf0043ee8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:33:43 2016

num_ifetches = 204200000
PC=0xf0043d9c
nPC=0xf0043da0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:33:51 2016

num_ifetches = 204300000
PC=0xf004c554
nPC=0xf004c558
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:33:59 2016

num_ifetches = 204400000
PC=0xf004c564
nPC=0xf004c568
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:34:08 2016

num_ifetches = 204500000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:34:17 2016

num_ifetches = 204600000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:34:25 2016

num_ifetches = 204700000
PC=0xf0009420
nPC=0xf0043e60
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:34:33 2016

num_ifetches = 204800000
PC=0xf0043e64
nPC=0xf0043ee4
trap_vector=0x8
==============================================

==============================================
Real time = Sun Aug  7 00:34:42 2016

num_ifetches = 204900000
PC=0xf004c530
nPC=0xf004c54c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:34:51 2016

num_ifetches = 205000000
PC=0xf0043e8c
nPC=0xf0043e90
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:34:59 2016

num_ifetches = 205100000
PC=0xf004c610
nPC=0xf004c524
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:35:07 2016

num_ifetches = 205200000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:35:16 2016

num_ifetches = 205300000
PC=0xf004c5ec
nPC=0xf004c5f0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:35:24 2016

num_ifetches = 205400000
PC=0xf004c454
nPC=0xf004c458
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:35:33 2016

num_ifetches = 205500000
PC=0xf000a13c
nPC=0xf000a140
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:35:42 2016

num_ifetches = 205600000
PC=0xf000a144
nPC=0xf000a150
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:35:50 2016

num_ifetches = 205700000
PC=0xf004c420
nPC=0xf004c424
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:36:00 2016

num_ifetches = 205800000
PC=0xf004c428
nPC=0xf004c444
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:36:08 2016

num_ifetches = 205900000
PC=0xf000a13c
nPC=0xf000a140
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:36:17 2016

num_ifetches = 206000000
PC=0xf004c418
nPC=0xf004c41c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:36:26 2016

num_ifetches = 206100000
PC=0xf002a1dc
nPC=0xf002a1e0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:36:34 2016

num_ifetches = 206200000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:36:42 2016

num_ifetches = 206300000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:36:51 2016

num_ifetches = 206400000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:37:00 2016

num_ifetches = 206500000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:37:08 2016

num_ifetches = 206600000
PC=0xf0043e6c
nPC=0xf0043e70
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:37:17 2016

num_ifetches = 206700000
PC=0xf0043e80
nPC=0xf0043e84
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:37:26 2016

num_ifetches = 206800000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:37:34 2016

num_ifetches = 206900000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:37:42 2016

num_ifetches = 207000000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:37:51 2016

num_ifetches = 207100000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:38:00 2016

num_ifetches = 207200000
PC=0xf004c454
nPC=0xf004c458
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:38:09 2016

num_ifetches = 207300000
PC=0xf004c5dc
nPC=0xf004c5e0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:38:17 2016

num_ifetches = 207400000
PC=0xf004c3b4
nPC=0xf004c3b8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:38:26 2016

num_ifetches = 207500000
PC=0xf00093f8
nPC=0xf00093fc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:38:35 2016

num_ifetches = 207600000
PC=0xf0043ebc
nPC=0xf0043ec0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:38:44 2016

num_ifetches = 207700000
PC=0xf0043e98
nPC=0xf0043e9c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:38:52 2016

num_ifetches = 207800000
PC=0xf004c4d0
nPC=0xf004c4d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:39:01 2016

num_ifetches = 207900000
PC=0xf004c51c
nPC=0xf004c520
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:39:10 2016

num_ifetches = 208000000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:39:18 2016

num_ifetches = 208100000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:39:26 2016

num_ifetches = 208200000
PC=0xf000a150
nPC=0xf000a154
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:39:35 2016

num_ifetches = 208300000
PC=0xf00093e0
nPC=0xf00093e4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:39:43 2016

num_ifetches = 208400000
PC=0xf00093e8
nPC=0xf00093ec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:39:52 2016

num_ifetches = 208500000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:40:00 2016

num_ifetches = 208600000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:40:09 2016

num_ifetches = 208700000
PC=0xf0008244
nPC=0xf0008248
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:40:17 2016

num_ifetches = 208800000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:40:26 2016

num_ifetches = 208900000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:40:34 2016

num_ifetches = 209000000
PC=0xf004c404
nPC=0xf004c408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:40:42 2016

num_ifetches = 209100000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:40:51 2016

num_ifetches = 209200000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:40:59 2016

num_ifetches = 209300000
PC=0xf0043e5c
nPC=0xf004c400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:41:07 2016

num_ifetches = 209400000
PC=0xf004c404
nPC=0xf004c408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:41:16 2016

num_ifetches = 209500000
PC=0xf0043e10
nPC=0xf0043e14
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:41:24 2016

num_ifetches = 209600000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:41:32 2016

num_ifetches = 209700000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:41:41 2016

num_ifetches = 209800000
PC=0xf004c4c8
nPC=0xf004c4cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:41:49 2016

num_ifetches = 209900000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:41:57 2016

num_ifetches = 210000000
PC=0xf004c400
nPC=0xf004c404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:42:06 2016

num_ifetches = 210100000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:42:15 2016

num_ifetches = 210200000
PC=0xf0043e20
nPC=0xf0043e24
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:42:23 2016

num_ifetches = 210300000
PC=0xf0043e64
nPC=0xf0043e68
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:42:32 2016

num_ifetches = 210400000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:42:40 2016

num_ifetches = 210500000
PC=0xf0009420
nPC=0xf00cfbec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:42:49 2016

num_ifetches = 210600000
PC=0xf004c4a0
nPC=0xf004c4a4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:42:58 2016

num_ifetches = 210700000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:43:06 2016

num_ifetches = 210800000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:43:15 2016

num_ifetches = 210900000
PC=0xf0009420
nPC=0xf00cfbec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:43:24 2016

num_ifetches = 211000000
PC=0xf00093dc
nPC=0xf00cfbdc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:43:32 2016

num_ifetches = 211100000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:43:41 2016

num_ifetches = 211200000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:43:49 2016

num_ifetches = 211300000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:43:58 2016

num_ifetches = 211400000
PC=0xf00093dc
nPC=0xf00cfbdc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:44:06 2016

num_ifetches = 211500000
PC=0xf00cfbe0
nPC=0xf00cfbe4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:44:15 2016

num_ifetches = 211600000
PC=0xf00cfbe8
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:44:23 2016

num_ifetches = 211700000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:44:31 2016

num_ifetches = 211800000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:44:40 2016

num_ifetches = 211900000
PC=0xf00cfbe0
nPC=0xf00cfbe4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:44:49 2016

num_ifetches = 212000000
PC=0xf004c554
nPC=0xf004c558
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:44:58 2016

num_ifetches = 212100000
PC=0xf004c564
nPC=0xf004c568
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:45:07 2016

num_ifetches = 212200000
PC=0xf004c488
nPC=0xf004c48c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:45:15 2016

num_ifetches = 212300000
PC=0xf004c490
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:45:24 2016

num_ifetches = 212400000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:45:33 2016

num_ifetches = 212500000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:45:41 2016

num_ifetches = 212600000
PC=0xf004c444
nPC=0xf004c448
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:45:50 2016

num_ifetches = 212700000
PC=0xf004c51c
nPC=0xf004c520
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:45:59 2016

num_ifetches = 212800000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:46:07 2016

num_ifetches = 212900000
PC=0xf0043ee8
nPC=0xf0043d9c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:46:16 2016

num_ifetches = 213000000
PC=0xf004c550
nPC=0xf004c554
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:46:24 2016

num_ifetches = 213100000
PC=0xf00cfbd0
nPC=0xf00cfbd4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:46:33 2016

num_ifetches = 213200000
PC=0xf00cfbd8
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:46:41 2016

num_ifetches = 213300000
PC=0xf00cfc0c
nPC=0xf00cfc10
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:46:50 2016

num_ifetches = 213400000
PC=0xf002a0c8
nPC=0xf002a0cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:46:59 2016

num_ifetches = 213500000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:47:08 2016

num_ifetches = 213600000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:47:16 2016

num_ifetches = 213700000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:47:25 2016

num_ifetches = 213800000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:47:34 2016

num_ifetches = 213900000
PC=0xf00086e0
nPC=0xf00086e4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:47:43 2016

num_ifetches = 214000000
PC=0xf0043ebc
nPC=0xf0043ec0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:47:52 2016

num_ifetches = 214100000
PC=0xf0043ec4
nPC=0xf00cfbf8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:48:00 2016

num_ifetches = 214200000
PC=0xf00cfbfc
nPC=0xf00cfc00
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:48:10 2016

num_ifetches = 214300000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:48:18 2016

num_ifetches = 214400000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:48:27 2016

num_ifetches = 214500000
PC=0xf004c574
nPC=0xf004c578
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:48:36 2016

num_ifetches = 214600000
PC=0xf004c57c
nPC=0xf004c614
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:48:45 2016

num_ifetches = 214700000
PC=0xf00093fc
nPC=0xf0043ebc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:48:53 2016

num_ifetches = 214800000
PC=0xf0043ec0
nPC=0xf0043ec4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:49:02 2016

num_ifetches = 214900000
PC=0xf00cfbf8
nPC=0xf00cfbfc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:49:11 2016

num_ifetches = 215000000
PC=0xf00cfc00
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:49:19 2016

num_ifetches = 215100000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:49:28 2016

num_ifetches = 215200000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:49:36 2016

num_ifetches = 215300000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:49:45 2016

num_ifetches = 215400000
PC=0xf004c5c4
nPC=0xf004c5c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:49:54 2016

num_ifetches = 215500000
PC=0xf004c5cc
nPC=0xf004c5d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:50:02 2016

num_ifetches = 215600000
PC=0xf00cfc00
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:50:11 2016

num_ifetches = 215700000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:50:19 2016

num_ifetches = 215800000
PC=0xf0043e20
nPC=0xf0043e24
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:50:28 2016

num_ifetches = 215900000
PC=0xf0043e64
nPC=0xf0043e68
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:50:37 2016

num_ifetches = 216000000
PC=0xf0040644
nPC=0xf003ea80
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:50:46 2016

num_ifetches = 216100000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:50:55 2016

num_ifetches = 216200000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:51:03 2016

num_ifetches = 216300000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:51:12 2016

num_ifetches = 216400000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:51:21 2016

num_ifetches = 216500000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:51:30 2016

num_ifetches = 216600000
PC=0xf0043d9c
nPC=0xf0043da0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:51:38 2016

num_ifetches = 216700000
PC=0xf0043eec
nPC=0xf0043ef0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:51:47 2016

num_ifetches = 216800000
PC=0xf004c564
nPC=0xf004c568
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:51:55 2016

num_ifetches = 216900000
PC=0xf004c52c
nPC=0xf004c530
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:52:04 2016

num_ifetches = 217000000
PC=0xf004c54c
nPC=0xf004c550
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:52:12 2016

num_ifetches = 217100000
PC=0xf0043e90
nPC=0xf00cfbd0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:52:21 2016

num_ifetches = 217200000
PC=0xf00093dc
nPC=0xf00cfc04
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:52:30 2016

num_ifetches = 217300000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:52:38 2016

num_ifetches = 217400000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:52:47 2016

num_ifetches = 217500000
PC=0xf004c4c8
nPC=0xf004c4cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:52:55 2016

num_ifetches = 217600000
PC=0xf004c44c
nPC=0xf004c450
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:53:04 2016

num_ifetches = 217700000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:53:13 2016

num_ifetches = 217800000
PC=0xf004c424
nPC=0xf004c428
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:53:21 2016

num_ifetches = 217900000
PC=0xf004c40c
nPC=0xf004c410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:53:29 2016

num_ifetches = 218000000
PC=0xf004c414
nPC=0xf004c418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:53:38 2016

num_ifetches = 218100000
PC=0xf004c41c
nPC=0xf004c420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:53:46 2016

num_ifetches = 218200000
PC=0xf004c424
nPC=0xf004c428
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:53:55 2016

num_ifetches = 218300000
PC=0xf004c5bc
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:54:04 2016

num_ifetches = 218400000
PC=0xf0039dc8
nPC=0xf0039dcc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:54:13 2016

num_ifetches = 218500000
PC=0xf00cfbec
nPC=0xf00cfbf0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:54:21 2016

num_ifetches = 218600000
PC=0xf0043e8c
nPC=0xf0043e90
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:54:30 2016

num_ifetches = 218700000
PC=0xf004c610
nPC=0xf004c524
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:54:39 2016

num_ifetches = 218800000
PC=0xf0043e70
nPC=0xf0043e80
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:54:47 2016

num_ifetches = 218900000
PC=0xf0043e84
nPC=0xf004c5b4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:54:56 2016

num_ifetches = 219000000
PC=0xf0004054
nPC=0xf0004058
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:55:05 2016

num_ifetches = 219100000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:55:14 2016

num_ifetches = 219200000
PC=0xf0009420
nPC=0xf00cfbec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:55:23 2016

num_ifetches = 219300000
PC=0xf004c4a0
nPC=0xf004c4a4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:55:32 2016

num_ifetches = 219400000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:55:40 2016

num_ifetches = 219500000
PC=0xf0043ed4
nPC=0xf0043e58
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:55:49 2016

num_ifetches = 219600000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:55:58 2016

num_ifetches = 219700000
PC=0xf00cfc04
nPC=0xf00cfc08
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:56:07 2016

num_ifetches = 219800000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:56:16 2016

num_ifetches = 219900000
PC=0xf0009420
nPC=0xf0043e60
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:56:25 2016

num_ifetches = 220000000
PC=0xf004c528
nPC=0xf004c52c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:56:34 2016

num_ifetches = 220100000
PC=0xf00093fc
nPC=0xf0043ebc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:56:43 2016

num_ifetches = 220200000
PC=0xf0043ec0
nPC=0xf0043ec4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:56:51 2016

num_ifetches = 220300000
PC=0xf004c3b0
nPC=0xf004c3b4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:57:00 2016

num_ifetches = 220400000
PC=0xf004c3b8
nPC=0xf004c3c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:57:09 2016

num_ifetches = 220500000
PC=0xf004c5d0
nPC=0xf004c5d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:57:18 2016

num_ifetches = 220600000
PC=0xf004c3a8
nPC=0xf004c3ac
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:57:27 2016

num_ifetches = 220700000
PC=0xf004c414
nPC=0xf004c418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:57:35 2016

num_ifetches = 220800000
PC=0xf0043eb4
nPC=0xf0043eb8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:57:44 2016

num_ifetches = 220900000
PC=0xf000a130
nPC=0xf000a134
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:57:53 2016

num_ifetches = 221000000
PC=0xf004c40c
nPC=0xf004c410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:58:02 2016

num_ifetches = 221100000
PC=0xf004c414
nPC=0xf004c418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:58:10 2016

num_ifetches = 221200000
PC=0xf0043eb4
nPC=0xf0043eb8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:58:19 2016

num_ifetches = 221300000
PC=0xf0009eec
nPC=0xf0009ef0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:58:28 2016

num_ifetches = 221400000
PC=0xf004c4c8
nPC=0xf004c4cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:58:37 2016

num_ifetches = 221500000
PC=0xf004c4d0
nPC=0xf004c4d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:58:46 2016

num_ifetches = 221600000
PC=0xf004c530
nPC=0xf004c54c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:58:54 2016

num_ifetches = 221700000
PC=0xf004c608
nPC=0xf004c60c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:59:03 2016

num_ifetches = 221800000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:59:11 2016

num_ifetches = 221900000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:59:20 2016

num_ifetches = 222000000
PC=0xf0008240
nPC=0xf0008244
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:59:29 2016

num_ifetches = 222100000
PC=0xf004c5cc
nPC=0xf004c5d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:59:38 2016

num_ifetches = 222200000
PC=0xf004c5d4
nPC=0xf004c5d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:59:47 2016

num_ifetches = 222300000
PC=0xf004c578
nPC=0xf004c57c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 00:59:55 2016

num_ifetches = 222400000
PC=0xf004c614
nPC=0xf004c618
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:00:04 2016

num_ifetches = 222500000
PC=0xf004c5cc
nPC=0xf004c5d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:00:12 2016

num_ifetches = 222600000
PC=0xf004c5d4
nPC=0xf004c5d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:00:21 2016

num_ifetches = 222700000
PC=0xf004c410
nPC=0xf004c414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:00:31 2016

num_ifetches = 222800000
PC=0xf004c418
nPC=0xf004c41c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:00:39 2016

num_ifetches = 222900000
PC=0xf0043eb8
nPC=0xf000a130
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:00:48 2016

num_ifetches = 223000000
PC=0xf00093dc
nPC=0xf004c40c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:00:57 2016

num_ifetches = 223100000
PC=0xf0043e68
nPC=0xf0043e6c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:01:05 2016

num_ifetches = 223200000
PC=0xf003ea80
nPC=0xf003ea84
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:01:14 2016

num_ifetches = 223300000
PC=0xf004c404
nPC=0xf004c408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:01:22 2016

num_ifetches = 223400000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:01:31 2016

num_ifetches = 223500000
PC=0xf004c498
nPC=0xf004c49c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:01:40 2016

num_ifetches = 223600000
PC=0xf00cfc1c
nPC=0xf0043ec8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:01:48 2016

num_ifetches = 223700000
PC=0xf0043ecc
nPC=0xf0043ed0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:01:57 2016

num_ifetches = 223800000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:02:06 2016

num_ifetches = 223900000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:02:15 2016

num_ifetches = 224000000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:02:23 2016

num_ifetches = 224100000
PC=0xf0043da0
nPC=0xf0043eec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:02:32 2016

num_ifetches = 224200000
PC=0xf004c558
nPC=0xf004c564
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:02:41 2016

num_ifetches = 224300000
PC=0xf004c568
nPC=0xf004c488
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:02:50 2016

num_ifetches = 224400000
PC=0xf004c48c
nPC=0xf004c490
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:02:59 2016

num_ifetches = 224500000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:03:07 2016

num_ifetches = 224600000
PC=0xf004e5d0
nPC=0xf004e5d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:03:16 2016

num_ifetches = 224700000
PC=0xf00cfbdc
nPC=0xf00cfbe0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:03:26 2016

num_ifetches = 224800000
PC=0xf00cfbe4
nPC=0xf00cfbe8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:03:35 2016

num_ifetches = 224900000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:03:44 2016

num_ifetches = 225000000
PC=0xf004c528
nPC=0xf004c52c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:03:53 2016

num_ifetches = 225100000
PC=0xf004c530
nPC=0xf004c54c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:04:02 2016

num_ifetches = 225200000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:04:12 2016

num_ifetches = 225300000
PC=0xf0009420
nPC=0xf0043e60
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:04:21 2016

num_ifetches = 225400000
PC=0xf004c5c0
nPC=0xf004c5c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:04:30 2016

num_ifetches = 225500000
PC=0xf004c450
nPC=0xf004c39c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:04:39 2016

num_ifetches = 225600000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:04:48 2016

num_ifetches = 225700000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:04:57 2016

num_ifetches = 225800000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:05:06 2016

num_ifetches = 225900000
PC=0xf0043e5c
nPC=0xf004c400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:05:15 2016

num_ifetches = 226000000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:05:24 2016

num_ifetches = 226100000
PC=0xf0043e10
nPC=0xf0043e14
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:05:33 2016

num_ifetches = 226200000
PC=0xf004c498
nPC=0xf004c49c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:05:41 2016

num_ifetches = 226300000
PC=0xf00f04e8
nPC=0xf00f04ec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:05:50 2016

num_ifetches = 226400000
PC=0xf004c530
nPC=0xf004c54c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:05:59 2016

num_ifetches = 226500000
PC=0xf004c550
nPC=0xf004c554
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:06:08 2016

num_ifetches = 226600000
PC=0xf004c558
nPC=0xf004c564
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:06:16 2016

num_ifetches = 226700000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:06:25 2016

num_ifetches = 226800000
PC=0xf00cfc04
nPC=0xf00cfc08
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:06:33 2016

num_ifetches = 226900000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:06:42 2016

num_ifetches = 227000000
PC=0xf00cfbf8
nPC=0xf00cfbfc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:06:51 2016

num_ifetches = 227100000
PC=0xf00cfc00
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:07:00 2016

num_ifetches = 227200000
PC=0xf004c3cc
nPC=0xf004c454
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:07:09 2016

num_ifetches = 227300000
PC=0xf004c458
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:07:18 2016

num_ifetches = 227400000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:07:26 2016

num_ifetches = 227500000
PC=0xf004e9d4
nPC=0xf004e9e4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:07:35 2016

num_ifetches = 227600000
PC=0xf004c454
nPC=0xf004c458
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:07:44 2016

num_ifetches = 227700000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:07:52 2016

num_ifetches = 227800000
PC=0xf00cfbfc
nPC=0xf00cfc00
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:08:01 2016

num_ifetches = 227900000
PC=0xf004c614
nPC=0xf004c618
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:08:10 2016

num_ifetches = 228000000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:08:18 2016

num_ifetches = 228100000
PC=0xf0043ec4
nPC=0xf00cfbf8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:08:27 2016

num_ifetches = 228200000
PC=0xf00cfbfc
nPC=0xf00cfc00
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:08:35 2016

num_ifetches = 228300000
PC=0xf004e520
nPC=0xf004e524
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:08:44 2016

num_ifetches = 228400000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:08:54 2016

num_ifetches = 228500000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:09:03 2016

num_ifetches = 228600000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:09:13 2016

num_ifetches = 228700000
PC=0xf0009420
nPC=0xf00cfbec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:09:21 2016

num_ifetches = 228800000
PC=0xf004c404
nPC=0xf004c408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:09:30 2016

num_ifetches = 228900000
PC=0xf0043ecc
nPC=0xf0043ed0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:09:38 2016

num_ifetches = 229000000
PC=0xf00cfbe4
nPC=0xf00cfbe8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:09:47 2016

num_ifetches = 229100000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:09:56 2016

num_ifetches = 229200000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:10:05 2016

num_ifetches = 229300000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:10:13 2016

num_ifetches = 229400000
PC=0xf004c550
nPC=0xf004c554
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:10:22 2016

num_ifetches = 229500000
PC=0xf004c558
nPC=0xf004c564
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:10:31 2016

num_ifetches = 229600000
PC=0xf00cfbd8
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:10:40 2016

num_ifetches = 229700000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:10:49 2016

num_ifetches = 229800000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:10:58 2016

num_ifetches = 229900000
PC=0xf00cfc00
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:11:07 2016

num_ifetches = 230000000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:11:16 2016

num_ifetches = 230100000
PC=0xf004c458
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:11:24 2016

num_ifetches = 230200000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:11:33 2016

num_ifetches = 230300000
PC=0xf004c618
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:11:42 2016

num_ifetches = 230400000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:11:51 2016

num_ifetches = 230500000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:12:00 2016

num_ifetches = 230600000
PC=0xf0043eb8
nPC=0xf000a130
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:12:09 2016

num_ifetches = 230700000
PC=0xf00093dc
nPC=0xf004c40c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:12:17 2016

num_ifetches = 230800000
PC=0xf004c4d0
nPC=0xf004c4d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:12:26 2016

num_ifetches = 230900000
PC=0xf004c4d8
nPC=0xf004c4dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:12:34 2016

num_ifetches = 231000000
PC=0xf004c500
nPC=0xf004c504
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:12:43 2016

num_ifetches = 231100000
PC=0xf0043e10
nPC=0xf0043e14
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:12:53 2016

num_ifetches = 231200000
PC=0xf0043ecc
nPC=0xf0043ed0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:13:01 2016

num_ifetches = 231300000
PC=0xf0043ed4
nPC=0xf0043e58
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:13:10 2016

num_ifetches = 231400000
PC=0xf0043e5c
nPC=0xf004c400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:13:18 2016

num_ifetches = 231500000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:13:27 2016

num_ifetches = 231600000
PC=0xf004c48c
nPC=0xf004c490
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:13:37 2016

num_ifetches = 231700000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:13:45 2016

num_ifetches = 231800000
PC=0xf0043ef0
nPC=0xf0043ef4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:13:54 2016

num_ifetches = 231900000
PC=0xf0043ef8
nPC=0xf0043e08
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:14:03 2016

num_ifetches = 232000000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:14:12 2016

num_ifetches = 232100000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:14:21 2016

num_ifetches = 232200000
PC=0xf004c3b0
nPC=0xf004c3b4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:14:29 2016

num_ifetches = 232300000
PC=0xf004c5c8
nPC=0xf004c5cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:14:38 2016

num_ifetches = 232400000
PC=0xf004c56c
nPC=0xf004c570
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:14:47 2016

num_ifetches = 232500000
PC=0xf004c574
nPC=0xf004c578
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:14:55 2016

num_ifetches = 232600000
PC=0xf00093f4
nPC=0xf00093f8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:15:04 2016

num_ifetches = 232700000
PC=0xf00093fc
nPC=0xf0043ebc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:15:13 2016

num_ifetches = 232800000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:15:22 2016

num_ifetches = 232900000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:15:31 2016

num_ifetches = 233000000
PC=0xf000a150
nPC=0xf000a154
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:15:39 2016

num_ifetches = 233100000
PC=0xf004c424
nPC=0xf004c428
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:15:48 2016

num_ifetches = 233200000
PC=0xf004c444
nPC=0xf004c448
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:15:57 2016

num_ifetches = 233300000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:16:05 2016

num_ifetches = 233400000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:16:14 2016

num_ifetches = 233500000
PC=0xf004c5f0
nPC=0xf004c608
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:16:23 2016

num_ifetches = 233600000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:16:31 2016

num_ifetches = 233700000
PC=0xf00cfc00
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:16:40 2016

num_ifetches = 233800000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:16:48 2016

num_ifetches = 233900000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:16:57 2016

num_ifetches = 234000000
PC=0xf004c574
nPC=0xf004c578
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:17:07 2016

num_ifetches = 234100000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:17:15 2016

num_ifetches = 234200000
PC=0xf004c41c
nPC=0xf004c420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:17:24 2016

num_ifetches = 234300000
PC=0xf004c424
nPC=0xf004c428
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:17:32 2016

num_ifetches = 234400000
PC=0xf004c444
nPC=0xf004c448
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:17:41 2016

num_ifetches = 234500000
PC=0xf004c44c
nPC=0xf004c450
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:17:50 2016

num_ifetches = 234600000
PC=0xf004c39c
nPC=0xf004c3a0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:18:00 2016

num_ifetches = 234700000
PC=0xf00093dc
nPC=0xf004c40c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:18:08 2016

num_ifetches = 234800000
PC=0xf004c410
nPC=0xf004c414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:18:18 2016

num_ifetches = 234900000
PC=0xf004c418
nPC=0xf004c41c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:18:27 2016

num_ifetches = 235000000
PC=0xf0043e84
nPC=0xf004c5b4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:18:36 2016

num_ifetches = 235100000
PC=0xf0043ecc
nPC=0xf0043ed0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:18:45 2016

num_ifetches = 235200000
PC=0xf0043ed4
nPC=0xf0043e58
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:18:54 2016

num_ifetches = 235300000
PC=0xf0043e5c
nPC=0xf004c400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:19:02 2016

num_ifetches = 235400000
PC=0xf004c404
nPC=0xf004c408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:19:11 2016

num_ifetches = 235500000
PC=0xf0043ecc
nPC=0xf0043ed0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:19:19 2016

num_ifetches = 235600000
PC=0xf0043ed4
nPC=0xf0043e58
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:19:28 2016

num_ifetches = 235700000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:19:37 2016

num_ifetches = 235800000
PC=0xf00cfbd8
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:19:46 2016

num_ifetches = 235900000
PC=0xf00cfc0c
nPC=0xf00cfc10
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:19:55 2016

num_ifetches = 236000000
PC=0xf0009420
nPC=0xf0043e60
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:20:04 2016

num_ifetches = 236100000
PC=0xf004c528
nPC=0xf004c52c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:20:13 2016

num_ifetches = 236200000
PC=0xf004c3cc
nPC=0xf004c454
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:20:22 2016

num_ifetches = 236300000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:20:31 2016

num_ifetches = 236400000
PC=0xf0043e1c
nPC=0xf0043e20
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:20:40 2016

num_ifetches = 236500000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:20:48 2016

num_ifetches = 236600000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:20:58 2016

num_ifetches = 236700000
PC=0xf00093f4
nPC=0xf00093f8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:21:06 2016

num_ifetches = 236800000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:21:14 2016

num_ifetches = 236900000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:21:23 2016

num_ifetches = 237000000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:21:31 2016

num_ifetches = 237100000
PC=0xf000a150
nPC=0xf000a154
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:21:40 2016

num_ifetches = 237200000
PC=0xf004c424
nPC=0xf004c428
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:21:49 2016

num_ifetches = 237300000
PC=0xf000a138
nPC=0xf000a13c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:21:57 2016

num_ifetches = 237400000
PC=0xf000a140
nPC=0xf000a144
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:22:07 2016

num_ifetches = 237500000
PC=0xf004c4d8
nPC=0xf004c4dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:22:15 2016

num_ifetches = 237600000
PC=0xf00cfbf4
nPC=0xf0043e94
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:22:24 2016

num_ifetches = 237700000
PC=0xf004c4c8
nPC=0xf004c4cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:22:32 2016

num_ifetches = 237800000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:22:41 2016

num_ifetches = 237900000
PC=0xf004c400
nPC=0xf004c404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:22:50 2016

num_ifetches = 238000000
PC=0xf004c408
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:22:59 2016

num_ifetches = 238100000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:23:08 2016

num_ifetches = 238200000
PC=0xf00cfc14
nPC=0xf00cfc18
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:23:17 2016

num_ifetches = 238300000
PC=0xf00cfc1c
nPC=0xf0043ec8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:23:26 2016

num_ifetches = 238400000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:23:34 2016

num_ifetches = 238500000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:23:43 2016

num_ifetches = 238600000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:23:52 2016

num_ifetches = 238700000
PC=0xf0009420
nPC=0xf0043e88
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:24:01 2016

num_ifetches = 238800000
PC=0xf0043e8c
nPC=0xf0043e90
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:24:09 2016

num_ifetches = 238900000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:24:18 2016

num_ifetches = 239000000
PC=0xf00cfc04
nPC=0xf00cfc08
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:24:26 2016

num_ifetches = 239100000
PC=0xf0009420
nPC=0xf0043e88
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:24:35 2016

num_ifetches = 239200000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:24:44 2016

num_ifetches = 239300000
PC=0xf003ea50
nPC=0xf003ea54
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:24:53 2016

num_ifetches = 239400000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:25:02 2016

num_ifetches = 239500000
PC=0xf004c458
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:25:11 2016

num_ifetches = 239600000
PC=0xf00cfbf8
nPC=0xf00cfbfc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:25:20 2016

num_ifetches = 239700000
PC=0xf004c3b8
nPC=0xf004c3c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:25:28 2016

num_ifetches = 239800000
PC=0xf004c3cc
nPC=0xf004c454
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:25:37 2016

num_ifetches = 239900000
PC=0xf004c574
nPC=0xf004c578
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:25:45 2016

num_ifetches = 240000000
PC=0xf003af9c
nPC=0xf003afa0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:25:54 2016

num_ifetches = 240100000
PC=0xf0048940
nPC=0xf0048944
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:26:03 2016

num_ifetches = 240200000
PC=0xf000a138
nPC=0xf000a13c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:26:11 2016

num_ifetches = 240300000
PC=0xf0043e6c
nPC=0xf0043e70
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:26:21 2016

num_ifetches = 240400000
PC=0xf004c4dc
nPC=0xf004c500
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:26:29 2016

num_ifetches = 240500000
PC=0xf004c504
nPC=0xf004c508
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:26:38 2016

num_ifetches = 240600000
PC=0xf004c54c
nPC=0xf004c550
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:26:46 2016

num_ifetches = 240700000
PC=0xf0043d98
nPC=0xf0043e18
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:26:55 2016

num_ifetches = 240800000
PC=0xf004c4a4
nPC=0xf004c4a8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:27:04 2016

num_ifetches = 240900000
PC=0xf00093dc
nPC=0xf0043e10
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:27:12 2016

num_ifetches = 241000000
PC=0xf0043e14
nPC=0xf0043d94
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:27:21 2016

num_ifetches = 241100000
PC=0xf004c49c
nPC=0xf004c4a0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:27:30 2016

num_ifetches = 241200000
PC=0xf004c4a4
nPC=0xf004c4a8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:27:38 2016

num_ifetches = 241300000
PC=0xf004c4c8
nPC=0xf004c4cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:27:47 2016

num_ifetches = 241400000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:27:56 2016

num_ifetches = 241500000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:28:04 2016

num_ifetches = 241600000
PC=0xf00cfc1c
nPC=0xf0043ec8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:28:13 2016

num_ifetches = 241700000
PC=0xf0043ecc
nPC=0xf0043ed0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:28:22 2016

num_ifetches = 241800000
PC=0xf0043ed4
nPC=0xf0043e58
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:28:31 2016

num_ifetches = 241900000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:28:39 2016

num_ifetches = 242000000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:28:48 2016

num_ifetches = 242100000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:28:57 2016

num_ifetches = 242200000
PC=0xf004c414
nPC=0xf004c418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:29:05 2016

num_ifetches = 242300000
PC=0xf0043e80
nPC=0xf0043e84
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:29:14 2016

num_ifetches = 242400000
PC=0xf00cfbd8
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:29:23 2016

num_ifetches = 242500000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:29:31 2016

num_ifetches = 242600000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:29:40 2016

num_ifetches = 242700000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:29:48 2016

num_ifetches = 242800000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:29:57 2016

num_ifetches = 242900000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:30:05 2016

num_ifetches = 243000000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:30:13 2016

num_ifetches = 243100000
PC=0xf00cfc00
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:30:22 2016

num_ifetches = 243200000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:30:31 2016

num_ifetches = 243300000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:30:40 2016

num_ifetches = 243400000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:30:49 2016

num_ifetches = 243500000
PC=0xf00093dc
nPC=0xf00cfc04
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:30:57 2016

num_ifetches = 243600000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:31:06 2016

num_ifetches = 243700000
PC=0xf00093ec
nPC=0xf00093f0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:31:15 2016

num_ifetches = 243800000
PC=0xf004c450
nPC=0xf004c39c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:31:24 2016

num_ifetches = 243900000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:31:33 2016

num_ifetches = 244000000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:31:42 2016

num_ifetches = 244100000
PC=0xf000a144
nPC=0xf000a150
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:31:51 2016

num_ifetches = 244200000
PC=0xf00cfbf0
nPC=0xf00cfbf4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:32:00 2016

num_ifetches = 244300000
PC=0xf0043e94
nPC=0xf0043e98
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:32:09 2016

num_ifetches = 244400000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:32:18 2016

num_ifetches = 244500000
PC=0xf0009420
nPC=0xf00cfbec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:32:27 2016

num_ifetches = 244600000
PC=0xf00cfbf0
nPC=0xf00cfbf4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:32:36 2016

num_ifetches = 244700000
PC=0xf0043e0c
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:32:44 2016

num_ifetches = 244800000
PC=0xf004c500
nPC=0xf004c504
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:32:53 2016

num_ifetches = 244900000
PC=0xf0043e98
nPC=0xf0043e9c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:33:01 2016

num_ifetches = 245000000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:33:10 2016

num_ifetches = 245100000
PC=0xf004c4a4
nPC=0xf004c4a8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:33:19 2016

num_ifetches = 245200000
PC=0xf004c610
nPC=0xf004c524
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:33:28 2016

num_ifetches = 245300000
PC=0xf004c3b8
nPC=0xf004c3c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:33:37 2016

num_ifetches = 245400000
PC=0xf00cfbf0
nPC=0xf00cfbf4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:33:46 2016

num_ifetches = 245500000
PC=0xf004c4a8
nPC=0xf004c4c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:33:55 2016

num_ifetches = 245600000
PC=0xf004c4cc
nPC=0xf004c4d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:34:03 2016

num_ifetches = 245700000
PC=0xf004c4d4
nPC=0xf004c4d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:34:13 2016

num_ifetches = 245800000
PC=0xf00093dc
nPC=0xf00cfbdc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:34:22 2016

num_ifetches = 245900000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:34:31 2016

num_ifetches = 246000000
PC=0xf0009420
nPC=0xf00cfc14
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:34:40 2016

num_ifetches = 246100000
PC=0xf0043ef8
nPC=0xf0043e08
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:34:48 2016

num_ifetches = 246200000
PC=0xf0043e0c
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:34:57 2016

num_ifetches = 246300000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:35:05 2016

num_ifetches = 246400000
PC=0xf004c524
nPC=0xf004c528
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:35:14 2016

num_ifetches = 246500000
PC=0xf004c52c
nPC=0xf004c530
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:35:23 2016

num_ifetches = 246600000
PC=0xf004c54c
nPC=0xf004c550
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:35:32 2016

num_ifetches = 246700000
PC=0xf0043e90
nPC=0xf00cfbd0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:35:40 2016

num_ifetches = 246800000
PC=0xf00cfbd4
nPC=0xf00cfbd8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:35:49 2016

num_ifetches = 246900000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:35:57 2016

num_ifetches = 247000000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:36:06 2016

num_ifetches = 247100000
PC=0xf004a2c4
nPC=0xf004a2c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:36:15 2016

num_ifetches = 247200000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:36:24 2016

num_ifetches = 247300000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:36:32 2016

num_ifetches = 247400000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:36:41 2016

num_ifetches = 247500000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:36:49 2016

num_ifetches = 247600000
PC=0xf004c3c8
nPC=0xf004c3cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:36:57 2016

num_ifetches = 247700000
PC=0xf004c454
nPC=0xf004c458
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:37:06 2016

num_ifetches = 247800000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:37:15 2016

num_ifetches = 247900000
PC=0xf00f0468
nPC=0xf00f046c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:37:24 2016

num_ifetches = 248000000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:37:32 2016

num_ifetches = 248100000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:37:41 2016

num_ifetches = 248200000
PC=0xf00093dc
nPC=0xf00cfbdc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:37:50 2016

num_ifetches = 248300000
PC=0xf00cfbe0
nPC=0xf00cfbe4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:37:58 2016

num_ifetches = 248400000
PC=0xf00093ec
nPC=0xf00093f0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:38:07 2016

num_ifetches = 248500000
PC=0xf00093f4
nPC=0xf00093f8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:38:16 2016

num_ifetches = 248600000
PC=0xf004c3a0
nPC=0xf004c3a4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:38:25 2016

num_ifetches = 248700000
PC=0xf000a138
nPC=0xf000a13c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:38:33 2016

num_ifetches = 248800000
PC=0xf000a140
nPC=0xf000a144
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:38:42 2016

num_ifetches = 248900000
PC=0xf000a150
nPC=0xf000a154
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:38:51 2016

num_ifetches = 249000000
PC=0xf004c424
nPC=0xf004c428
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:39:00 2016

num_ifetches = 249100000
PC=0xf004c5bc
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:39:08 2016

num_ifetches = 249200000
PC=0xf0043eb4
nPC=0xf0043eb8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:39:17 2016

num_ifetches = 249300000
PC=0xf0043ec8
nPC=0xf0043ecc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:39:26 2016

num_ifetches = 249400000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:39:35 2016

num_ifetches = 249500000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:39:43 2016

num_ifetches = 249600000
PC=0xf0043ef8
nPC=0xf0043e08
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:39:52 2016

num_ifetches = 249700000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:40:01 2016

num_ifetches = 249800000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:40:10 2016

num_ifetches = 249900000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:40:19 2016

num_ifetches = 250000000
PC=0xf004c3b8
nPC=0xf004c3c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:40:28 2016

num_ifetches = 250100000
PC=0xf004c5d0
nPC=0xf004c5d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:40:36 2016

num_ifetches = 250200000
PC=0xf004c574
nPC=0xf004c578
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:40:45 2016

num_ifetches = 250300000
PC=0xf004c57c
nPC=0xf004c614
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:40:54 2016

num_ifetches = 250400000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:41:03 2016

num_ifetches = 250500000
PC=0xf000a138
nPC=0xf000a13c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:41:12 2016

num_ifetches = 250600000
PC=0xf004c414
nPC=0xf004c418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:41:21 2016

num_ifetches = 250700000
PC=0xf004c41c
nPC=0xf004c420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:41:29 2016

num_ifetches = 250800000
PC=0xf004c5b4
nPC=0xf004c5b8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:41:38 2016

num_ifetches = 250900000
PC=0xf004c5bc
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:41:47 2016

num_ifetches = 251000000
PC=0xf0043d98
nPC=0xf0043e18
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:41:56 2016

num_ifetches = 251100000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:42:04 2016

num_ifetches = 251200000
PC=0xf0009420
nPC=0xf0043e60
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:42:13 2016

num_ifetches = 251300000
PC=0xf0043e70
nPC=0xf0043e80
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:42:22 2016

num_ifetches = 251400000
PC=0xf0043e84
nPC=0xf004c5b4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:42:31 2016

num_ifetches = 251500000
PC=0xf00093dc
nPC=0xf004c40c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:42:40 2016

num_ifetches = 251600000
PC=0xf00093dc
nPC=0xf004c494
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:42:48 2016

num_ifetches = 251700000
PC=0xf004c498
nPC=0xf004c49c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:42:57 2016

num_ifetches = 251800000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:43:06 2016

num_ifetches = 251900000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:43:14 2016

num_ifetches = 252000000
PC=0xf0043ef0
nPC=0xf0043ef4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:43:23 2016

num_ifetches = 252100000
PC=0xf0043ef8
nPC=0xf0043e08
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:43:31 2016

num_ifetches = 252200000
PC=0xf0043e0c
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:43:41 2016

num_ifetches = 252300000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:43:50 2016

num_ifetches = 252400000
PC=0xf0043e60
nPC=0xf0043e64
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:43:58 2016

num_ifetches = 252500000
PC=0xf0043ee4
nPC=0xf0043ee8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:44:07 2016

num_ifetches = 252600000
PC=0xf0043d9c
nPC=0xf0043da0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:44:16 2016

num_ifetches = 252700000
PC=0xf004c554
nPC=0xf004c558
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:44:25 2016

num_ifetches = 252800000
PC=0xf0024cdc
nPC=0xf0024ce0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:44:34 2016

num_ifetches = 252900000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:44:43 2016

num_ifetches = 253000000
PC=0xf004c608
nPC=0xf004c60c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:44:52 2016

num_ifetches = 253100000
PC=0xf00cfc00
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:45:01 2016

num_ifetches = 253200000
PC=0xf004c618
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:45:10 2016

num_ifetches = 253300000
PC=0xf0039e68
nPC=0xf0039e6c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:45:18 2016

num_ifetches = 253400000
PC=0xf000a140
nPC=0xf000a144
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:45:27 2016

num_ifetches = 253500000
PC=0xf000a150
nPC=0xf000a154
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:45:36 2016

num_ifetches = 253600000
PC=0xf00093e0
nPC=0xf00093e4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:45:45 2016

num_ifetches = 253700000
PC=0xf00093e8
nPC=0xf00093ec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:45:55 2016

num_ifetches = 253800000
PC=0xf0043e68
nPC=0xf0043e6c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:46:03 2016

num_ifetches = 253900000
PC=0xf0043e70
nPC=0xf0043e80
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:46:12 2016

num_ifetches = 254000000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:46:21 2016

num_ifetches = 254100000
PC=0xf00093ec
nPC=0xf00093f0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:46:30 2016

num_ifetches = 254200000
PC=0xf00093f4
nPC=0xf00093f8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:46:39 2016

num_ifetches = 254300000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:46:48 2016

num_ifetches = 254400000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:46:57 2016

num_ifetches = 254500000
PC=0xf004c5e0
nPC=0xf004c5e4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:47:05 2016

num_ifetches = 254600000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:47:14 2016

num_ifetches = 254700000
PC=0xf0043ec4
nPC=0xf00cfbf8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:47:22 2016

num_ifetches = 254800000
PC=0xf00cfbfc
nPC=0xf00cfc00
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:47:31 2016

num_ifetches = 254900000
PC=0xf004d55c
nPC=0xf003b654
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:47:40 2016

num_ifetches = 255000000
PC=0xf00093e4
nPC=0xf00093e8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:47:49 2016

num_ifetches = 255100000
PC=0xf004c448
nPC=0xf004c44c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:47:57 2016

num_ifetches = 255200000
PC=0xf004c450
nPC=0xf004c39c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:48:06 2016

num_ifetches = 255300000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:48:15 2016

num_ifetches = 255400000
PC=0xf000a13c
nPC=0xf000a140
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:48:25 2016

num_ifetches = 255500000
PC=0xf004c4d4
nPC=0xf004c4d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:48:34 2016

num_ifetches = 255600000
PC=0xf00cfbf0
nPC=0xf00cfbf4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:48:42 2016

num_ifetches = 255700000
PC=0xf0043e94
nPC=0xf0043e98
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:48:50 2016

num_ifetches = 255800000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:48:59 2016

num_ifetches = 255900000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:49:08 2016

num_ifetches = 256000000
PC=0xf0043e20
nPC=0xf0043e24
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:49:17 2016

num_ifetches = 256100000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:49:26 2016

num_ifetches = 256200000
PC=0xf0009420
nPC=0xf00cfc14
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:49:35 2016

num_ifetches = 256300000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:49:44 2016

num_ifetches = 256400000
PC=0xf004c4d8
nPC=0xf004c4dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:49:54 2016

num_ifetches = 256500000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:50:02 2016

num_ifetches = 256600000
PC=0xf004c48c
nPC=0xf004c490
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:50:11 2016

num_ifetches = 256700000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:50:20 2016

num_ifetches = 256800000
PC=0xf0043e64
nPC=0xf0043ee4
trap_vector=0x8
==============================================

==============================================
Real time = Sun Aug  7 01:50:29 2016

num_ifetches = 256900000
PC=0xf0043ee8
nPC=0xf0043d9c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:50:38 2016

num_ifetches = 257000000
PC=0xf004c524
nPC=0xf004c528
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:50:47 2016

num_ifetches = 257100000
PC=0xf004c5e8
nPC=0xf004c5ec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:50:56 2016

num_ifetches = 257200000
PC=0xf0043e20
nPC=0xf0043e24
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:51:04 2016

num_ifetches = 257300000
PC=0xf0043e64
nPC=0xf0043e68
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:51:13 2016

num_ifetches = 257400000
PC=0xf004c4d4
nPC=0xf004c4d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:51:21 2016

num_ifetches = 257500000
PC=0xf004c4dc
nPC=0xf004c500
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:51:30 2016

num_ifetches = 257600000
PC=0xf004c504
nPC=0xf004c508
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:51:39 2016

num_ifetches = 257700000
PC=0xf0043e14
nPC=0xf0043d94
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:51:48 2016

num_ifetches = 257800000
PC=0xf004c49c
nPC=0xf004c4a0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:51:57 2016

num_ifetches = 257900000
PC=0xf004c4a4
nPC=0xf004c4a8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:52:05 2016

num_ifetches = 258000000
PC=0xf004c4c8
nPC=0xf004c4cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:52:14 2016

num_ifetches = 258100000
PC=0xf0043e14
nPC=0xf0043d94
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:52:23 2016

num_ifetches = 258200000
PC=0xf004c49c
nPC=0xf004c4a0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:52:31 2016

num_ifetches = 258300000
PC=0xf004c4a4
nPC=0xf004c4a8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:52:40 2016

num_ifetches = 258400000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:52:48 2016

num_ifetches = 258500000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:52:57 2016

num_ifetches = 258600000
PC=0xf00cfc14
nPC=0xf00cfc18
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:53:05 2016

num_ifetches = 258700000
PC=0xf0043e08
nPC=0xf0043e0c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:53:14 2016

num_ifetches = 258800000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:53:22 2016

num_ifetches = 258900000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:53:31 2016

num_ifetches = 259000000
PC=0xf00cfc14
nPC=0xf00cfc18
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:53:40 2016

num_ifetches = 259100000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:53:49 2016

num_ifetches = 259200000
PC=0xf004c454
nPC=0xf004c458
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:53:57 2016

num_ifetches = 259300000
PC=0xf004c5dc
nPC=0xf004c5e0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:54:06 2016

num_ifetches = 259400000
PC=0xf00093f8
nPC=0xf00093fc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:54:15 2016

num_ifetches = 259500000
PC=0xf0009420
nPC=0xf004c56c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:54:23 2016

num_ifetches = 259600000
PC=0xf00093e8
nPC=0xf00093ec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:54:32 2016

num_ifetches = 259700000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:54:41 2016

num_ifetches = 259800000
PC=0xf0043e70
nPC=0xf0043e80
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:54:51 2016

num_ifetches = 259900000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:54:59 2016

num_ifetches = 260000000
PC=0xf004c610
nPC=0xf004c524
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:55:08 2016

num_ifetches = 260100000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:55:16 2016

num_ifetches = 260200000
PC=0xf0043e1c
nPC=0xf0043e20
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:55:25 2016

num_ifetches = 260300000
PC=0xf0043e24
nPC=0xf0043e64
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:55:34 2016

num_ifetches = 260400000
PC=0xf00f04fc
nPC=0xf00f0500
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:55:43 2016

num_ifetches = 260500000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:55:52 2016

num_ifetches = 260600000
PC=0xf00cfbdc
nPC=0xf00cfbe0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:56:00 2016

num_ifetches = 260700000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:56:09 2016

num_ifetches = 260800000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:56:17 2016

num_ifetches = 260900000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:56:26 2016

num_ifetches = 261000000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:56:35 2016

num_ifetches = 261100000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:56:45 2016

num_ifetches = 261200000
PC=0xf004c3b8
nPC=0xf004c3c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:56:54 2016

num_ifetches = 261300000
PC=0xf004c3cc
nPC=0xf004c454
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:57:03 2016

num_ifetches = 261400000
PC=0xf004c458
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:57:11 2016

num_ifetches = 261500000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:57:19 2016

num_ifetches = 261600000
PC=0xf004ef7c
nPC=0xf004ef94
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:57:28 2016

num_ifetches = 261700000
PC=0xf004c3a4
nPC=0xf004c3a8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:57:36 2016

num_ifetches = 261800000
PC=0xf00093e8
nPC=0xf00093ec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:57:45 2016

num_ifetches = 261900000
PC=0xf00093f0
nPC=0xf00093f4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:57:54 2016

num_ifetches = 262000000
PC=0xf00093f8
nPC=0xf00093fc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:58:03 2016

num_ifetches = 262100000
PC=0xf0009420
nPC=0xf004c56c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:58:11 2016

num_ifetches = 262200000
PC=0xf004c570
nPC=0xf004c574
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:58:20 2016

num_ifetches = 262300000
PC=0xf004c578
nPC=0xf004c57c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:58:29 2016

num_ifetches = 262400000
PC=0xf004c418
nPC=0xf004c41c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:58:38 2016

num_ifetches = 262500000
PC=0xf0043eb8
nPC=0xf000a130
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:58:47 2016

num_ifetches = 262600000
PC=0xf000a134
nPC=0xf000a138
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:58:56 2016

num_ifetches = 262700000
PC=0xf004c508
nPC=0xf004c50c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:59:05 2016

num_ifetches = 262800000
PC=0xf004f09c
nPC=0xf004f0a0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:59:14 2016

num_ifetches = 262900000
PC=0xf0043e68
nPC=0xf0043e6c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:59:22 2016

num_ifetches = 263000000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:59:31 2016

num_ifetches = 263100000
PC=0xf00cfbd4
nPC=0xf00cfbd8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:59:39 2016

num_ifetches = 263200000
PC=0xf004c52c
nPC=0xf004c530
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:59:48 2016

num_ifetches = 263300000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 01:59:56 2016

num_ifetches = 263400000
PC=0xf004c60c
nPC=0xf004c610
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:00:05 2016

num_ifetches = 263500000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:00:13 2016

num_ifetches = 263600000
PC=0xf00086c8
nPC=0xf00086cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:00:22 2016

num_ifetches = 263700000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:00:31 2016

num_ifetches = 263800000
PC=0xf00093dc
nPC=0xf004c5c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:00:40 2016

num_ifetches = 263900000
PC=0xf004c5c4
nPC=0xf004c5c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:00:48 2016

num_ifetches = 264000000
PC=0xf004c39c
nPC=0xf004c3a0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:00:56 2016

num_ifetches = 264100000
PC=0xf00093e0
nPC=0xf00093e4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:01:05 2016

num_ifetches = 264200000
PC=0xf00093e8
nPC=0xf00093ec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:01:14 2016

num_ifetches = 264300000
PC=0xf000a140
nPC=0xf000a144
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:01:22 2016

num_ifetches = 264400000
PC=0xf004c41c
nPC=0xf004c420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:01:32 2016

num_ifetches = 264500000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:01:40 2016

num_ifetches = 264600000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:01:49 2016

num_ifetches = 264700000
PC=0xf00cfbe8
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:01:58 2016

num_ifetches = 264800000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:02:06 2016

num_ifetches = 264900000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:02:15 2016

num_ifetches = 265000000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:02:23 2016

num_ifetches = 265100000
PC=0xf00084ec
nPC=0xf00084f0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:02:32 2016

num_ifetches = 265200000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:02:41 2016

num_ifetches = 265300000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:02:50 2016

num_ifetches = 265400000
PC=0xf004c458
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:02:58 2016

num_ifetches = 265500000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:03:07 2016

num_ifetches = 265600000
PC=0xf004c5e8
nPC=0xf004c5ec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:03:16 2016

num_ifetches = 265700000
PC=0xf004c3cc
nPC=0xf004c454
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:03:25 2016

num_ifetches = 265800000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:03:33 2016

num_ifetches = 265900000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:03:42 2016

num_ifetches = 266000000
PC=0xf0043d9c
nPC=0xf0043da0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:03:51 2016

num_ifetches = 266100000
PC=0xf00093e8
nPC=0xf00093ec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:04:00 2016

num_ifetches = 266200000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:04:09 2016

num_ifetches = 266300000
PC=0xf004c4d8
nPC=0xf004c4dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:04:18 2016

num_ifetches = 266400000
PC=0xf0043e1c
nPC=0xf0043e20
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:04:27 2016

num_ifetches = 266500000
PC=0xf004c4c8
nPC=0xf004c4cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:04:35 2016

num_ifetches = 266600000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:04:44 2016

num_ifetches = 266700000
PC=0xf004c400
nPC=0xf004c404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:04:54 2016

num_ifetches = 266800000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:05:02 2016

num_ifetches = 266900000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:05:11 2016

num_ifetches = 267000000
PC=0xf0043ef4
nPC=0xf0043ef8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:05:20 2016

num_ifetches = 267100000
PC=0xf004c488
nPC=0xf004c48c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:05:29 2016

num_ifetches = 267200000
PC=0xf00cfc08
nPC=0xf00cfc0c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:05:37 2016

num_ifetches = 267300000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:05:46 2016

num_ifetches = 267400000
PC=0xf004c3b4
nPC=0xf004c3b8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:05:55 2016

num_ifetches = 267500000
PC=0xf004c3c8
nPC=0xf004c3cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:06:04 2016

num_ifetches = 267600000
PC=0xf004c5d4
nPC=0xf004c5d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:06:12 2016

num_ifetches = 267700000
PC=0xf00093dc
nPC=0xf004c5c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:06:21 2016

num_ifetches = 267800000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:06:30 2016

num_ifetches = 267900000
PC=0xf00093e0
nPC=0xf00093e4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:06:39 2016

num_ifetches = 268000000
PC=0xf00093fc
nPC=0xf0043ebc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:06:48 2016

num_ifetches = 268100000
PC=0xf004c3a8
nPC=0xf004c3ac
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:06:57 2016

num_ifetches = 268200000
PC=0xf004c3b0
nPC=0xf004c3b4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:07:05 2016

num_ifetches = 268300000
PC=0xf004c5c8
nPC=0xf004c5cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:07:15 2016

num_ifetches = 268400000
PC=0xf004c3a0
nPC=0xf004c3a4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:07:24 2016

num_ifetches = 268500000
PC=0xf000a138
nPC=0xf000a13c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:07:32 2016

num_ifetches = 268600000
PC=0xf0043e64
nPC=0xf0043e68
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:07:41 2016

num_ifetches = 268700000
PC=0xf0043e6c
nPC=0xf0043e70
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:07:50 2016

num_ifetches = 268800000
PC=0xf0043e80
nPC=0xf0043e84
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:07:59 2016

num_ifetches = 268900000
PC=0xf0043eec
nPC=0xf0043ef0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:08:07 2016

num_ifetches = 269000000
PC=0xf004c564
nPC=0xf004c568
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:08:16 2016

num_ifetches = 269100000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:08:25 2016

num_ifetches = 269200000
PC=0xf00093dc
nPC=0xf004c40c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:08:34 2016

num_ifetches = 269300000
PC=0xf0043e68
nPC=0xf0043e6c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:08:43 2016

num_ifetches = 269400000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:08:51 2016

num_ifetches = 269500000
PC=0xf0043e1c
nPC=0xf0043e20
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:09:00 2016

num_ifetches = 269600000
PC=0xf00093dc
nPC=0xf0043e10
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:09:09 2016

num_ifetches = 269700000
PC=0xf0043eec
nPC=0xf0043ef0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:09:17 2016

num_ifetches = 269800000
PC=0xf0043ef4
nPC=0xf0043ef8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:09:26 2016

num_ifetches = 269900000
PC=0xf0043e08
nPC=0xf0043e0c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:09:35 2016

num_ifetches = 270000000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:09:44 2016

num_ifetches = 270100000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:09:52 2016

num_ifetches = 270200000
PC=0xf00cfbd4
nPC=0xf00cfbd8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:10:01 2016

num_ifetches = 270300000
PC=0xf004c52c
nPC=0xf004c530
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:10:10 2016

num_ifetches = 270400000
PC=0xf004c454
nPC=0xf004c458
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:10:18 2016

num_ifetches = 270500000
PC=0xf004c5dc
nPC=0xf004c5e0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:10:26 2016

num_ifetches = 270600000
PC=0xf004c5e4
nPC=0xf004c5e8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:10:35 2016

num_ifetches = 270700000
PC=0xf004c5ec
nPC=0xf004c5f0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:10:44 2016

num_ifetches = 270800000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:10:52 2016

num_ifetches = 270900000
PC=0xf004c5dc
nPC=0xf004c5e0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:11:00 2016

num_ifetches = 271000000
PC=0xf004c5e4
nPC=0xf004c5e8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:11:09 2016

num_ifetches = 271100000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:11:18 2016

num_ifetches = 271200000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:11:27 2016

num_ifetches = 271300000
PC=0xf004c5c0
nPC=0xf004c5c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:11:36 2016

num_ifetches = 271400000
PC=0xf004c5c8
nPC=0xf004c5cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:11:45 2016

num_ifetches = 271500000
PC=0xf004c5d0
nPC=0xf004c5d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:11:53 2016

num_ifetches = 271600000
PC=0xf004c5d8
nPC=0xf004c5dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:12:02 2016

num_ifetches = 271700000
PC=0xf004c3b0
nPC=0xf004c3b4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:12:10 2016

num_ifetches = 271800000
PC=0xf00093f4
nPC=0xf00093f8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:12:20 2016

num_ifetches = 271900000
PC=0xf004c490
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:12:28 2016

num_ifetches = 272000000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:12:37 2016

num_ifetches = 272100000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:12:46 2016

num_ifetches = 272200000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:12:55 2016

num_ifetches = 272300000
PC=0xf0009420
nPC=0xf004c56c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:13:04 2016

num_ifetches = 272400000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:13:14 2016

num_ifetches = 272500000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:13:22 2016

num_ifetches = 272600000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:13:31 2016

num_ifetches = 272700000
PC=0xf004c420
nPC=0xf004c424
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:13:40 2016

num_ifetches = 272800000
PC=0xf004c5b8
nPC=0xf004c5bc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:13:49 2016

num_ifetches = 272900000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:13:59 2016

num_ifetches = 273000000
PC=0xf0009420
nPC=0xf00cfbec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:14:07 2016

num_ifetches = 273100000
PC=0xf00cfbf0
nPC=0xf00cfbf4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:14:16 2016

num_ifetches = 273200000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:14:24 2016

num_ifetches = 273300000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:14:33 2016

num_ifetches = 273400000
PC=0xf004c4a0
nPC=0xf004c4a4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:14:41 2016

num_ifetches = 273500000
PC=0xf004c4a8
nPC=0xf004c4c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:14:50 2016

num_ifetches = 273600000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:14:59 2016

num_ifetches = 273700000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:15:07 2016

num_ifetches = 273800000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:15:15 2016

num_ifetches = 273900000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:15:24 2016

num_ifetches = 274000000
PC=0xf0043da0
nPC=0xf0043eec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:15:33 2016

num_ifetches = 274100000
PC=0xf004c558
nPC=0xf004c564
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:15:41 2016

num_ifetches = 274200000
PC=0xf00cfbd8
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:15:50 2016

num_ifetches = 274300000
PC=0xf000826c
nPC=0xf0008270
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:15:59 2016

num_ifetches = 274400000
PC=0xf004c60c
nPC=0xf004c610
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:16:07 2016

num_ifetches = 274500000
PC=0xf004c524
nPC=0xf004c528
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:16:16 2016

num_ifetches = 274600000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:16:25 2016

num_ifetches = 274700000
PC=0xf004c458
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:16:33 2016

num_ifetches = 274800000
PC=0xf004c52c
nPC=0xf004c530
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:16:42 2016

num_ifetches = 274900000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:16:50 2016

num_ifetches = 275000000
PC=0xf004c40c
nPC=0xf004c410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:16:59 2016

num_ifetches = 275100000
PC=0xf0043e6c
nPC=0xf0043e70
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:17:08 2016

num_ifetches = 275200000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:17:16 2016

num_ifetches = 275300000
PC=0xf004c48c
nPC=0xf004c490
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:17:24 2016

num_ifetches = 275400000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:17:33 2016

num_ifetches = 275500000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:17:41 2016

num_ifetches = 275600000
PC=0xf004c568
nPC=0xf004c488
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:17:49 2016

num_ifetches = 275700000
PC=0xf004c48c
nPC=0xf004c490
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:17:58 2016

num_ifetches = 275800000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:18:06 2016

num_ifetches = 275900000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:18:15 2016

num_ifetches = 276000000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:18:24 2016

num_ifetches = 276100000
PC=0xf0043da0
nPC=0xf0043eec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:18:32 2016

num_ifetches = 276200000
PC=0xf000823c
nPC=0xf0008240
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:18:41 2016

num_ifetches = 276300000
PC=0xf00cfc00
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:18:49 2016

num_ifetches = 276400000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:18:58 2016

num_ifetches = 276500000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:19:06 2016

num_ifetches = 276600000
PC=0xf004c5e0
nPC=0xf004c5e4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:19:14 2016

num_ifetches = 276700000
PC=0xf004c5e8
nPC=0xf004c5ec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:19:23 2016

num_ifetches = 276800000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:19:31 2016

num_ifetches = 276900000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:19:39 2016

num_ifetches = 277000000
PC=0xf00cfc00
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:19:48 2016

num_ifetches = 277100000
PC=0xf004c618
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:19:56 2016

num_ifetches = 277200000
PC=0xf0043ec0
nPC=0xf0043ec4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:20:05 2016

num_ifetches = 277300000
PC=0xf00cfbf8
nPC=0xf00cfbfc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:20:13 2016

num_ifetches = 277400000
PC=0xf00086c0
nPC=0xf00086c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:20:23 2016

num_ifetches = 277500000
PC=0xf01086ac
nPC=0xf01086b0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:20:32 2016

num_ifetches = 277600000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:20:40 2016

num_ifetches = 277700000
PC=0xf00cfbe8
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:20:48 2016

num_ifetches = 277800000
PC=0xf00cfc18
nPC=0xf00cfc1c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:20:57 2016

num_ifetches = 277900000
PC=0xf004c3ac
nPC=0xf004c3b0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:21:06 2016

num_ifetches = 278000000
PC=0xf004c3b4
nPC=0xf004c3b8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:21:14 2016

num_ifetches = 278100000
PC=0xf004c400
nPC=0xf004c404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:21:23 2016

num_ifetches = 278200000
PC=0xf004c488
nPC=0xf004c48c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:21:32 2016

num_ifetches = 278300000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:21:41 2016

num_ifetches = 278400000
PC=0xf0043e90
nPC=0xf00cfbd0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:21:49 2016

num_ifetches = 278500000
PC=0xf00cfbd4
nPC=0xf00cfbd8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:21:57 2016

num_ifetches = 278600000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:22:06 2016

num_ifetches = 278700000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:22:14 2016

num_ifetches = 278800000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:22:23 2016

num_ifetches = 278900000
PC=0xf0043ee4
nPC=0xf0043ee8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:22:32 2016

num_ifetches = 279000000
PC=0xf00f04a8
nPC=0xf00f04ac
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:22:41 2016

num_ifetches = 279100000
PC=0xf004c3ac
nPC=0xf004c3b0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:22:50 2016

num_ifetches = 279200000
PC=0xf004c3b4
nPC=0xf004c3b8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:22:59 2016

num_ifetches = 279300000
PC=0xf00093f8
nPC=0xf00093fc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:23:07 2016

num_ifetches = 279400000
PC=0xf0043ebc
nPC=0xf0043ec0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:23:16 2016

num_ifetches = 279500000
PC=0xf00093e8
nPC=0xf00093ec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:23:24 2016

num_ifetches = 279600000
PC=0xf004c44c
nPC=0xf004c450
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:23:32 2016

num_ifetches = 279700000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:23:41 2016

num_ifetches = 279800000
PC=0xf004e954
nPC=0xf004e958
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:23:49 2016

num_ifetches = 279900000
PC=0xf004c5d0
nPC=0xf004c5d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:23:58 2016

num_ifetches = 280000000
PC=0xf004c574
nPC=0xf004c578
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:24:06 2016

num_ifetches = 280100000
PC=0xf004c57c
nPC=0xf004c614
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:24:15 2016

num_ifetches = 280200000
PC=0xf00093fc
nPC=0xf0043ebc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:24:24 2016

num_ifetches = 280300000
PC=0xf004c56c
nPC=0xf004c570
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:24:32 2016

num_ifetches = 280400000
PC=0xf00093ec
nPC=0xf00093f0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:24:40 2016

num_ifetches = 280500000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:24:49 2016

num_ifetches = 280600000
PC=0xf000a154
nPC=0xf00093e0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:24:58 2016

num_ifetches = 280700000
PC=0xf004c504
nPC=0xf004c508
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:25:07 2016

num_ifetches = 280800000
PC=0xf004c4cc
nPC=0xf004c4d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:25:16 2016

num_ifetches = 280900000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:25:25 2016

num_ifetches = 281000000
PC=0xf004c5f0
nPC=0xf004c608
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:25:34 2016

num_ifetches = 281100000
PC=0xf0043e64
nPC=0xf0043e68
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:25:42 2016

num_ifetches = 281200000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:25:50 2016

num_ifetches = 281300000
PC=0xf0043e5c
nPC=0xf004c400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:25:59 2016

num_ifetches = 281400000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:26:08 2016

num_ifetches = 281500000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:26:16 2016

num_ifetches = 281600000
PC=0xf0009420
nPC=0xf00cfc14
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:26:25 2016

num_ifetches = 281700000
PC=0xf0043ef8
nPC=0xf0043e08
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:26:34 2016

num_ifetches = 281800000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:26:43 2016

num_ifetches = 281900000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:26:51 2016

num_ifetches = 282000000
PC=0xf0008268
nPC=0xf000826c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:27:00 2016

num_ifetches = 282100000
PC=0xf004c618
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:27:09 2016

num_ifetches = 282200000
PC=0xf004c5d0
nPC=0xf004c5d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:27:17 2016

num_ifetches = 282300000
PC=0xf004c574
nPC=0xf004c578
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:27:25 2016

num_ifetches = 282400000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:27:33 2016

num_ifetches = 282500000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:27:42 2016

num_ifetches = 282600000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:27:50 2016

num_ifetches = 282700000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:27:59 2016

num_ifetches = 282800000
PC=0xf000a144
nPC=0xf000a150
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:28:07 2016

num_ifetches = 282900000
PC=0xf0043eb8
nPC=0xf000a130
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:28:16 2016

num_ifetches = 283000000
PC=0xf004c500
nPC=0xf004c504
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:28:24 2016

num_ifetches = 283100000
PC=0xf004c508
nPC=0xf004c50c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:28:32 2016

num_ifetches = 283200000
PC=0xf0043e68
nPC=0xf0043e6c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:28:41 2016

num_ifetches = 283300000
PC=0xf0043e70
nPC=0xf0043e80
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:28:48 2016

num_ifetches = 283400000
PC=0xf0043e84
nPC=0xf004c5b4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:28:56 2016

num_ifetches = 283500000
PC=0xf004c5b8
nPC=0xf004c5bc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:29:04 2016

num_ifetches = 283600000
PC=0xf004c410
nPC=0xf004c414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:29:13 2016

num_ifetches = 283700000
PC=0xf0043ea0
nPC=0xf0043eb4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:29:21 2016

num_ifetches = 283800000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:29:30 2016

num_ifetches = 283900000
PC=0xf0040bfc
nPC=0xf0040c00
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:29:38 2016

num_ifetches = 284000000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:29:47 2016

num_ifetches = 284100000
PC=0xf00cfbf0
nPC=0xf00cfbf4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:29:55 2016

num_ifetches = 284200000
PC=0xf0043e94
nPC=0xf0043e98
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:30:04 2016

num_ifetches = 284300000
PC=0xf0043e9c
nPC=0xf0043ea0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:30:13 2016

num_ifetches = 284400000
PC=0xf0043eb4
nPC=0xf0043eb8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:30:21 2016

num_ifetches = 284500000
PC=0xf0043e18
nPC=0xf0043e1c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:30:30 2016

num_ifetches = 284600000
PC=0xf004c4a8
nPC=0xf004c4c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:30:38 2016

num_ifetches = 284700000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:30:47 2016

num_ifetches = 284800000
PC=0xf0043ef4
nPC=0xf0043ef8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:30:55 2016

num_ifetches = 284900000
PC=0xf004c488
nPC=0xf004c48c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:31:03 2016

num_ifetches = 285000000
PC=0xf004c490
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:31:12 2016

num_ifetches = 285100000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:31:21 2016

num_ifetches = 285200000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:31:29 2016

num_ifetches = 285300000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:31:37 2016

num_ifetches = 285400000
PC=0xf0043eec
nPC=0xf0043ef0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:31:46 2016

num_ifetches = 285500000
PC=0xf004c564
nPC=0xf004c568
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:31:55 2016

num_ifetches = 285600000
PC=0xf0043ee4
nPC=0xf0043ee8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:32:03 2016

num_ifetches = 285700000
PC=0xf0043d9c
nPC=0xf0043da0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:32:12 2016

num_ifetches = 285800000
PC=0xf004e278
nPC=0xf004e27c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:32:20 2016

num_ifetches = 285900000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:32:28 2016

num_ifetches = 286000000
PC=0xf004c5ec
nPC=0xf004c5f0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:32:37 2016

num_ifetches = 286100000
PC=0xf004c608
nPC=0xf004c60c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:32:46 2016

num_ifetches = 286200000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:32:54 2016

num_ifetches = 286300000
PC=0xf004c5e4
nPC=0xf004c5e8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:33:03 2016

num_ifetches = 286400000
PC=0xf004c5ec
nPC=0xf004c5f0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:33:11 2016

num_ifetches = 286500000
PC=0xf004c454
nPC=0xf004c458
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:33:19 2016

num_ifetches = 286600000
PC=0xf0043ec4
nPC=0xf00cfbf8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:33:28 2016

num_ifetches = 286700000
PC=0xf004c3b4
nPC=0xf004c3b8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:33:37 2016

num_ifetches = 286800000
PC=0xf004c420
nPC=0xf004c424
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:33:46 2016

num_ifetches = 286900000
PC=0xf004c428
nPC=0xf004c444
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:33:55 2016

num_ifetches = 287000000
PC=0xf00cfc18
nPC=0xf00cfc1c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:34:04 2016

num_ifetches = 287100000
PC=0xf004c568
nPC=0xf004c488
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:34:12 2016

num_ifetches = 287200000
PC=0xf004c3a0
nPC=0xf004c3a4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:34:21 2016

num_ifetches = 287300000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:34:30 2016

num_ifetches = 287400000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:34:38 2016

num_ifetches = 287500000
PC=0xf004c498
nPC=0xf004c49c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:34:46 2016

num_ifetches = 287600000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:34:55 2016

num_ifetches = 287700000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:35:03 2016

num_ifetches = 287800000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:35:13 2016

num_ifetches = 287900000
PC=0xf0009420
nPC=0xf00cfbec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:35:21 2016

num_ifetches = 288000000
PC=0xf004c404
nPC=0xf004c408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:35:29 2016

num_ifetches = 288100000
PC=0xf00093dc
nPC=0xf004c494
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:35:38 2016

num_ifetches = 288200000
PC=0xf00cfc14
nPC=0xf00cfc18
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:35:47 2016

num_ifetches = 288300000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:35:56 2016

num_ifetches = 288400000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:36:04 2016

num_ifetches = 288500000
PC=0xf0043ec4
nPC=0xf00cfbf8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:36:13 2016

num_ifetches = 288600000
PC=0xf004c3b4
nPC=0xf004c3b8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:36:22 2016

num_ifetches = 288700000
PC=0xf004c3c8
nPC=0xf004c3cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:36:31 2016

num_ifetches = 288800000
PC=0xf004c454
nPC=0xf004c458
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:36:40 2016

num_ifetches = 288900000
PC=0xf004c448
nPC=0xf004c44c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:36:48 2016

num_ifetches = 289000000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:36:57 2016

num_ifetches = 289100000
PC=0xf004c420
nPC=0xf004c424
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:37:06 2016

num_ifetches = 289200000
PC=0xf004c428
nPC=0xf004c444
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:37:15 2016

num_ifetches = 289300000
PC=0xf000a13c
nPC=0xf000a140
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:37:24 2016

num_ifetches = 289400000
PC=0xf0043d94
nPC=0xf0043d98
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:37:33 2016

num_ifetches = 289500000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:37:41 2016

num_ifetches = 289600000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:37:50 2016

num_ifetches = 289700000
PC=0xf00093dc
nPC=0xf004c494
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:37:58 2016

num_ifetches = 289800000
PC=0xf004c498
nPC=0xf004c49c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:38:06 2016

num_ifetches = 289900000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:38:14 2016

num_ifetches = 290000000
PC=0xf004c3a8
nPC=0xf004c3ac
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:38:23 2016

num_ifetches = 290100000
PC=0xf004c5c0
nPC=0xf004c5c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:38:31 2016

num_ifetches = 290200000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:38:40 2016

num_ifetches = 290300000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:38:48 2016

num_ifetches = 290400000
PC=0xf00093dc
nPC=0xf004c494
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:38:57 2016

num_ifetches = 290500000
PC=0xf0043ef0
nPC=0xf0043ef4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:39:06 2016

num_ifetches = 290600000
PC=0xf0043ef8
nPC=0xf0043e08
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:39:15 2016

num_ifetches = 290700000
PC=0xf0043e0c
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:39:23 2016

num_ifetches = 290800000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:39:31 2016

num_ifetches = 290900000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:39:40 2016

num_ifetches = 291000000
PC=0xf0043ef8
nPC=0xf0043e08
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:39:48 2016

num_ifetches = 291100000
PC=0xf004c48c
nPC=0xf004c490
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:39:57 2016

num_ifetches = 291200000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:40:04 2016

num_ifetches = 291300000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:40:13 2016

num_ifetches = 291400000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:40:21 2016

num_ifetches = 291500000
PC=0xf004c4d8
nPC=0xf004c4dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:40:31 2016

num_ifetches = 291600000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:40:38 2016

num_ifetches = 291700000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:40:47 2016

num_ifetches = 291800000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:40:56 2016

num_ifetches = 291900000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:41:05 2016

num_ifetches = 292000000
PC=0xf00cfc1c
nPC=0xf0043ec8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:41:13 2016

num_ifetches = 292100000
PC=0xf0043ecc
nPC=0xf0043ed0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:41:21 2016

num_ifetches = 292200000
PC=0xf00cfbe4
nPC=0xf00cfbe8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:41:30 2016

num_ifetches = 292300000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:41:39 2016

num_ifetches = 292400000
PC=0xf004e7dc
nPC=0xf004e7e0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:41:48 2016

num_ifetches = 292500000
PC=0xf0009420
nPC=0xf0043e88
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:41:56 2016

num_ifetches = 292600000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:42:05 2016

num_ifetches = 292700000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:42:13 2016

num_ifetches = 292800000
PC=0xf00cfc04
nPC=0xf00cfc08
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:42:21 2016

num_ifetches = 292900000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:42:30 2016

num_ifetches = 293000000
PC=0xf0043eb4
nPC=0xf0043eb8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:42:38 2016

num_ifetches = 293100000
PC=0xf000a130
nPC=0xf000a134
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:42:47 2016

num_ifetches = 293200000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:42:55 2016

num_ifetches = 293300000
PC=0xf0009420
nPC=0xf0043e60
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:43:04 2016

num_ifetches = 293400000
PC=0xf004c57c
nPC=0xf004c614
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:43:13 2016

num_ifetches = 293500000
PC=0xf004c618
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:43:22 2016

num_ifetches = 293600000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:43:31 2016

num_ifetches = 293700000
PC=0xf004c5d8
nPC=0xf004c5dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:43:39 2016

num_ifetches = 293800000
PC=0xf004c5e0
nPC=0xf004c5e4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:43:47 2016

num_ifetches = 293900000
PC=0xf004c618
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:43:56 2016

num_ifetches = 294000000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:44:06 2016

num_ifetches = 294100000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:44:14 2016

num_ifetches = 294200000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:44:23 2016

num_ifetches = 294300000
PC=0xf0009420
nPC=0xf004c56c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:44:32 2016

num_ifetches = 294400000
PC=0xf004c570
nPC=0xf004c574
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:44:40 2016

num_ifetches = 294500000
PC=0xf00093f0
nPC=0xf00093f4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:44:49 2016

num_ifetches = 294600000
PC=0xf000a150
nPC=0xf000a154
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:44:58 2016

num_ifetches = 294700000
PC=0xf00cfbf4
nPC=0xf0043e94
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:45:06 2016

num_ifetches = 294800000
PC=0xf0043e98
nPC=0xf0043e9c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:45:15 2016

num_ifetches = 294900000
PC=0xf0043ea0
nPC=0xf0043eb4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:45:24 2016

num_ifetches = 295000000
PC=0xf0043e1c
nPC=0xf0043e20
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:45:33 2016

num_ifetches = 295100000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:45:42 2016

num_ifetches = 295200000
PC=0xf0043eec
nPC=0xf0043ef0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:45:51 2016

num_ifetches = 295300000
PC=0xf0043e60
nPC=0xf0043e64
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:46:00 2016

num_ifetches = 295400000
PC=0xf004c52c
nPC=0xf004c530
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:46:09 2016

num_ifetches = 295500000
PC=0xf004c54c
nPC=0xf004c550
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:46:17 2016

num_ifetches = 295600000
PC=0xf0043e90
nPC=0xf00cfbd0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:46:26 2016

num_ifetches = 295700000
PC=0xf00cfbd4
nPC=0xf00cfbd8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:46:35 2016

num_ifetches = 295800000
PC=0xf0024cc4
nPC=0xf0024cc8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:46:43 2016

num_ifetches = 295900000
PC=0xf004c5d4
nPC=0xf004c5d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:46:51 2016

num_ifetches = 296000000
PC=0xf004c4a0
nPC=0xf004c4a4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:47:00 2016

num_ifetches = 296100000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:47:09 2016

num_ifetches = 296200000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:47:17 2016

num_ifetches = 296300000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:47:26 2016

num_ifetches = 296400000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:47:35 2016

num_ifetches = 296500000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:47:43 2016

num_ifetches = 296600000
PC=0xf004c3c8
nPC=0xf004c3cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:47:52 2016

num_ifetches = 296700000
PC=0xf00093f4
nPC=0xf00093f8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:48:01 2016

num_ifetches = 296800000
PC=0xf004c3a0
nPC=0xf004c3a4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:48:09 2016

num_ifetches = 296900000
PC=0xf004c3a8
nPC=0xf004c3ac
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:48:18 2016

num_ifetches = 297000000
PC=0xf00093ec
nPC=0xf00093f0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:48:26 2016

num_ifetches = 297100000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:48:35 2016

num_ifetches = 297200000
PC=0xf004c520
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:48:44 2016

num_ifetches = 297300000
PC=0xf004e670
nPC=0xf004e674
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:48:52 2016

num_ifetches = 297400000
PC=0xf004c410
nPC=0xf004c414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:49:01 2016

num_ifetches = 297500000
PC=0xf0009420
nPC=0xf00cfbec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:49:10 2016

num_ifetches = 297600000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:49:19 2016

num_ifetches = 297700000
PC=0xf00093dc
nPC=0xf004c494
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:49:28 2016

num_ifetches = 297800000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:49:36 2016

num_ifetches = 297900000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:49:45 2016

num_ifetches = 298000000
PC=0xf00cfbdc
nPC=0xf00cfbe0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:49:54 2016

num_ifetches = 298100000
PC=0xf004c550
nPC=0xf004c554
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:50:03 2016

num_ifetches = 298200000
PC=0xf00cfbd0
nPC=0xf00cfbd4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:50:11 2016

num_ifetches = 298300000
PC=0xf00cfc04
nPC=0xf00cfc08
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:50:21 2016

num_ifetches = 298400000
PC=0xf00cfc0c
nPC=0xf00cfc10
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:50:29 2016

num_ifetches = 298500000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:50:39 2016

num_ifetches = 298600000
PC=0xf00cfc00
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:50:47 2016

num_ifetches = 298700000
PC=0xf004c618
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:50:56 2016

num_ifetches = 298800000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:51:05 2016

num_ifetches = 298900000
PC=0xf004c3b0
nPC=0xf004c3b4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:51:13 2016

num_ifetches = 299000000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:51:22 2016

num_ifetches = 299100000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:51:31 2016

num_ifetches = 299200000
PC=0xf0043ed0
nPC=0xf0043ed4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:51:40 2016

num_ifetches = 299300000
PC=0xf00cfbe8
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:51:49 2016

num_ifetches = 299400000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:51:57 2016

num_ifetches = 299500000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:52:06 2016

num_ifetches = 299600000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:52:15 2016

num_ifetches = 299700000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:52:23 2016

num_ifetches = 299800000
PC=0xf004c564
nPC=0xf004c568
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:52:32 2016

num_ifetches = 299900000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:52:41 2016

num_ifetches = 300000000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:52:49 2016

num_ifetches = 300100000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:52:58 2016

num_ifetches = 300200000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:53:07 2016

num_ifetches = 300300000
PC=0xf0043d9c
nPC=0xf0043da0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:53:15 2016

num_ifetches = 300400000
PC=0xf0043eec
nPC=0xf0043ef0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:53:24 2016

num_ifetches = 300500000
PC=0xf00cfbfc
nPC=0xf00cfc00
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:53:34 2016

num_ifetches = 300600000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:53:42 2016

num_ifetches = 300700000
PC=0xf004c454
nPC=0xf004c458
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:53:51 2016

num_ifetches = 300800000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:54:00 2016

num_ifetches = 300900000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:54:09 2016

num_ifetches = 301000000
PC=0xf0108a9c
nPC=0xf0108aa0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:54:19 2016

num_ifetches = 301100000
PC=0xf000a140
nPC=0xf000a144
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:54:27 2016

num_ifetches = 301200000
PC=0xf004c41c
nPC=0xf004c420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:54:36 2016

num_ifetches = 301300000
PC=0xf004c424
nPC=0xf004c428
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:54:44 2016

num_ifetches = 301400000
PC=0xf004c5bc
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:54:54 2016

num_ifetches = 301500000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:55:02 2016

num_ifetches = 301600000
PC=0xf00cfbec
nPC=0xf00cfbf0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:55:11 2016

num_ifetches = 301700000
PC=0xf00cfbf4
nPC=0xf0043e94
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:55:20 2016

num_ifetches = 301800000
PC=0xf0043e98
nPC=0xf0043e9c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:55:28 2016

num_ifetches = 301900000
PC=0xf00cfc04
nPC=0xf00cfc08
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:55:37 2016

num_ifetches = 302000000
PC=0xf00cfc0c
nPC=0xf00cfc10
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:55:46 2016

num_ifetches = 302100000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:55:55 2016

num_ifetches = 302200000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:56:04 2016

num_ifetches = 302300000
PC=0xf0043e5c
nPC=0xf004c400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:56:13 2016

num_ifetches = 302400000
PC=0xf004c404
nPC=0xf004c408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:56:21 2016

num_ifetches = 302500000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:56:30 2016

num_ifetches = 302600000
PC=0xf0043d94
nPC=0xf0043d98
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:56:39 2016

num_ifetches = 302700000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:56:48 2016

num_ifetches = 302800000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:56:56 2016

num_ifetches = 302900000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:57:05 2016

num_ifetches = 303000000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:57:14 2016

num_ifetches = 303100000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:57:23 2016

num_ifetches = 303200000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:57:31 2016

num_ifetches = 303300000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:57:40 2016

num_ifetches = 303400000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:57:49 2016

num_ifetches = 303500000
PC=0xf00093dc
nPC=0xf004c494
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:57:58 2016

num_ifetches = 303600000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:58:07 2016

num_ifetches = 303700000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:58:15 2016

num_ifetches = 303800000
PC=0xf004c488
nPC=0xf004c48c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:58:23 2016

num_ifetches = 303900000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:58:32 2016

num_ifetches = 304000000
PC=0xf004c610
nPC=0xf004c524
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:58:41 2016

num_ifetches = 304100000
PC=0xf004c528
nPC=0xf004c52c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:58:50 2016

num_ifetches = 304200000
PC=0xf004c5ec
nPC=0xf004c5f0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:58:58 2016

num_ifetches = 304300000
PC=0xf004c608
nPC=0xf004c60c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:59:07 2016

num_ifetches = 304400000
PC=0xf004c610
nPC=0xf004c524
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:59:15 2016

num_ifetches = 304500000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:59:24 2016

num_ifetches = 304600000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:59:33 2016

num_ifetches = 304700000
PC=0xf004ef10
nPC=0xf004ef74
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:59:42 2016

num_ifetches = 304800000
PC=0xf004c450
nPC=0xf004c39c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 02:59:51 2016

num_ifetches = 304900000
PC=0xf00cfbe0
nPC=0xf00cfbe4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:00:00 2016

num_ifetches = 305000000
PC=0xf0009420
nPC=0xf00cfc14
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:00:09 2016

num_ifetches = 305100000
PC=0xf004c57c
nPC=0xf004c614
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:00:18 2016

num_ifetches = 305200000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:00:27 2016

num_ifetches = 305300000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:00:36 2016

num_ifetches = 305400000
PC=0xf004c5bc
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:00:45 2016

num_ifetches = 305500000
PC=0xf004c414
nPC=0xf004c418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:00:54 2016

num_ifetches = 305600000
PC=0xf0043eb4
nPC=0xf0043eb8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:01:02 2016

num_ifetches = 305700000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:01:11 2016

num_ifetches = 305800000
PC=0xf0043ed0
nPC=0xf0043ed4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:01:20 2016

num_ifetches = 305900000
PC=0xf00cfbe8
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:01:29 2016

num_ifetches = 306000000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:01:38 2016

num_ifetches = 306100000
PC=0xf0043ec8
nPC=0xf0043ecc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:01:48 2016

num_ifetches = 306200000
PC=0xf004c54c
nPC=0xf004c550
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:01:56 2016

num_ifetches = 306300000
PC=0xf004c554
nPC=0xf004c558
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:02:05 2016

num_ifetches = 306400000
PC=0xf004c564
nPC=0xf004c568
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:02:14 2016

num_ifetches = 306500000
PC=0xf0043ee4
nPC=0xf0043ee8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:02:23 2016

num_ifetches = 306600000
PC=0xf004c454
nPC=0xf004c458
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:02:32 2016

num_ifetches = 306700000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:02:41 2016

num_ifetches = 306800000
PC=0xf004c5e4
nPC=0xf004c5e8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:02:50 2016

num_ifetches = 306900000
PC=0xf004c5ec
nPC=0xf004c5f0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:02:59 2016

num_ifetches = 307000000
PC=0xf004c5d4
nPC=0xf004c5d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:03:08 2016

num_ifetches = 307100000
PC=0xf004c410
nPC=0xf004c414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:03:16 2016

num_ifetches = 307200000
PC=0xf0043e70
nPC=0xf0043e80
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:03:25 2016

num_ifetches = 307300000
PC=0xf0043e1c
nPC=0xf0043e20
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:03:33 2016

num_ifetches = 307400000
PC=0xf0043e24
nPC=0xf0043e64
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:03:42 2016

num_ifetches = 307500000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:03:50 2016

num_ifetches = 307600000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:03:59 2016

num_ifetches = 307700000
PC=0xf004c49c
nPC=0xf004c4a0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:04:08 2016

num_ifetches = 307800000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:04:18 2016

num_ifetches = 307900000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:04:27 2016

num_ifetches = 308000000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:04:36 2016

num_ifetches = 308100000
PC=0xf00093dc
nPC=0xf0043e10
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:04:45 2016

num_ifetches = 308200000
PC=0xf004c494
nPC=0xf004c498
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:04:53 2016

num_ifetches = 308300000
PC=0xf0043ef4
nPC=0xf0043ef8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:05:02 2016

num_ifetches = 308400000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:05:11 2016

num_ifetches = 308500000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:05:20 2016

num_ifetches = 308600000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:05:29 2016

num_ifetches = 308700000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:05:38 2016

num_ifetches = 308800000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:05:47 2016

num_ifetches = 308900000
PC=0xf0009420
nPC=0xf0043e88
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:05:55 2016

num_ifetches = 309000000
PC=0xf004c608
nPC=0xf004c60c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:06:04 2016

num_ifetches = 309100000
PC=0xf004c610
nPC=0xf004c524
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:06:12 2016

num_ifetches = 309200000
PC=0xf00cfbfc
nPC=0xf00cfc00
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:06:21 2016

num_ifetches = 309300000
PC=0xf004c5cc
nPC=0xf004c5d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:06:30 2016

num_ifetches = 309400000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:06:38 2016

num_ifetches = 309500000
PC=0xf004e240
nPC=0xf004e244
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:06:47 2016

num_ifetches = 309600000
PC=0xf004c4d8
nPC=0xf004c4dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:06:56 2016

num_ifetches = 309700000
PC=0xf004c500
nPC=0xf004c504
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:07:04 2016

num_ifetches = 309800000
PC=0xf0043e98
nPC=0xf0043e9c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:07:13 2016

num_ifetches = 309900000
PC=0xf0043ea0
nPC=0xf0043eb4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:07:22 2016

num_ifetches = 310000000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:07:31 2016

num_ifetches = 310100000
PC=0xf004c4c8
nPC=0xf004c4cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:07:39 2016

num_ifetches = 310200000
PC=0xf0048828
nPC=0xf004882c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:07:48 2016

num_ifetches = 310300000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:07:57 2016

num_ifetches = 310400000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:08:05 2016

num_ifetches = 310500000
PC=0xf00093dc
nPC=0xf004c494
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:08:14 2016

num_ifetches = 310600000
PC=0xf00cfc14
nPC=0xf00cfc18
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:08:23 2016

num_ifetches = 310700000
PC=0xf0043e08
nPC=0xf0043e0c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:08:32 2016

num_ifetches = 310800000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:08:41 2016

num_ifetches = 310900000
PC=0xf0009420
nPC=0xf004c56c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:08:49 2016

num_ifetches = 311000000
PC=0xf004c570
nPC=0xf004c574
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:08:58 2016

num_ifetches = 311100000
PC=0xf004c578
nPC=0xf004c57c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:09:07 2016

num_ifetches = 311200000
PC=0xf004c614
nPC=0xf004c618
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:09:15 2016

num_ifetches = 311300000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:09:24 2016

num_ifetches = 311400000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:09:32 2016

num_ifetches = 311500000
PC=0xf004c5dc
nPC=0xf004c5e0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:09:41 2016

num_ifetches = 311600000
PC=0xf004c5e4
nPC=0xf004c5e8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:09:49 2016

num_ifetches = 311700000
PC=0xf004c5ec
nPC=0xf004c5f0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:09:58 2016

num_ifetches = 311800000
PC=0xf00093e4
nPC=0xf00093e8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:10:06 2016

num_ifetches = 311900000
PC=0xf00093ec
nPC=0xf00093f0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:10:15 2016

num_ifetches = 312000000
PC=0xf00093f4
nPC=0xf00093f8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:10:23 2016

num_ifetches = 312100000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:10:32 2016

num_ifetches = 312200000
PC=0xf004c56c
nPC=0xf004c570
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:10:41 2016

num_ifetches = 312300000
PC=0xf004c574
nPC=0xf004c578
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:10:50 2016

num_ifetches = 312400000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:10:58 2016

num_ifetches = 312500000
PC=0xf0043e80
nPC=0xf0043e84
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:11:07 2016

num_ifetches = 312600000
PC=0xf0043e20
nPC=0xf0043e24
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:11:16 2016

num_ifetches = 312700000
PC=0xf0043e64
nPC=0xf0043e68
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:11:24 2016

num_ifetches = 312800000
PC=0xf0043e6c
nPC=0xf0043e70
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:11:33 2016

num_ifetches = 312900000
PC=0xf0043e80
nPC=0xf0043e84
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:11:42 2016

num_ifetches = 313000000
PC=0xf004c504
nPC=0xf004c508
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:11:50 2016

num_ifetches = 313100000
PC=0xf0043ea0
nPC=0xf0043eb4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:11:59 2016

num_ifetches = 313200000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:12:07 2016

num_ifetches = 313300000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:12:16 2016

num_ifetches = 313400000
PC=0xf00093dc
nPC=0xf004c494
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:12:25 2016

num_ifetches = 313500000
PC=0xf004c498
nPC=0xf004c49c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:12:34 2016

num_ifetches = 313600000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:12:42 2016

num_ifetches = 313700000
PC=0xf00cfc1c
nPC=0xf0043ec8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:12:51 2016

num_ifetches = 313800000
PC=0xf00cfbf8
nPC=0xf00cfbfc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:13:00 2016

num_ifetches = 313900000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:13:09 2016

num_ifetches = 314000000
PC=0xf00cfc18
nPC=0xf00cfc1c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:13:17 2016

num_ifetches = 314100000
PC=0xf0043ec8
nPC=0xf0043ecc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:13:26 2016

num_ifetches = 314200000
PC=0xf0043ed0
nPC=0xf0043ed4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:13:34 2016

num_ifetches = 314300000
PC=0xf0043e58
nPC=0xf0043e5c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:13:43 2016

num_ifetches = 314400000
PC=0xf004c400
nPC=0xf004c404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:13:52 2016

num_ifetches = 314500000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:14:00 2016

num_ifetches = 314600000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:14:10 2016

num_ifetches = 314700000
PC=0xf0043ed4
nPC=0xf0043e58
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:14:18 2016

num_ifetches = 314800000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:14:27 2016

num_ifetches = 314900000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:14:36 2016

num_ifetches = 315000000
PC=0xf00cfbd8
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:14:45 2016

num_ifetches = 315100000
PC=0xf00cfc0c
nPC=0xf00cfc10
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:14:53 2016

num_ifetches = 315200000
PC=0xf0043e8c
nPC=0xf0043e90
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:15:02 2016

num_ifetches = 315300000
PC=0xf004c57c
nPC=0xf004c614
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:15:10 2016

num_ifetches = 315400000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:15:19 2016

num_ifetches = 315500000
PC=0xf00093dc
nPC=0xf004c494
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:15:28 2016

num_ifetches = 315600000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:15:37 2016

num_ifetches = 315700000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:15:45 2016

num_ifetches = 315800000
PC=0xf00cfbdc
nPC=0xf00cfbe0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:15:54 2016

num_ifetches = 315900000
PC=0xf00cfbe4
nPC=0xf00cfbe8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:16:03 2016

num_ifetches = 316000000
PC=0xf004c558
nPC=0xf004c564
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:16:11 2016

num_ifetches = 316100000
PC=0xf004c568
nPC=0xf004c488
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:16:20 2016

num_ifetches = 316200000
PC=0xf004c530
nPC=0xf004c54c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:16:29 2016

num_ifetches = 316300000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:16:37 2016

num_ifetches = 316400000
PC=0xf0009420
nPC=0xf0043e60
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:16:46 2016

num_ifetches = 316500000
PC=0xf004c528
nPC=0xf004c52c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:16:54 2016

num_ifetches = 316600000
PC=0xf004c530
nPC=0xf004c54c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:17:03 2016

num_ifetches = 316700000
PC=0xf0043e8c
nPC=0xf0043e90
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:17:11 2016

num_ifetches = 316800000
PC=0xf0043e1c
nPC=0xf0043e20
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:17:20 2016

num_ifetches = 316900000
PC=0xf00cfc08
nPC=0xf00cfc0c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:17:29 2016

num_ifetches = 317000000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:17:38 2016

num_ifetches = 317100000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:17:47 2016

num_ifetches = 317200000
PC=0xf00093dc
nPC=0xf00cfc04
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:17:56 2016

num_ifetches = 317300000
PC=0xf0043ebc
nPC=0xf0043ec0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:18:05 2016

num_ifetches = 317400000
PC=0xf0043ec4
nPC=0xf00cfbf8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:18:14 2016

num_ifetches = 317500000
PC=0xf00cfbfc
nPC=0xf00cfc00
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:18:22 2016

num_ifetches = 317600000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:18:31 2016

num_ifetches = 317700000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:18:40 2016

num_ifetches = 317800000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:18:49 2016

num_ifetches = 317900000
PC=0xf00093f4
nPC=0xf00093f8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:18:58 2016

num_ifetches = 318000000
PC=0xf004c3a0
nPC=0xf004c3a4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:19:06 2016

num_ifetches = 318100000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:19:14 2016

num_ifetches = 318200000
PC=0xf000a144
nPC=0xf000a150
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:19:23 2016

num_ifetches = 318300000
PC=0xf004c520
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:19:32 2016

num_ifetches = 318400000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:19:41 2016

num_ifetches = 318500000
PC=0xf004c410
nPC=0xf004c414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:19:50 2016

num_ifetches = 318600000
PC=0xf0043e5c
nPC=0xf004c400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:19:58 2016

num_ifetches = 318700000
PC=0xf004c404
nPC=0xf004c408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:20:07 2016

num_ifetches = 318800000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:20:16 2016

num_ifetches = 318900000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:20:25 2016

num_ifetches = 319000000
PC=0xf0043e5c
nPC=0xf004c400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:20:34 2016

num_ifetches = 319100000
PC=0xf004c404
nPC=0xf004c408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:20:42 2016

num_ifetches = 319200000
PC=0xf00cfbe0
nPC=0xf00cfbe4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:20:51 2016

num_ifetches = 319300000
PC=0xf00cfbe8
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:21:01 2016

num_ifetches = 319400000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:21:09 2016

num_ifetches = 319500000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:21:18 2016

num_ifetches = 319600000
PC=0xf0043da0
nPC=0xf0043eec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:21:26 2016

num_ifetches = 319700000
PC=0xf0040c24
nPC=0xf0040c28
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:21:35 2016

num_ifetches = 319800000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:21:44 2016

num_ifetches = 319900000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:21:52 2016

num_ifetches = 320000000
PC=0xf00cfbf8
nPC=0xf00cfbfc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:22:01 2016

num_ifetches = 320100000
PC=0xf00cfc00
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:22:10 2016

num_ifetches = 320200000
PC=0xf004c3cc
nPC=0xf004c454
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:22:18 2016

num_ifetches = 320300000
PC=0xf004c5d8
nPC=0xf004c5dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:22:27 2016

num_ifetches = 320400000
PC=0xf004c5e0
nPC=0xf004c5e4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:22:36 2016

num_ifetches = 320500000
PC=0xf0043e80
nPC=0xf0043e84
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:22:44 2016

num_ifetches = 320600000
PC=0xf004c504
nPC=0xf004c508
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:22:53 2016

num_ifetches = 320700000
PC=0xf004c50c
nPC=0xf004c510
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:23:02 2016

num_ifetches = 320800000
PC=0xf0043e6c
nPC=0xf0043e70
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:23:11 2016

num_ifetches = 320900000
PC=0xf004c4dc
nPC=0xf004c500
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:23:19 2016

num_ifetches = 321000000
PC=0xf004c4a8
nPC=0xf004c4c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:23:28 2016

num_ifetches = 321100000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:23:36 2016

num_ifetches = 321200000
PC=0xf0043ef0
nPC=0xf0043ef4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:23:45 2016

num_ifetches = 321300000
PC=0xf0043ef8
nPC=0xf0043e08
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:23:53 2016

num_ifetches = 321400000
PC=0xf0043e0c
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:24:02 2016

num_ifetches = 321500000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:24:11 2016

num_ifetches = 321600000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:24:19 2016

num_ifetches = 321700000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:24:28 2016

num_ifetches = 321800000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:24:37 2016

num_ifetches = 321900000
PC=0xf004ef0c
nPC=0xf004ef10
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:24:45 2016

num_ifetches = 322000000
PC=0xf00cfbd4
nPC=0xf00cfbd8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:24:54 2016

num_ifetches = 322100000
PC=0xf004c52c
nPC=0xf004c530
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:25:02 2016

num_ifetches = 322200000
PC=0xf004c54c
nPC=0xf004c550
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:25:11 2016

num_ifetches = 322300000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:25:19 2016

num_ifetches = 322400000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:25:28 2016

num_ifetches = 322500000
PC=0xf004c5f0
nPC=0xf004c608
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:25:36 2016

num_ifetches = 322600000
PC=0xf004c60c
nPC=0xf004c610
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:25:44 2016

num_ifetches = 322700000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:25:53 2016

num_ifetches = 322800000
PC=0xf0043da0
nPC=0xf0043eec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:26:02 2016

num_ifetches = 322900000
PC=0xf00093ec
nPC=0xf00093f0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:26:11 2016

num_ifetches = 323000000
PC=0xf0043e6c
nPC=0xf0043e70
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:26:19 2016

num_ifetches = 323100000
PC=0xf004c4dc
nPC=0xf004c500
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:26:28 2016

num_ifetches = 323200000
PC=0xf004c4a8
nPC=0xf004c4c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:26:37 2016

num_ifetches = 323300000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:26:45 2016

num_ifetches = 323400000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:26:54 2016

num_ifetches = 323500000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:27:03 2016

num_ifetches = 323600000
PC=0xf0043e10
nPC=0xf0043e14
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:27:12 2016

num_ifetches = 323700000
PC=0xf0009420
nPC=0xf00cfc14
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:27:21 2016

num_ifetches = 323800000
PC=0xf00cfc18
nPC=0xf00cfc1c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:27:30 2016

num_ifetches = 323900000
PC=0xf0043ec8
nPC=0xf0043ecc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:27:39 2016

num_ifetches = 324000000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:27:47 2016

num_ifetches = 324100000
PC=0xf004e62c
nPC=0xf004e630
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:27:57 2016

num_ifetches = 324200000
PC=0xf004c39c
nPC=0xf004c3a0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:28:06 2016

num_ifetches = 324300000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:28:15 2016

num_ifetches = 324400000
PC=0xf00093dc
nPC=0xf004c5c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:28:24 2016

num_ifetches = 324500000
PC=0xf004c418
nPC=0xf004c41c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:28:33 2016

num_ifetches = 324600000
PC=0xf0043e84
nPC=0xf004c5b4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:28:42 2016

num_ifetches = 324700000
PC=0xf004c5b8
nPC=0xf004c5bc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:28:51 2016

num_ifetches = 324800000
PC=0xf004c510
nPC=0xf004c51c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:29:01 2016

num_ifetches = 324900000
PC=0xf0043e5c
nPC=0xf004c400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:29:10 2016

num_ifetches = 325000000
PC=0xf004c404
nPC=0xf004c408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:29:19 2016

num_ifetches = 325100000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:29:28 2016

num_ifetches = 325200000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:29:38 2016

num_ifetches = 325300000
PC=0xf00cfc18
nPC=0xf00cfc1c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:29:46 2016

num_ifetches = 325400000
PC=0xf0043ec8
nPC=0xf0043ecc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:29:55 2016

num_ifetches = 325500000
PC=0xf0043ed0
nPC=0xf0043ed4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:30:05 2016

num_ifetches = 325600000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:30:13 2016

num_ifetches = 325700000
PC=0xf004c454
nPC=0xf004c458
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:30:22 2016

num_ifetches = 325800000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:30:31 2016

num_ifetches = 325900000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:30:39 2016

num_ifetches = 326000000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:30:48 2016

num_ifetches = 326100000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:30:56 2016

num_ifetches = 326200000
PC=0xf0043eec
nPC=0xf0043ef0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:31:05 2016

num_ifetches = 326300000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:31:14 2016

num_ifetches = 326400000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:31:23 2016

num_ifetches = 326500000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:31:32 2016

num_ifetches = 326600000
PC=0xf00cfbe0
nPC=0xf00cfbe4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:31:41 2016

num_ifetches = 326700000
PC=0xf0009420
nPC=0xf00cfc14
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:31:50 2016

num_ifetches = 326800000
PC=0xf00cfc18
nPC=0xf00cfc1c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:31:58 2016

num_ifetches = 326900000
PC=0xf0043e0c
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:32:07 2016

num_ifetches = 327000000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:32:15 2016

num_ifetches = 327100000
PC=0xf004e610
nPC=0xf004e614
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:32:23 2016

num_ifetches = 327200000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:32:31 2016

num_ifetches = 327300000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:32:40 2016

num_ifetches = 327400000
PC=0xf004c5f0
nPC=0xf004c608
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:32:49 2016

num_ifetches = 327500000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:32:58 2016

num_ifetches = 327600000
PC=0xf00cfc00
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:33:07 2016

num_ifetches = 327700000
PC=0xf004c618
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:33:16 2016

num_ifetches = 327800000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:33:24 2016

num_ifetches = 327900000
PC=0xf0043e9c
nPC=0xf0043ea0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:33:33 2016

num_ifetches = 328000000
PC=0xf0043eb4
nPC=0xf0043eb8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:33:42 2016

num_ifetches = 328100000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:33:51 2016

num_ifetches = 328200000
PC=0xf0043e94
nPC=0xf0043e98
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:33:59 2016

num_ifetches = 328300000
PC=0xf004c4cc
nPC=0xf004c4d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:34:09 2016

num_ifetches = 328400000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:34:18 2016

num_ifetches = 328500000
PC=0xf00093dc
nPC=0xf00cfbdc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:34:27 2016

num_ifetches = 328600000
PC=0xf00093f0
nPC=0xf00093f4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:34:36 2016

num_ifetches = 328700000
PC=0xf004c39c
nPC=0xf004c3a0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:34:44 2016

num_ifetches = 328800000
PC=0xf00093dc
nPC=0xf00cfbdc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:34:53 2016

num_ifetches = 328900000
PC=0xf0024b6c
nPC=0xf0024b70
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:35:02 2016

num_ifetches = 329000000
PC=0xf0043e90
nPC=0xf00cfbd0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:35:11 2016

num_ifetches = 329100000
PC=0xf00cfbd4
nPC=0xf00cfbd8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:35:20 2016

num_ifetches = 329200000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:35:29 2016

num_ifetches = 329300000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:35:37 2016

num_ifetches = 329400000
PC=0xf004e298
nPC=0xf004e29c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:35:46 2016

num_ifetches = 329500000
PC=0xf004c3c8
nPC=0xf004c3cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:35:55 2016

num_ifetches = 329600000
PC=0xf004c5d4
nPC=0xf004c5d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:36:03 2016

num_ifetches = 329700000
PC=0xf004c5dc
nPC=0xf004c5e0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:36:12 2016

num_ifetches = 329800000
PC=0xf004c3b4
nPC=0xf004c3b8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:36:20 2016

num_ifetches = 329900000
PC=0xf004c3c8
nPC=0xf004c3cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:36:29 2016

num_ifetches = 330000000
PC=0xf004c454
nPC=0xf004c458
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:36:38 2016

num_ifetches = 330100000
PC=0xf004c5dc
nPC=0xf004c5e0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:36:47 2016

num_ifetches = 330200000
PC=0xf004c450
nPC=0xf004c39c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:36:56 2016

num_ifetches = 330300000
PC=0xf004c3a0
nPC=0xf004c3a4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:37:05 2016

num_ifetches = 330400000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:37:13 2016

num_ifetches = 330500000
PC=0xf004c448
nPC=0xf004c44c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:37:22 2016

num_ifetches = 330600000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:37:30 2016

num_ifetches = 330700000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:37:39 2016

num_ifetches = 330800000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:37:48 2016

num_ifetches = 330900000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:37:56 2016

num_ifetches = 331000000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:38:05 2016

num_ifetches = 331100000
PC=0xf00cfc1c
nPC=0xf0043ec8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:38:14 2016

num_ifetches = 331200000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:38:23 2016

num_ifetches = 331300000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:38:32 2016

num_ifetches = 331400000
PC=0xf0024e4c
nPC=0xf0024e50
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:38:41 2016

num_ifetches = 331500000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:38:49 2016

num_ifetches = 331600000
PC=0xf000a140
nPC=0xf000a144
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:38:58 2016

num_ifetches = 331700000
PC=0xf0043ef0
nPC=0xf0043ef4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:39:07 2016

num_ifetches = 331800000
PC=0xf0043ef8
nPC=0xf0043e08
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:39:15 2016

num_ifetches = 331900000
PC=0xf004c48c
nPC=0xf004c490
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:39:24 2016

num_ifetches = 332000000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:39:33 2016

num_ifetches = 332100000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:39:41 2016

num_ifetches = 332200000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:39:50 2016

num_ifetches = 332300000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:39:59 2016

num_ifetches = 332400000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:40:08 2016

num_ifetches = 332500000
PC=0xf00cfc04
nPC=0xf00cfc08
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:40:16 2016

num_ifetches = 332600000
PC=0xf00cfc0c
nPC=0xf00cfc10
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:40:25 2016

num_ifetches = 332700000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:40:34 2016

num_ifetches = 332800000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:40:43 2016

num_ifetches = 332900000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:40:52 2016

num_ifetches = 333000000
PC=0xf0043e88
nPC=0xf0043e8c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:41:01 2016

num_ifetches = 333100000
PC=0xf0043e90
nPC=0xf00cfbd0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:41:10 2016

num_ifetches = 333200000
PC=0xf0008278
nPC=0xf000827c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:41:19 2016

num_ifetches = 333300000
PC=0xf004c5cc
nPC=0xf004c5d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:41:28 2016

num_ifetches = 333400000
PC=0xf004c570
nPC=0xf004c574
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:41:37 2016

num_ifetches = 333500000
PC=0xf004c578
nPC=0xf004c57c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:41:45 2016

num_ifetches = 333600000
PC=0xf004c614
nPC=0xf004c618
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:41:54 2016

num_ifetches = 333700000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:42:03 2016

num_ifetches = 333800000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:42:12 2016

num_ifetches = 333900000
PC=0xf000a144
nPC=0xf000a150
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:42:21 2016

num_ifetches = 334000000
PC=0xf000a154
nPC=0xf00093e0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:42:30 2016

num_ifetches = 334100000
PC=0xf00093e4
nPC=0xf00093e8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:42:38 2016

num_ifetches = 334200000
PC=0xf00093ec
nPC=0xf00093f0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:42:47 2016

num_ifetches = 334300000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:42:56 2016

num_ifetches = 334400000
PC=0xf0043e1c
nPC=0xf0043e20
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:43:04 2016

num_ifetches = 334500000
PC=0xf004c610
nPC=0xf004c524
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:43:13 2016

num_ifetches = 334600000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:43:22 2016

num_ifetches = 334700000
PC=0xf0043eb8
nPC=0xf000a130
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:43:31 2016

num_ifetches = 334800000
PC=0xf000a134
nPC=0xf000a138
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:43:40 2016

num_ifetches = 334900000
PC=0xf004c508
nPC=0xf004c50c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:43:49 2016

num_ifetches = 335000000
PC=0xf0008a90
nPC=0xf0008a94
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:43:58 2016

num_ifetches = 335100000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:44:06 2016

num_ifetches = 335200000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:44:15 2016

num_ifetches = 335300000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:44:24 2016

num_ifetches = 335400000
PC=0xf00093dc
nPC=0xf004c494
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:44:33 2016

num_ifetches = 335500000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:44:41 2016

num_ifetches = 335600000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:44:50 2016

num_ifetches = 335700000
PC=0xf00cfc04
nPC=0xf00cfc08
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:44:59 2016

num_ifetches = 335800000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:45:07 2016

num_ifetches = 335900000
PC=0xf0009420
nPC=0xf0043e60
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:45:16 2016

num_ifetches = 336000000
PC=0xf004c528
nPC=0xf004c52c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:45:25 2016

num_ifetches = 336100000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:45:33 2016

num_ifetches = 336200000
PC=0xf004c454
nPC=0xf004c458
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:45:42 2016

num_ifetches = 336300000
PC=0xf004c5dc
nPC=0xf004c5e0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:45:51 2016

num_ifetches = 336400000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:45:59 2016

num_ifetches = 336500000
PC=0xf000a134
nPC=0xf000a138
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:46:08 2016

num_ifetches = 336600000
PC=0xf000a13c
nPC=0xf000a140
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:46:16 2016

num_ifetches = 336700000
PC=0xf000a144
nPC=0xf000a150
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:46:25 2016

num_ifetches = 336800000
PC=0xf0043eb8
nPC=0xf000a130
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:46:33 2016

num_ifetches = 336900000
PC=0xf00093dc
nPC=0xf004c40c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:46:42 2016

num_ifetches = 337000000
PC=0xf004c4c8
nPC=0xf004c4cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:46:51 2016

num_ifetches = 337100000
PC=0xf0043e14
nPC=0xf0043d94
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:47:00 2016

num_ifetches = 337200000
PC=0xf00cfc14
nPC=0xf00cfc18
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:47:09 2016

num_ifetches = 337300000
PC=0xf00cfc1c
nPC=0xf0043ec8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:47:17 2016

num_ifetches = 337400000
PC=0xf0043ecc
nPC=0xf0043ed0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:47:26 2016

num_ifetches = 337500000
PC=0xf004c5c8
nPC=0xf004c5cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:47:35 2016

num_ifetches = 337600000
PC=0xf004c5d0
nPC=0xf004c5d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:47:44 2016

num_ifetches = 337700000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:47:53 2016

num_ifetches = 337800000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:48:02 2016

num_ifetches = 337900000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:48:10 2016

num_ifetches = 338000000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:48:19 2016

num_ifetches = 338100000
PC=0xf00cfbf4
nPC=0xf0043e94
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:48:28 2016

num_ifetches = 338200000
PC=0xf0043e98
nPC=0xf0043e9c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:48:36 2016

num_ifetches = 338300000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:48:45 2016

num_ifetches = 338400000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:48:54 2016

num_ifetches = 338500000
PC=0xf0043ecc
nPC=0xf0043ed0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:49:02 2016

num_ifetches = 338600000
PC=0xf0043ed4
nPC=0xf0043e58
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:49:10 2016

num_ifetches = 338700000
PC=0xf0043e5c
nPC=0xf004c400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:49:19 2016

num_ifetches = 338800000
PC=0xf004c404
nPC=0xf004c408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:49:28 2016

num_ifetches = 338900000
PC=0xf00093dc
nPC=0xf004c494
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:49:36 2016

num_ifetches = 339000000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:49:45 2016

num_ifetches = 339100000
PC=0xf000cddc
nPC=0xf000cde0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:49:54 2016

num_ifetches = 339200000
PC=0xf004c530
nPC=0xf004c54c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:50:03 2016

num_ifetches = 339300000
PC=0xf004c550
nPC=0xf004c554
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:50:11 2016

num_ifetches = 339400000
PC=0xf00cfbd0
nPC=0xf00cfbd4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:50:20 2016

num_ifetches = 339500000
PC=0xf00cfbd8
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:50:29 2016

num_ifetches = 339600000
PC=0xf00cfc0c
nPC=0xf00cfc10
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:50:38 2016

num_ifetches = 339700000
PC=0xf004c5d8
nPC=0xf004c5dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:50:47 2016

num_ifetches = 339800000
PC=0xf004c57c
nPC=0xf004c614
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:50:56 2016

num_ifetches = 339900000
PC=0xf00093fc
nPC=0xf0043ebc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:51:05 2016

num_ifetches = 340000000
PC=0xf004c56c
nPC=0xf004c570
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:51:13 2016

num_ifetches = 340100000
PC=0xf00093f0
nPC=0xf00093f4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:51:22 2016

num_ifetches = 340200000
PC=0xf004c39c
nPC=0xf004c3a0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:51:31 2016

num_ifetches = 340300000
PC=0xf00093e0
nPC=0xf00093e4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:51:39 2016

num_ifetches = 340400000
PC=0xf000cd08
nPC=0xf000cd0c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:51:48 2016

num_ifetches = 340500000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:51:57 2016

num_ifetches = 340600000
PC=0xf0043e1c
nPC=0xf0043e20
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:52:05 2016

num_ifetches = 340700000
PC=0xf004c408
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:52:13 2016

num_ifetches = 340800000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:52:22 2016

num_ifetches = 340900000
PC=0xf004c494
nPC=0xf004c498
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:52:30 2016

num_ifetches = 341000000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:52:39 2016

num_ifetches = 341100000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:52:47 2016

num_ifetches = 341200000
PC=0xf00093dc
nPC=0xf004c494
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:52:56 2016

num_ifetches = 341300000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:53:04 2016

num_ifetches = 341400000
PC=0xf003b4d0
nPC=0xf003b4d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:53:13 2016

num_ifetches = 341500000
PC=0xf004c458
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:53:22 2016

num_ifetches = 341600000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:53:31 2016

num_ifetches = 341700000
PC=0xf004c5e8
nPC=0xf004c5ec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:53:39 2016

num_ifetches = 341800000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:53:48 2016

num_ifetches = 341900000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:53:57 2016

num_ifetches = 342000000
PC=0xf004c57c
nPC=0xf004c614
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:54:06 2016

num_ifetches = 342100000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:54:15 2016

num_ifetches = 342200000
PC=0xf004c424
nPC=0xf004c428
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:54:23 2016

num_ifetches = 342300000
PC=0xf000a138
nPC=0xf000a13c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:54:32 2016

num_ifetches = 342400000
PC=0xf000a140
nPC=0xf000a144
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:54:41 2016

num_ifetches = 342500000
PC=0xf0043eb4
nPC=0xf0043eb8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:54:50 2016

num_ifetches = 342600000
PC=0xf000a130
nPC=0xf000a134
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:54:58 2016

num_ifetches = 342700000
PC=0xf004c3d8
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:55:07 2016

num_ifetches = 342800000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:55:16 2016

num_ifetches = 342900000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:55:24 2016

num_ifetches = 343000000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:55:33 2016

num_ifetches = 343100000
PC=0xf00cfbe0
nPC=0xf00cfbe4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:55:41 2016

num_ifetches = 343200000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:55:50 2016

num_ifetches = 343300000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:55:58 2016

num_ifetches = 343400000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:56:07 2016

num_ifetches = 343500000
PC=0xf004c448
nPC=0xf004c44c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:56:16 2016

num_ifetches = 343600000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:56:24 2016

num_ifetches = 343700000
PC=0xf0043ef4
nPC=0xf0043ef8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:56:32 2016

num_ifetches = 343800000
PC=0xf0043e08
nPC=0xf0043e0c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:56:41 2016

num_ifetches = 343900000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:56:50 2016

num_ifetches = 344000000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:56:58 2016

num_ifetches = 344100000
PC=0xf00cfc14
nPC=0xf00cfc18
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:57:07 2016

num_ifetches = 344200000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:57:16 2016

num_ifetches = 344300000
PC=0xf004c530
nPC=0xf004c54c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:57:25 2016

num_ifetches = 344400000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:57:34 2016

num_ifetches = 344500000
PC=0xf004c610
nPC=0xf004c524
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:57:42 2016

num_ifetches = 344600000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:57:51 2016

num_ifetches = 344700000
PC=0xf0043ebc
nPC=0xf0043ec0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:57:59 2016

num_ifetches = 344800000
PC=0xf0043ec4
nPC=0xf00cfbf8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:58:08 2016

num_ifetches = 344900000
PC=0xf004c578
nPC=0xf004c57c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:58:17 2016

num_ifetches = 345000000
PC=0xf004c664
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:58:25 2016

num_ifetches = 345100000
PC=0xf000a134
nPC=0xf000a138
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:58:34 2016

num_ifetches = 345200000
PC=0xf000a13c
nPC=0xf000a140
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:58:42 2016

num_ifetches = 345300000
PC=0xf000a144
nPC=0xf000a150
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:58:51 2016

num_ifetches = 345400000
PC=0xf0043e70
nPC=0xf0043e80
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:59:00 2016

num_ifetches = 345500000
PC=0xf004c500
nPC=0xf004c504
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:59:08 2016

num_ifetches = 345600000
PC=0xf004c508
nPC=0xf004c50c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:59:16 2016

num_ifetches = 345700000
PC=0xf0043ea0
nPC=0xf0043eb4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:59:25 2016

num_ifetches = 345800000
PC=0xf0043eb8
nPC=0xf000a130
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:59:33 2016

num_ifetches = 345900000
PC=0xf000a134
nPC=0xf000a138
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:59:41 2016

num_ifetches = 346000000
PC=0xf000a13c
nPC=0xf000a140
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:59:50 2016

num_ifetches = 346100000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 03:59:59 2016

num_ifetches = 346200000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:00:07 2016

num_ifetches = 346300000
PC=0xf0043ecc
nPC=0xf0043ed0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:00:16 2016

num_ifetches = 346400000
PC=0xf0043ed4
nPC=0xf0043e58
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:00:24 2016

num_ifetches = 346500000
PC=0xf000a130
nPC=0xf000a134
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:00:33 2016

num_ifetches = 346600000
PC=0xf000a138
nPC=0xf000a13c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:00:42 2016

num_ifetches = 346700000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:00:50 2016

num_ifetches = 346800000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:00:59 2016

num_ifetches = 346900000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:01:08 2016

num_ifetches = 347000000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:01:16 2016

num_ifetches = 347100000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:01:26 2016

num_ifetches = 347200000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:01:34 2016

num_ifetches = 347300000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:01:43 2016

num_ifetches = 347400000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:01:52 2016

num_ifetches = 347500000
PC=0xf0024ea4
nPC=0xf0024ea8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:02:01 2016

num_ifetches = 347600000
PC=0xf004c500
nPC=0xf004c504
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:02:09 2016

num_ifetches = 347700000
PC=0xf0043e24
nPC=0xf0043e64
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:02:18 2016

num_ifetches = 347800000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:02:27 2016

num_ifetches = 347900000
PC=0xf0043d98
nPC=0xf0043e18
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:02:36 2016

num_ifetches = 348000000
PC=0xf0043e1c
nPC=0xf0043e20
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:02:45 2016

num_ifetches = 348100000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:02:53 2016

num_ifetches = 348200000
PC=0xf00cfc10
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:03:02 2016

num_ifetches = 348300000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:03:11 2016

num_ifetches = 348400000
PC=0xf0043ee4
nPC=0xf0043ee8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:03:20 2016

num_ifetches = 348500000
PC=0xf004c54c
nPC=0xf004c550
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:03:29 2016

num_ifetches = 348600000
PC=0xf004c554
nPC=0xf004c558
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:03:37 2016

num_ifetches = 348700000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:03:46 2016

num_ifetches = 348800000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:03:55 2016

num_ifetches = 348900000
PC=0xf0043ebc
nPC=0xf0043ec0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:04:04 2016

num_ifetches = 349000000
PC=0xf0043ec4
nPC=0xf00cfbf8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:04:13 2016

num_ifetches = 349100000
PC=0xf00cfbfc
nPC=0xf00cfc00
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:04:22 2016

num_ifetches = 349200000
PC=0xf000a154
nPC=0xf00093e0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:04:30 2016

num_ifetches = 349300000
PC=0xf00093e4
nPC=0xf00093e8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:04:39 2016

num_ifetches = 349400000
PC=0xf00cfc18
nPC=0xf00cfc1c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:04:48 2016

num_ifetches = 349500000
PC=0xf004c520
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:04:57 2016

num_ifetches = 349600000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:05:06 2016

num_ifetches = 349700000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:05:15 2016

num_ifetches = 349800000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:05:23 2016

num_ifetches = 349900000
PC=0xf004c5dc
nPC=0xf004c5e0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:05:32 2016

num_ifetches = 350000000
PC=0xf004c3b4
nPC=0xf004c3b8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:05:40 2016

num_ifetches = 350100000
PC=0xf004c5cc
nPC=0xf004c5d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:05:49 2016

num_ifetches = 350200000
PC=0xf004c3a4
nPC=0xf004c3a8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:05:58 2016

num_ifetches = 350300000
PC=0xf00093dc
nPC=0xf004c5c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:06:06 2016

num_ifetches = 350400000
PC=0xf004c44c
nPC=0xf004c450
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:06:14 2016

num_ifetches = 350500000
PC=0xf004c39c
nPC=0xf004c3a0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:06:23 2016

num_ifetches = 350600000
PC=0xf00093dc
nPC=0xf004c40c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:06:32 2016

num_ifetches = 350700000
PC=0xf0043e68
nPC=0xf0043e6c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:06:41 2016

num_ifetches = 350800000
PC=0xf004c4d8
nPC=0xf004c4dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:06:50 2016

num_ifetches = 350900000
PC=0xf004c500
nPC=0xf004c504
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:06:58 2016

num_ifetches = 351000000
PC=0xf0043e98
nPC=0xf0043e9c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:07:07 2016

num_ifetches = 351100000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:07:16 2016

num_ifetches = 351200000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:07:24 2016

num_ifetches = 351300000
PC=0xf004c488
nPC=0xf004c48c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:07:32 2016

num_ifetches = 351400000
PC=0xf004c490
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:07:41 2016

num_ifetches = 351500000
PC=0xf004c554
nPC=0xf004c558
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:07:49 2016

num_ifetches = 351600000
PC=0xf00cfbd4
nPC=0xf00cfbd8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:07:58 2016

num_ifetches = 351700000
PC=0xf00cfc08
nPC=0xf00cfc0c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:08:07 2016

num_ifetches = 351800000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:08:15 2016

num_ifetches = 351900000
PC=0xf0043e60
nPC=0xf0043e64
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:08:24 2016

num_ifetches = 352000000
PC=0xf004c52c
nPC=0xf004c530
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:08:32 2016

num_ifetches = 352100000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:08:41 2016

num_ifetches = 352200000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:08:50 2016

num_ifetches = 352300000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:08:58 2016

num_ifetches = 352400000
PC=0xf004c488
nPC=0xf004c48c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:09:06 2016

num_ifetches = 352500000
PC=0xf00cfc10
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:09:16 2016

num_ifetches = 352600000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:09:24 2016

num_ifetches = 352700000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:09:33 2016

num_ifetches = 352800000
PC=0xf0009420
nPC=0xf004c56c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:09:42 2016

num_ifetches = 352900000
PC=0xf004c508
nPC=0xf004c50c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:09:51 2016

num_ifetches = 353000000
PC=0xf0043ea0
nPC=0xf0043eb4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:10:00 2016

num_ifetches = 353100000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:10:09 2016

num_ifetches = 353200000
PC=0xf004c4c8
nPC=0xf004c4cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:10:17 2016

num_ifetches = 353300000
PC=0xf004c4d0
nPC=0xf004c4d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:10:27 2016

num_ifetches = 353400000
PC=0xf00cfc14
nPC=0xf00cfc18
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:10:35 2016

num_ifetches = 353500000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:10:44 2016

num_ifetches = 353600000
PC=0xf0043d9c
nPC=0xf0043da0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:10:52 2016

num_ifetches = 353700000
PC=0xf004c554
nPC=0xf004c558
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:11:01 2016

num_ifetches = 353800000
PC=0xf004c564
nPC=0xf004c568
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:11:09 2016

num_ifetches = 353900000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:11:18 2016

num_ifetches = 354000000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:11:26 2016

num_ifetches = 354100000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:11:35 2016

num_ifetches = 354200000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:11:44 2016

num_ifetches = 354300000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:11:53 2016

num_ifetches = 354400000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:12:02 2016

num_ifetches = 354500000
PC=0xf004c578
nPC=0xf004c57c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:12:11 2016

num_ifetches = 354600000
PC=0xf004c614
nPC=0xf004c618
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:12:19 2016

num_ifetches = 354700000
PC=0xf0043ebc
nPC=0xf0043ec0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:12:28 2016

num_ifetches = 354800000
PC=0xf000a13c
nPC=0xf000a140
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:12:37 2016

num_ifetches = 354900000
PC=0xf000a144
nPC=0xf000a150
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:12:45 2016

num_ifetches = 355000000
PC=0xf000a154
nPC=0xf00093e0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:12:54 2016

num_ifetches = 355100000
PC=0xf004c428
nPC=0xf004c444
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:13:03 2016

num_ifetches = 355200000
PC=0xf004c448
nPC=0xf004c44c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:13:12 2016

num_ifetches = 355300000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:13:21 2016

num_ifetches = 355400000
PC=0xf004c60c
nPC=0xf004c610
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:13:29 2016

num_ifetches = 355500000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:13:38 2016

num_ifetches = 355600000
PC=0xf0043e80
nPC=0xf0043e84
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:13:47 2016

num_ifetches = 355700000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:13:55 2016

num_ifetches = 355800000
PC=0xf0043e64
nPC=0xf0043e68
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:14:04 2016

num_ifetches = 355900000
PC=0xf0043e6c
nPC=0xf0043e70
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:14:13 2016

num_ifetches = 356000000
PC=0xf0043e80
nPC=0xf0043e84
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:14:21 2016

num_ifetches = 356100000
PC=0xf004c504
nPC=0xf004c508
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:14:30 2016

num_ifetches = 356200000
PC=0xf00c0c28
nPC=0xf00c0c2c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:14:39 2016

num_ifetches = 356300000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:14:48 2016

num_ifetches = 356400000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:14:56 2016

num_ifetches = 356500000
PC=0xf00093dc
nPC=0xf0043e10
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:15:05 2016

num_ifetches = 356600000
PC=0xf004c494
nPC=0xf004c498
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:15:13 2016

num_ifetches = 356700000
PC=0xf004c49c
nPC=0xf004c4a0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:15:22 2016

num_ifetches = 356800000
PC=0xf004c4a4
nPC=0xf004c4a8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:15:31 2016

num_ifetches = 356900000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:15:40 2016

num_ifetches = 357000000
PC=0xf004c554
nPC=0xf004c558
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:15:48 2016

num_ifetches = 357100000
PC=0xf00cfbd4
nPC=0xf00cfbd8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:15:57 2016

num_ifetches = 357200000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:16:06 2016

num_ifetches = 357300000
PC=0xf004c458
nPC=0xf0009400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:16:15 2016

num_ifetches = 357400000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:16:24 2016

num_ifetches = 357500000
PC=0xf004c39c
nPC=0xf004c3a0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:16:32 2016

num_ifetches = 357600000
PC=0xf004c3a4
nPC=0xf004c3a8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:16:41 2016

num_ifetches = 357700000
PC=0xf004c3ac
nPC=0xf004c3b0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:16:49 2016

num_ifetches = 357800000
PC=0xf00093f0
nPC=0xf00093f4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:16:58 2016

num_ifetches = 357900000
PC=0xf00093f8
nPC=0xf00093fc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:17:07 2016

num_ifetches = 358000000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:17:15 2016

num_ifetches = 358100000
PC=0xf00093dc
nPC=0xf004c5c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:17:24 2016

num_ifetches = 358200000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:17:33 2016

num_ifetches = 358300000
PC=0xf004c500
nPC=0xf004c504
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:17:42 2016

num_ifetches = 358400000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:17:50 2016

num_ifetches = 358500000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:17:59 2016

num_ifetches = 358600000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:18:07 2016

num_ifetches = 358700000
PC=0xf0043ef0
nPC=0xf0043ef4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:18:16 2016

num_ifetches = 358800000
PC=0xf0043ef8
nPC=0xf0043e08
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:18:25 2016

num_ifetches = 358900000
PC=0xf0043e0c
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:18:34 2016

num_ifetches = 359000000
PC=0xf004c60c
nPC=0xf004c610
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:18:42 2016

num_ifetches = 359100000
PC=0xf004c524
nPC=0xf004c528
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:18:51 2016

num_ifetches = 359200000
PC=0xf004c52c
nPC=0xf004c530
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:18:59 2016

num_ifetches = 359300000
PC=0xf004c54c
nPC=0xf004c550
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:19:07 2016

num_ifetches = 359400000
PC=0xf004c554
nPC=0xf004c558
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:19:16 2016

num_ifetches = 359500000
PC=0xf00cfbd4
nPC=0xf00cfbd8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:19:25 2016

num_ifetches = 359600000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:19:33 2016

num_ifetches = 359700000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:19:42 2016

num_ifetches = 359800000
PC=0xf00cfbd0
nPC=0xf00cfbd4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:19:51 2016

num_ifetches = 359900000
PC=0xf004c5c8
nPC=0xf004c5cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:19:59 2016

num_ifetches = 360000000
PC=0xf004c3a0
nPC=0xf004c3a4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:20:07 2016

num_ifetches = 360100000
PC=0xf004c3a8
nPC=0xf004c3ac
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:20:16 2016

num_ifetches = 360200000
PC=0xf004c5c0
nPC=0xf004c5c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:20:24 2016

num_ifetches = 360300000
PC=0xf004c5c8
nPC=0xf004c5cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:20:33 2016

num_ifetches = 360400000
PC=0xf004c3a0
nPC=0xf004c3a4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:20:42 2016

num_ifetches = 360500000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:20:51 2016

num_ifetches = 360600000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:21:00 2016

num_ifetches = 360700000
PC=0xf0043e80
nPC=0xf0043e84
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:21:08 2016

num_ifetches = 360800000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:21:17 2016

num_ifetches = 360900000
PC=0xf0043e94
nPC=0xf0043e98
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:21:26 2016

num_ifetches = 361000000
PC=0xf0043e9c
nPC=0xf0043ea0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:21:34 2016

num_ifetches = 361100000
PC=0xf0009420
nPC=0xf00cfbec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:21:43 2016

num_ifetches = 361200000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:21:51 2016

num_ifetches = 361300000
PC=0xf00093e0
nPC=0xf00093e4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:22:00 2016

num_ifetches = 361400000
PC=0xf003ae1c
nPC=0xf003ae20
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:22:08 2016

num_ifetches = 361500000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:22:17 2016

num_ifetches = 361600000
PC=0xf0043e1c
nPC=0xf0043e20
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:22:25 2016

num_ifetches = 361700000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:22:34 2016

num_ifetches = 361800000
PC=0xf004c494
nPC=0xf004c498
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:22:42 2016

num_ifetches = 361900000
PC=0xf004c49c
nPC=0xf004c4a0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:22:51 2016

num_ifetches = 362000000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:23:00 2016

num_ifetches = 362100000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:23:09 2016

num_ifetches = 362200000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:23:18 2016

num_ifetches = 362300000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:23:26 2016

num_ifetches = 362400000
PC=0xf00cfbdc
nPC=0xf00cfbe0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:23:35 2016

num_ifetches = 362500000
PC=0xf00cfbe4
nPC=0xf00cfbe8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:23:44 2016

num_ifetches = 362600000
PC=0xf00cfc14
nPC=0xf00cfc18
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:23:52 2016

num_ifetches = 362700000
PC=0xf00cfc1c
nPC=0xf0043ec8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:24:01 2016

num_ifetches = 362800000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:24:10 2016

num_ifetches = 362900000
PC=0xf004e4a8
nPC=0xf004e4ac
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:24:19 2016

num_ifetches = 363000000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:24:27 2016

num_ifetches = 363100000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:24:36 2016

num_ifetches = 363200000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:24:44 2016

num_ifetches = 363300000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:24:53 2016

num_ifetches = 363400000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:25:01 2016

num_ifetches = 363500000
PC=0xf004c5ec
nPC=0xf004c5f0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:25:10 2016

num_ifetches = 363600000
PC=0xf004c608
nPC=0xf004c60c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:25:18 2016

num_ifetches = 363700000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:25:27 2016

num_ifetches = 363800000
PC=0xf00093f4
nPC=0xf00093f8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:25:36 2016

num_ifetches = 363900000
PC=0xf004c3a0
nPC=0xf004c3a4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:25:44 2016

num_ifetches = 364000000
PC=0xf004c3a8
nPC=0xf004c3ac
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:25:53 2016

num_ifetches = 364100000
PC=0xf004c3b0
nPC=0xf004c3b4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:26:02 2016

num_ifetches = 364200000
PC=0xf004c3b8
nPC=0xf004c3c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:26:10 2016

num_ifetches = 364300000
PC=0xf004c5d0
nPC=0xf004c5d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:26:19 2016

num_ifetches = 364400000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:26:28 2016

num_ifetches = 364500000
PC=0xf00cfbd4
nPC=0xf00cfbd8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:26:37 2016

num_ifetches = 364600000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:26:46 2016

num_ifetches = 364700000
PC=0xf004c5b4
nPC=0xf004c5b8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:26:54 2016

num_ifetches = 364800000
PC=0xf004c5bc
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:27:03 2016

num_ifetches = 364900000
PC=0xf004c414
nPC=0xf004c418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:27:12 2016

num_ifetches = 365000000
PC=0xf0043e80
nPC=0xf0043e84
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:27:21 2016

num_ifetches = 365100000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:27:30 2016

num_ifetches = 365200000
PC=0xf004c494
nPC=0xf004c498
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:27:38 2016

num_ifetches = 365300000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:27:46 2016

num_ifetches = 365400000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:27:55 2016

num_ifetches = 365500000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:28:03 2016

num_ifetches = 365600000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:28:12 2016

num_ifetches = 365700000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:28:21 2016

num_ifetches = 365800000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:28:30 2016

num_ifetches = 365900000
PC=0xf004c558
nPC=0xf004c564
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:28:39 2016

num_ifetches = 366000000
PC=0xf00cfbd8
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:28:48 2016

num_ifetches = 366100000
PC=0xf004c530
nPC=0xf004c54c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:28:56 2016

num_ifetches = 366200000
PC=0xf0043e8c
nPC=0xf0043e90
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:29:05 2016

num_ifetches = 366300000
PC=0xf00cfbd0
nPC=0xf00cfbd4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:29:14 2016

num_ifetches = 366400000
PC=0xf00cfc04
nPC=0xf00cfc08
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:29:23 2016

num_ifetches = 366500000
PC=0xf0043ec0
nPC=0xf0043ec4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:29:31 2016

num_ifetches = 366600000
PC=0xf00cfbf8
nPC=0xf00cfbfc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:29:40 2016

num_ifetches = 366700000
PC=0xf004c3b8
nPC=0xf004c3c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:29:49 2016

num_ifetches = 366800000
PC=0xf004c3cc
nPC=0xf004c454
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:29:58 2016

num_ifetches = 366900000
PC=0xf004c5d8
nPC=0xf004c5dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:30:06 2016

num_ifetches = 367000000
PC=0xf004c5e0
nPC=0xf004c5e4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:30:15 2016

num_ifetches = 367100000
PC=0xf004e4b8
nPC=0xf004e4bc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:30:23 2016

num_ifetches = 367200000
PC=0xf004c3a4
nPC=0xf004c3a8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:30:32 2016

num_ifetches = 367300000
PC=0xf004c3ac
nPC=0xf004c3b0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:30:41 2016

num_ifetches = 367400000
PC=0xf00093cc
nPC=0xf00093d0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:30:49 2016

num_ifetches = 367500000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:30:58 2016

num_ifetches = 367600000
PC=0xf00093e8
nPC=0xf00093ec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:31:07 2016

num_ifetches = 367700000
PC=0xf00093f0
nPC=0xf00093f4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:31:16 2016

num_ifetches = 367800000
PC=0xf004e6a0
nPC=0xf004e6a4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:31:24 2016

num_ifetches = 367900000
PC=0xf004c500
nPC=0xf004c504
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:31:33 2016

num_ifetches = 368000000
PC=0xf0043e24
nPC=0xf0043e64
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:31:42 2016

num_ifetches = 368100000
PC=0xf004c4d0
nPC=0xf004c4d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:31:51 2016

num_ifetches = 368200000
PC=0xf00cfbec
nPC=0xf00cfbf0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:31:59 2016

num_ifetches = 368300000
PC=0xf004c408
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:32:08 2016

num_ifetches = 368400000
PC=0xf00093c4
nPC=0xf00093c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:32:16 2016

num_ifetches = 368500000
PC=0xf004e9c4
nPC=0xf004e9c8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:32:24 2016

num_ifetches = 368600000
PC=0xf0053ef0
nPC=0xf0053ef4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:32:33 2016

num_ifetches = 368700000
PC=0xf00cfbdc
nPC=0xf00cfbe0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:32:41 2016

num_ifetches = 368800000
PC=0xf00cfbe4
nPC=0xf00cfbe8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:32:49 2016

num_ifetches = 368900000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:32:57 2016

num_ifetches = 369000000
PC=0xf00093d4
nPC=0xf00093d8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:33:05 2016

num_ifetches = 369100000
PC=0xf0056ef8
nPC=0xf0056f54
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:33:14 2016

num_ifetches = 369200000
PC=0xf00cfbe4
nPC=0xf00cfbe8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:33:23 2016

num_ifetches = 369300000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:33:32 2016

num_ifetches = 369400000
PC=0xf00cfc1c
nPC=0xf0043ec8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:33:41 2016

num_ifetches = 369500000
PC=0xf0043ecc
nPC=0xf0043ed0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:33:49 2016

num_ifetches = 369600000
PC=0xf0043ed4
nPC=0xf0043e58
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:33:58 2016

num_ifetches = 369700000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:34:07 2016

num_ifetches = 369800000
PC=0xf0043ee8
nPC=0xf0043d9c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:34:15 2016

num_ifetches = 369900000
PC=0xf0043da0
nPC=0xf0043eec
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:34:23 2016

num_ifetches = 370000000
PC=0xf0043ef0
nPC=0xf0043ef4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:34:32 2016

num_ifetches = 370100000
PC=0xf0043e64
nPC=0xf0043ee4
trap_vector=0x8
==============================================

==============================================
Real time = Sun Aug  7 04:34:40 2016

num_ifetches = 370200000
PC=0xf0043ee8
nPC=0xf0043d9c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:34:49 2016

num_ifetches = 370300000
PC=0xf00cfc0c
nPC=0xf00cfc10
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:34:57 2016

num_ifetches = 370400000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:35:06 2016

num_ifetches = 370500000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:35:15 2016

num_ifetches = 370600000
PC=0xf0024d08
nPC=0xf0024d0c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:35:24 2016

num_ifetches = 370700000
PC=0xf004c3ac
nPC=0xf004c3b0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:35:33 2016

num_ifetches = 370800000
PC=0xf0043e58
nPC=0xf0043e5c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:35:42 2016

num_ifetches = 370900000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:35:51 2016

num_ifetches = 371000000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:36:00 2016

num_ifetches = 371100000
PC=0xf004c490
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:36:08 2016

num_ifetches = 371200000
PC=0xf0043eec
nPC=0xf0043ef0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:36:17 2016

num_ifetches = 371300000
PC=0xf004c564
nPC=0xf004c568
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:36:26 2016

num_ifetches = 371400000
PC=0xf004c488
nPC=0xf004c48c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:36:35 2016

num_ifetches = 371500000
PC=0xf004c490
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:36:44 2016

num_ifetches = 371600000
PC=0xf0008240
nPC=0xf0008244
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:36:53 2016

num_ifetches = 371700000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:37:01 2016

num_ifetches = 371800000
PC=0xf0009420
nPC=0xf0043e88
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:37:10 2016

num_ifetches = 371900000
PC=0xf0043e8c
nPC=0xf0043e90
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:37:20 2016

num_ifetches = 372000000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:37:29 2016

num_ifetches = 372100000
PC=0xf004e46c
nPC=0xf004e470
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:37:37 2016

num_ifetches = 372200000
PC=0xf004c56c
nPC=0xf004c570
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:37:46 2016

num_ifetches = 372300000
PC=0xf004c448
nPC=0xf004c44c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:37:55 2016

num_ifetches = 372400000
PC=0xf004c418
nPC=0xf004c41c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:38:03 2016

num_ifetches = 372500000
PC=0xf004c500
nPC=0xf004c504
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:38:11 2016

num_ifetches = 372600000
PC=0xf004c4c8
nPC=0xf004c4cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:38:20 2016

num_ifetches = 372700000
PC=0xf0043e14
nPC=0xf0043d94
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:38:29 2016

num_ifetches = 372800000
PC=0xf0043e58
nPC=0xf0043e5c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:38:38 2016

num_ifetches = 372900000
PC=0xf0043e6c
nPC=0xf0043e70
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:38:47 2016

num_ifetches = 373000000
PC=0xf0043e80
nPC=0xf0043e84
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:38:56 2016

num_ifetches = 373100000
PC=0xf004c5b4
nPC=0xf004c5b8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:39:04 2016

num_ifetches = 373200000
PC=0xf004c4c8
nPC=0xf004c4cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:39:13 2016

num_ifetches = 373300000
PC=0xf004c4d0
nPC=0xf004c4d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:39:22 2016

num_ifetches = 373400000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:39:30 2016

num_ifetches = 373500000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:39:39 2016

num_ifetches = 373600000
PC=0xf00f0420
nPC=0xf00f0424
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:39:47 2016

num_ifetches = 373700000
PC=0xf00cfbfc
nPC=0xf00cfc00
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:39:56 2016

num_ifetches = 373800000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:40:05 2016

num_ifetches = 373900000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:40:13 2016

num_ifetches = 374000000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:40:22 2016

num_ifetches = 374100000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:40:31 2016

num_ifetches = 374200000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:40:39 2016

num_ifetches = 374300000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:40:48 2016

num_ifetches = 374400000
PC=0xf004d560
nPC=0xf004d564
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:40:55 2016

num_ifetches = 374500000
PC=0xf00cfbfc
nPC=0xf00cfc00
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:41:04 2016

num_ifetches = 374600000
PC=0xf0008514
nPC=0xf0008518
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:41:12 2016

num_ifetches = 374700000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:41:21 2016

num_ifetches = 374800000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:41:29 2016

num_ifetches = 374900000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:41:37 2016

num_ifetches = 375000000
PC=0xf000941c
nPC=0xf0009420
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:41:46 2016

num_ifetches = 375100000
PC=0xf00093e4
nPC=0xf00093e8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:41:54 2016

num_ifetches = 375200000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:42:03 2016

num_ifetches = 375300000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:42:11 2016

num_ifetches = 375400000
PC=0xf004c418
nPC=0xf004c41c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:42:19 2016

num_ifetches = 375500000
PC=0xf0043e84
nPC=0xf004c5b4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:42:28 2016

num_ifetches = 375600000
PC=0xf004c5b8
nPC=0xf004c5bc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:42:37 2016

num_ifetches = 375700000
PC=0xf004c510
nPC=0xf004c51c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:42:45 2016

num_ifetches = 375800000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:42:54 2016

num_ifetches = 375900000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:43:03 2016

num_ifetches = 376000000
PC=0xf0009410
nPC=0xf0009414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:43:12 2016

num_ifetches = 376100000
PC=0xf0009418
nPC=0xf000941c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:43:20 2016

num_ifetches = 376200000
PC=0xf0043e5c
nPC=0xf004c400
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:43:29 2016

num_ifetches = 376300000
PC=0xf0009408
nPC=0xf000940c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:43:37 2016

num_ifetches = 376400000
PC=0xf00cfbf8
nPC=0xf00cfbfc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:43:46 2016

num_ifetches = 376500000
PC=0xf004e780
nPC=0xf004e784
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:43:55 2016

num_ifetches = 376600000
PC=0xf0043ef8
nPC=0xf0043e08
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:44:04 2016

num_ifetches = 376700000
PC=0xf0043e0c
nPC=0xf00093c0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:44:13 2016

num_ifetches = 376800000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:44:21 2016

num_ifetches = 376900000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:44:30 2016

num_ifetches = 377000000
PC=0xf00093d0
nPC=0xf00093d4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:44:39 2016

num_ifetches = 377100000
PC=0xf00093d8
nPC=0xf00093dc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:44:47 2016

num_ifetches = 377200000
PC=0xf0043eec
nPC=0xf0043ef0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:44:56 2016

num_ifetches = 377300000
PC=0xf004c564
nPC=0xf004c568
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:45:04 2016

num_ifetches = 377400000
PC=0xf00093c0
nPC=0xf00093c4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:45:13 2016

num_ifetches = 377500000
PC=0xf00093c8
nPC=0xf00093cc
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:45:22 2016

num_ifetches = 377600000
PC=0xf0009404
nPC=0xf0009408
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:45:30 2016

num_ifetches = 377700000
PC=0xf000940c
nPC=0xf0009410
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:45:38 2016

num_ifetches = 377800000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:45:47 2016

num_ifetches = 377900000
PC=0xf004c554
nPC=0xf004c558
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:45:56 2016

num_ifetches = 378000000
PC=0xf003af9c
nPC=0xf003ae0c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:46:05 2016

num_ifetches = 378100000
PC=0xf004c614
nPC=0xf004c618
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:46:14 2016

num_ifetches = 378200000
PC=0xf0009400
nPC=0xf0009404
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:46:23 2016

num_ifetches = 378300000
PC=0xf0043ec4
nPC=0xf00cfbf8
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:46:32 2016

num_ifetches = 378400000
PC=0xf004c578
nPC=0xf004c57c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:46:40 2016

num_ifetches = 378500000
PC=0xf004c39c
nPC=0xf004c3a0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:46:49 2016

num_ifetches = 378600000
PC=0xf00093dc
nPC=0xf004c40c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:46:58 2016

num_ifetches = 378700000
PC=0xf004c410
nPC=0xf004c414
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:47:06 2016

num_ifetches = 378800000
PC=0xf004c418
nPC=0xf004c41c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:47:15 2016

num_ifetches = 378900000
PC=0xf0043e84
nPC=0xf004c5b4
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:47:23 2016

num_ifetches = 379000000
PC=0xf00093dc
nPC=0xf004c40c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:47:32 2016

num_ifetches = 379100000
PC=0xf0043e68
nPC=0xf0043e6c
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:47:40 2016

num_ifetches = 379200000
PC=0xf0043e70
nPC=0xf0043e80
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:47:49 2016

num_ifetches = 379300000
PC=0xf0043e1c
nPC=0xf0043e20
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:47:58 2016

num_ifetches = 379400000
PC=0xf00093ec
nPC=0xf00093f0
trap_vector=0x0
==============================================

==============================================
Real time = Sun Aug  7 04:48:07 2016

num_ifetches = 379500000
PC=0xf0009414
nPC=0xf0009418
trap_vector=0x0
==============================================
