{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738355374761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738355374761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 31 17:29:34 2025 " "Processing started: Fri Jan 31 17:29:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738355374761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355374761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cronometro -c cronometro " "Command: quartus_map --read_settings_files=on --write_settings_files=off cronometro -c cronometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355374761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738355374870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738355374870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cronometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cronometro-behavior " "Found design unit 1: cronometro-behavior" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738355379693 ""} { "Info" "ISGN_ENTITY_NAME" "1 cronometro " "Found entity 1: cronometro" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738355379693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cronometro " "Elaborating entity \"cronometro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738355379722 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset cronometro.vhd(44) " "VHDL Process Statement warning at cronometro.vhd(44): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1738355379723 "|cronometro"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_count cronometro.vhd(58) " "VHDL Process Statement warning at cronometro.vhd(58): inferring latch(es) for signal or variable \"clk_count\", which holds its previous value in one or more paths through the process" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1738355379724 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[0\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[0\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[1\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[1\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[2\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[2\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[3\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[3\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[4\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[4\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[5\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[5\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[6\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[6\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[7\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[7\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[8\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[8\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[9\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[9\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[10\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[10\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[11\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[11\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[12\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[12\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[13\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[13\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[14\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[14\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[15\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[15\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[16\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[16\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[17\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[17\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[18\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[18\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[19\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[19\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[20\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[20\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[21\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[21\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[22\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[22\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[23\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[23\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[24\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[24\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_count\[25\] cronometro.vhd(58) " "Inferred latch for \"clk_count\[25\]\" at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379727 "|cronometro"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "clk_count\[25\] cronometro.vhd(44) " "Can't resolve multiple constant drivers for net \"clk_count\[25\]\" at cronometro.vhd(44)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379728 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "cronometro.vhd(58) " "Constant driver at cronometro.vhd(58)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 58 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379728 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "clk_count\[24\] cronometro.vhd(44) " "Can't resolve multiple constant drivers for net \"clk_count\[24\]\" at cronometro.vhd(44)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379728 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "clk_count\[23\] cronometro.vhd(44) " "Can't resolve multiple constant drivers for net \"clk_count\[23\]\" at cronometro.vhd(44)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379728 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "clk_count\[22\] cronometro.vhd(44) " "Can't resolve multiple constant drivers for net \"clk_count\[22\]\" at cronometro.vhd(44)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379728 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "clk_count\[21\] cronometro.vhd(44) " "Can't resolve multiple constant drivers for net \"clk_count\[21\]\" at cronometro.vhd(44)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379728 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "clk_count\[20\] cronometro.vhd(44) " "Can't resolve multiple constant drivers for net \"clk_count\[20\]\" at cronometro.vhd(44)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379728 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "clk_count\[19\] cronometro.vhd(44) " "Can't resolve multiple constant drivers for net \"clk_count\[19\]\" at cronometro.vhd(44)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379728 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "clk_count\[18\] cronometro.vhd(44) " "Can't resolve multiple constant drivers for net \"clk_count\[18\]\" at cronometro.vhd(44)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379728 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "clk_count\[17\] cronometro.vhd(44) " "Can't resolve multiple constant drivers for net \"clk_count\[17\]\" at cronometro.vhd(44)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379728 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "clk_count\[16\] cronometro.vhd(44) " "Can't resolve multiple constant drivers for net \"clk_count\[16\]\" at cronometro.vhd(44)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379728 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "clk_count\[15\] cronometro.vhd(44) " "Can't resolve multiple constant drivers for net \"clk_count\[15\]\" at cronometro.vhd(44)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379728 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "clk_count\[14\] cronometro.vhd(44) " "Can't resolve multiple constant drivers for net \"clk_count\[14\]\" at cronometro.vhd(44)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379728 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "clk_count\[13\] cronometro.vhd(44) " "Can't resolve multiple constant drivers for net \"clk_count\[13\]\" at cronometro.vhd(44)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379728 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "clk_count\[12\] cronometro.vhd(44) " "Can't resolve multiple constant drivers for net \"clk_count\[12\]\" at cronometro.vhd(44)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379728 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "clk_count\[11\] cronometro.vhd(44) " "Can't resolve multiple constant drivers for net \"clk_count\[11\]\" at cronometro.vhd(44)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379728 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "clk_count\[10\] cronometro.vhd(44) " "Can't resolve multiple constant drivers for net \"clk_count\[10\]\" at cronometro.vhd(44)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379728 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "clk_count\[9\] cronometro.vhd(44) " "Can't resolve multiple constant drivers for net \"clk_count\[9\]\" at cronometro.vhd(44)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379728 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "clk_count\[8\] cronometro.vhd(44) " "Can't resolve multiple constant drivers for net \"clk_count\[8\]\" at cronometro.vhd(44)" {  } { { "cronometro.vhd" "" { Text "/home/isaac/Documents/estudoVHDL/projeto_cronometro/cronometro.vhd" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379728 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738355379729 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "399 " "Peak virtual memory: 399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738355379786 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 31 17:29:39 2025 " "Processing ended: Fri Jan 31 17:29:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738355379786 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738355379786 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738355379786 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738355379786 ""}
