

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Thu Nov  5 03:54:11 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        pose_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|     4.143|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_kernel_fu_248  |kernel  |    ?|    ?|    ?|    ?|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	18  / (tmp_559)
	6  / (!tmp_559)
6 --> 
	7  / (!exitcond)
	19  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	15  / (!done1 & !or_cond_67)
	13  / (!done1 & or_cond_67)
	6  / (done1)
13 --> 
	15  / (done2)
	14  / (!done2)
14 --> 
	13  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	12  / true
18 --> 
	19  / true
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.31>
ST_1 : Operation 20 [1/1] (1.31ns)   --->   "%empty = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:3069]   --->   Operation 20 'read' 'empty' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 1.31>
ST_2 : Operation 21 [1/1] (1.31ns)   --->   "%empty_64 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:3070]   --->   Operation 21 'read' 'empty_64' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 1.31>
ST_3 : Operation 22 [1/1] (1.31ns)   --->   "%empty_65 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:3071]   --->   Operation 22 'read' 'empty_65' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 1.31>
ST_4 : Operation 23 [1/1] (1.31ns)   --->   "%tmp_V_84 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:3072]   --->   Operation 23 'read' 'tmp_V_84' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %tmp_V_84, i32 160, i32 191)" [kernel.cpp:3075]   --->   Operation 24 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_559 = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %tmp_V_84, i32 2)" [kernel.cpp:3123]   --->   Operation 25 'bitselect' 'tmp_559' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.31>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %fifo_config_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %fifo_config_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_cout_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_weight_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_cin_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (1.31ns)   --->   "%empty_66 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:3073]   --->   Operation 31 'read' 'empty_66' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp_559, label %3, label %.preheader1.preheader" [kernel.cpp:3123]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.85ns)   --->   "br label %.preheader1" [kernel.cpp:3126]   --->   Operation 33 'br' <Predicate = (!tmp_559)> <Delay = 0.85>

State 6 <SV = 5> <Delay = 2.62>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%i_op_assign = phi i32 [ %layer_iter, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 34 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (1.26ns)   --->   "%exitcond = icmp eq i32 %i_op_assign, %p_Result_s" [kernel.cpp:3126]   --->   Operation 35 'icmp' 'exitcond' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 36 [1/1] (1.51ns)   --->   "%layer_iter = add nsw i32 %i_op_assign, 1" [kernel.cpp:3126]   --->   Operation 36 'add' 'layer_iter' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit2121.loopexit, label %1" [kernel.cpp:3126]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (1.31ns)   --->   "%tmp_V = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:3134]   --->   Operation 38 'read' 'tmp_V' <Predicate = (!exitcond)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_6 : Operation 39 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V)" [kernel.cpp:3135]   --->   Operation 39 'write' <Predicate = (!exitcond)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "br label %.loopexit2121"   --->   Operation 40 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.62>
ST_7 : Operation 41 [1/1] (1.31ns)   --->   "%tmp_V_85 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:3136]   --->   Operation 41 'read' 'tmp_V_85' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_7 : Operation 42 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_85)" [kernel.cpp:3137]   --->   Operation 42 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%LAYER_IN_NUM_V = trunc i192 %tmp_V_85 to i32" [kernel.cpp:3153]   --->   Operation 43 'trunc' 'LAYER_IN_NUM_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%LAYER_OUT_NUM_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %tmp_V_85, i32 32, i32 63)" [kernel.cpp:3154]   --->   Operation 44 'partselect' 'LAYER_OUT_NUM_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%LAYER_IN_H_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %tmp_V_85, i32 64, i32 95)" [kernel.cpp:3155]   --->   Operation 45 'partselect' 'LAYER_IN_H_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%LAYER_IN_W_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %tmp_V_85, i32 96, i32 127)" [kernel.cpp:3156]   --->   Operation 46 'partselect' 'LAYER_IN_W_V' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.62>
ST_8 : Operation 47 [1/1] (1.31ns)   --->   "%tmp_V_86 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:3138]   --->   Operation 47 'read' 'tmp_V_86' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_8 : Operation 48 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_86)" [kernel.cpp:3139]   --->   Operation 48 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%FILTER_S2_V = call i16 @_ssdm_op_PartSelect.i16.i192.i32.i32(i192 %tmp_V_86, i32 144, i32 159)" [kernel.cpp:3165]   --->   Operation 49 'partselect' 'FILTER_S2_V' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.62>
ST_9 : Operation 50 [1/1] (1.31ns)   --->   "%tmp_V_87 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:3140]   --->   Operation 50 'read' 'tmp_V_87' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_9 : Operation 51 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_87)" [kernel.cpp:3141]   --->   Operation 51 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%LAYER_IN_NUM_T_V = call i16 @_ssdm_op_PartSelect.i16.i192.i32.i32(i192 %tmp_V_87, i32 64, i32 79)" [kernel.cpp:3170]   --->   Operation 52 'partselect' 'LAYER_IN_NUM_T_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%LAYER_OUT_NUM_T_V = call i16 @_ssdm_op_PartSelect.i16.i192.i32.i32(i192 %tmp_V_87, i32 80, i32 95)" [kernel.cpp:3171]   --->   Operation 53 'partselect' 'LAYER_OUT_NUM_T_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%LAYER_IN_H_T_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %tmp_V_87, i32 96, i32 127)" [kernel.cpp:3172]   --->   Operation 54 'partselect' 'LAYER_IN_H_T_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%LAYER_IN_W_T_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %tmp_V_87, i32 128, i32 159)" [kernel.cpp:3173]   --->   Operation 55 'partselect' 'LAYER_IN_W_T_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_561 = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %tmp_V_87, i32 2)" [kernel.cpp:3184]   --->   Operation 56 'bitselect' 'tmp_561' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.47ns)   --->   "%FILTER_S = select i1 %tmp_561, i16 %FILTER_S2_V, i16 1" [kernel.cpp:3184]   --->   Operation 57 'select' 'FILTER_S' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i192.i32.i32(i192 %tmp_V_87, i32 1, i32 2)" [kernel.cpp:3140]   --->   Operation 58 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%ret_V_6 = call i13 @_ssdm_op_PartSelect.i13.i192.i32.i32(i192 %tmp_V_87, i32 67, i32 79)" [kernel.cpp:3213]   --->   Operation 59 'partselect' 'ret_V_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_562 = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %tmp_V_87, i32 6)" [kernel.cpp:3195]   --->   Operation 60 'bitselect' 'tmp_562' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.51>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%lhs_V = zext i32 %LAYER_IN_W_T_V to i33" [kernel.cpp:3207]   --->   Operation 61 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%rhs_V = zext i16 %FILTER_S to i33" [kernel.cpp:3207]   --->   Operation 62 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (1.51ns)   --->   "%ret_V = add i33 %rhs_V, %lhs_V" [kernel.cpp:3207]   --->   Operation 63 'add' 'ret_V' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%lhs_V_2 = zext i32 %LAYER_IN_H_T_V to i33" [kernel.cpp:3210]   --->   Operation 64 'zext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (1.51ns)   --->   "%ret_V_4 = add i33 %rhs_V, %lhs_V_2" [kernel.cpp:3210]   --->   Operation 65 'add' 'ret_V_4' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.62>
ST_11 : Operation 66 [1/1] (1.31ns)   --->   "%tmp_V_82 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:3142]   --->   Operation 66 'read' 'tmp_V_82' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_11 : Operation 67 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_82)" [kernel.cpp:3143]   --->   Operation 67 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_349 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp, i1 false)" [kernel.cpp:3187]   --->   Operation 68 'bitconcatenate' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%lhs_V_11_cast = zext i33 %ret_V to i34" [kernel.cpp:3207]   --->   Operation 69 'zext' 'lhs_V_11_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (1.52ns)   --->   "%ret_V_26 = add i34 -1, %lhs_V_11_cast" [kernel.cpp:3207]   --->   Operation 70 'add' 'ret_V_26' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%lhs_V_3_cast = zext i33 %ret_V_4 to i34" [kernel.cpp:3210]   --->   Operation 71 'zext' 'lhs_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (1.52ns)   --->   "%ret_V_5 = add i34 -1, %lhs_V_3_cast" [kernel.cpp:3210]   --->   Operation 72 'add' 'ret_V_5' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_350 = zext i13 %ret_V_6 to i32" [kernel.cpp:3213]   --->   Operation 73 'zext' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_351 = zext i16 %LAYER_IN_NUM_T_V to i32" [kernel.cpp:3226]   --->   Operation 74 'zext' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_352 = zext i16 %LAYER_OUT_NUM_T_V to i32" [kernel.cpp:3229]   --->   Operation 75 'zext' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.85ns)   --->   "br label %.backedge" [kernel.cpp:3194]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.85>

State 12 <SV = 11> <Delay = 2.71>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%in_h_iter2 = phi i32 [ 0, %1 ], [ %newSel38, %.loopexit_ifconv ]" [kernel.cpp:3236]   --->   Operation 77 'phi' 'in_h_iter2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%in_w_iter3 = phi i32 [ 0, %1 ], [ %newSel41, %.loopexit_ifconv ]" [kernel.cpp:3236]   --->   Operation 78 'phi' 'in_w_iter3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%out_num_iter4 = phi i32 [ 0, %1 ], [ %newSel44, %.loopexit_ifconv ]" [kernel.cpp:3236]   --->   Operation 79 'phi' 'out_num_iter4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%in_num_iter5 = phi i32 [ 0, %1 ], [ %newSel46, %.loopexit_ifconv ]" [kernel.cpp:3236]   --->   Operation 80 'phi' 'in_num_iter5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%done1 = phi i1 [ false, %1 ], [ %done1_be, %.loopexit_ifconv ]" [kernel.cpp:3236]   --->   Operation 81 'phi' 'done1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %done1, label %.preheader1.loopexit, label %2" [kernel.cpp:3194]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node tmp_355)   --->   "%tmp_563 = trunc i32 %out_num_iter4 to i3" [kernel.cpp:3236]   --->   Operation 83 'trunc' 'tmp_563' <Predicate = (!done1)> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp_355)   --->   "%tmp_s = or i3 %tmp_563, %tmp_349" [kernel.cpp:3236]   --->   Operation 84 'or' 'tmp_s' <Predicate = (!done1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node tmp_355)   --->   "%tmp_482 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %out_num_iter4, i32 3, i32 31)" [kernel.cpp:3236]   --->   Operation 85 'partselect' 'tmp_482' <Predicate = (!done1)> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_355)   --->   "%tmp_354 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_482, i3 %tmp_s)" [kernel.cpp:3195]   --->   Operation 86 'bitconcatenate' 'tmp_354' <Predicate = (!done1)> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (1.26ns) (out node of the LUT)   --->   "%tmp_355 = icmp eq i32 %tmp_354, 0" [kernel.cpp:3195]   --->   Operation 87 'icmp' 'tmp_355' <Predicate = (!done1)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (1.26ns)   --->   "%tmp_356 = icmp eq i32 %out_num_iter4, 0" [kernel.cpp:3195]   --->   Operation 88 'icmp' 'tmp_356' <Predicate = (!done1)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_cond_67)   --->   "%or_cond2 = and i1 %tmp_562, %tmp_356" [kernel.cpp:3195]   --->   Operation 89 'and' 'or_cond2' <Predicate = (!done1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 90 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_cond_67 = or i1 %tmp_355, %or_cond2" [kernel.cpp:3195]   --->   Operation 90 'or' 'or_cond_67' <Predicate = (!done1)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %or_cond_67, label %.preheader.preheader, label %.loopexit_ifconv" [kernel.cpp:3195]   --->   Operation 91 'br' <Predicate = (!done1)> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.85ns)   --->   "br label %.preheader" [kernel.cpp:3200]   --->   Operation 92 'br' <Predicate = (!done1 & or_cond_67)> <Delay = 0.85>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 93 'br' <Predicate = (done1)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.65>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%o = phi i32 [ %o_3, %_ifconv ], [ 0, %.preheader.preheader ]" [kernel.cpp:3207]   --->   Operation 94 'phi' 'o' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%h = phi i32 [ %h_2, %_ifconv ], [ 0, %.preheader.preheader ]" [kernel.cpp:3209]   --->   Operation 95 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%w = phi i32 [ %w_1, %_ifconv ], [ 0, %.preheader.preheader ]" [kernel.cpp:3207]   --->   Operation 96 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%done2 = phi i1 [ %done2_3, %_ifconv ], [ false, %.preheader.preheader ]" [kernel.cpp:3210]   --->   Operation 97 'phi' 'done2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %done2, label %.loopexit_ifconv.loopexit, label %_ifconv" [kernel.cpp:3200]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (1.51ns)   --->   "%w_10 = add nsw i32 %w, 1" [kernel.cpp:3206]   --->   Operation 99 'add' 'w_10' <Predicate = (!done2)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_413_cast = sext i32 %w_10 to i34" [kernel.cpp:3207]   --->   Operation 100 'sext' 'tmp_413_cast' <Predicate = (!done2)> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (1.27ns)   --->   "%tmp_357 = icmp eq i34 %tmp_413_cast, %ret_V_26" [kernel.cpp:3207]   --->   Operation 101 'icmp' 'tmp_357' <Predicate = (!done2)> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (1.51ns)   --->   "%h_10 = add nsw i32 %h, 1" [kernel.cpp:3209]   --->   Operation 102 'add' 'h_10' <Predicate = (!done2)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (0.87ns)   --->   "%w_1 = select i1 %tmp_357, i32 0, i32 %w_10" [kernel.cpp:3207]   --->   Operation 103 'select' 'w_1' <Predicate = (!done2)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.14>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_168 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str33)" [kernel.cpp:3200]   --->   Operation 104 'specregionbegin' 'tmp_168' <Predicate = (!done2)> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [kernel.cpp:3201]   --->   Operation 105 'specpipeline' <Predicate = (!done2)> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (1.31ns)   --->   "%tmp_V_83 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %fifo_cin_V_V)" [kernel.cpp:3202]   --->   Operation 106 'read' 'tmp_V_83' <Predicate = (!done2)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_14 : Operation 107 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %fifo_cout_V_V, i256 %tmp_V_83)" [kernel.cpp:3203]   --->   Operation 107 'write' <Predicate = (!done2)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_416_cast = sext i32 %h_10 to i34" [kernel.cpp:3210]   --->   Operation 108 'sext' 'tmp_416_cast' <Predicate = (!done2)> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (1.27ns)   --->   "%tmp_358 = icmp eq i34 %tmp_416_cast, %ret_V_5" [kernel.cpp:3210]   --->   Operation 109 'icmp' 'tmp_358' <Predicate = (!done2)> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 110 [1/1] (1.51ns)   --->   "%o_11 = add nsw i32 %o, 1" [kernel.cpp:3212]   --->   Operation 110 'add' 'o_11' <Predicate = (!done2)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 111 [1/1] (1.26ns)   --->   "%tmp_359 = icmp eq i32 %o_11, %tmp_350" [kernel.cpp:3213]   --->   Operation 111 'icmp' 'tmp_359' <Predicate = (!done2)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node o_3)   --->   "%p_s = select i1 %tmp_359, i32 0, i32 %o_11" [kernel.cpp:3213]   --->   Operation 112 'select' 'p_s' <Predicate = (!done2 & tmp_357)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 113 [1/1] (0.48ns)   --->   "%sel_tmp = and i1 %tmp_357, %tmp_358" [kernel.cpp:3210]   --->   Operation 113 'and' 'sel_tmp' <Predicate = (!done2)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node o_3)   --->   "%sel_tmp1 = select i1 %sel_tmp, i32 %p_s, i32 %o" [kernel.cpp:3210]   --->   Operation 114 'select' 'sel_tmp1' <Predicate = (!done2 & tmp_357)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 115 [1/1] (0.87ns) (out node of the LUT)   --->   "%o_3 = select i1 %tmp_357, i32 %sel_tmp1, i32 %o" [kernel.cpp:3207]   --->   Operation 115 'select' 'o_3' <Predicate = (!done2)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node h_2)   --->   "%sel_tmp5 = select i1 %sel_tmp, i32 0, i32 %h_10" [kernel.cpp:3209]   --->   Operation 116 'select' 'sel_tmp5' <Predicate = (!done2 & tmp_357)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.87ns) (out node of the LUT)   --->   "%h_2 = select i1 %tmp_357, i32 %sel_tmp5, i32 %h" [kernel.cpp:3209]   --->   Operation 117 'select' 'h_2' <Predicate = (!done2)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 118 [1/1] (0.48ns)   --->   "%done2_3 = and i1 %sel_tmp, %tmp_359" [kernel.cpp:3210]   --->   Operation 118 'and' 'done2_3' <Predicate = (!done2)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str33, i32 %tmp_168)" [kernel.cpp:3219]   --->   Operation 119 'specregionend' 'empty_68' <Predicate = (!done2)> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:3219]   --->   Operation 120 'br' <Predicate = (!done2)> <Delay = 0.00>

State 15 <SV = 13> <Delay = 1.51>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "br label %.loopexit_ifconv"   --->   Operation 121 'br' <Predicate = (or_cond_67)> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (1.51ns)   --->   "%in_num_iter = add i32 %in_num_iter5, %tmp_351" [kernel.cpp:3226]   --->   Operation 122 'add' 'in_num_iter' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 123 [1/1] (1.51ns)   --->   "%out_num_iter = add i32 %out_num_iter4, %tmp_352" [kernel.cpp:3229]   --->   Operation 123 'add' 'out_num_iter' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 124 [1/1] (1.51ns)   --->   "%in_w_iter = add i32 %in_w_iter3, %LAYER_IN_W_T_V" [kernel.cpp:3232]   --->   Operation 124 'add' 'in_w_iter' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 125 [1/1] (1.51ns)   --->   "%in_h_iter = add i32 %in_h_iter2, %LAYER_IN_H_T_V" [kernel.cpp:3235]   --->   Operation 125 'add' 'in_h_iter' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 1.26>
ST_16 : Operation 126 [1/1] (1.26ns)   --->   "%tmp_360 = icmp ult i32 %in_num_iter, %LAYER_IN_NUM_V" [kernel.cpp:3227]   --->   Operation 126 'icmp' 'tmp_360' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/1] (1.26ns)   --->   "%tmp_361 = icmp ult i32 %out_num_iter, %LAYER_OUT_NUM_V" [kernel.cpp:3230]   --->   Operation 127 'icmp' 'tmp_361' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 128 [1/1] (1.26ns)   --->   "%tmp_362 = icmp ult i32 %in_w_iter, %LAYER_IN_W_V" [kernel.cpp:3233]   --->   Operation 128 'icmp' 'tmp_362' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [1/1] (1.26ns)   --->   "%tmp_363 = icmp ult i32 %in_h_iter, %LAYER_IN_H_V" [kernel.cpp:3236]   --->   Operation 129 'icmp' 'tmp_363' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 2.32>
ST_17 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp17 = xor i1 %tmp_360, true" [kernel.cpp:3227]   --->   Operation 130 'xor' 'sel_tmp17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp18 = and i1 %tmp_361, %sel_tmp17" [kernel.cpp:3230]   --->   Operation 131 'and' 'sel_tmp18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp23)   --->   "%sel_tmp22_demorgan = or i1 %tmp_360, %tmp_361" [kernel.cpp:3230]   --->   Operation 132 'or' 'sel_tmp22_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp23)   --->   "%sel_tmp22 = xor i1 %sel_tmp22_demorgan, true" [kernel.cpp:3230]   --->   Operation 133 'xor' 'sel_tmp22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 134 [1/1] (0.48ns) (out node of the LUT)   --->   "%sel_tmp23 = and i1 %tmp_362, %sel_tmp22" [kernel.cpp:3233]   --->   Operation 134 'and' 'sel_tmp23' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 135 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp23, %sel_tmp18" [kernel.cpp:3236]   --->   Operation 135 'or' 'or_cond' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node newSel38)   --->   "%newSel = select i1 %tmp_360, i32 %in_h_iter2, i32 %in_h_iter" [kernel.cpp:3236]   --->   Operation 136 'select' 'newSel' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_cond8)   --->   "%or_cond7 = or i1 %tmp_360, %tmp_363" [kernel.cpp:3236]   --->   Operation 137 'or' 'or_cond7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node newSel38)   --->   "%newSel37 = select i1 %or_cond, i32 %in_h_iter2, i32 %newSel" [kernel.cpp:3236]   --->   Operation 138 'select' 'newSel37' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 139 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_cond8 = or i1 %or_cond, %or_cond7" [kernel.cpp:3236]   --->   Operation 139 'or' 'or_cond8' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [1/1] (0.87ns) (out node of the LUT)   --->   "%newSel38 = select i1 %or_cond8, i32 %newSel37, i32 0" [kernel.cpp:3236]   --->   Operation 140 'select' 'newSel38' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node newSel41)   --->   "%newSel39 = select i1 %sel_tmp23, i32 %in_w_iter, i32 %in_w_iter3" [kernel.cpp:3233]   --->   Operation 141 'select' 'newSel39' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node newSel41)   --->   "%newSel40 = select i1 %tmp_360, i32 %in_w_iter3, i32 0" [kernel.cpp:3227]   --->   Operation 142 'select' 'newSel40' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 143 [1/1] (0.87ns) (out node of the LUT)   --->   "%newSel41 = select i1 %or_cond, i32 %newSel39, i32 %newSel40" [kernel.cpp:3236]   --->   Operation 143 'select' 'newSel41' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node newSel44)   --->   "%newSel42 = select i1 %sel_tmp23, i32 0, i32 %out_num_iter" [kernel.cpp:3233]   --->   Operation 144 'select' 'newSel42' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node newSel44)   --->   "%newSel43 = select i1 %tmp_360, i32 %out_num_iter4, i32 0" [kernel.cpp:3227]   --->   Operation 145 'select' 'newSel43' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 146 [1/1] (0.87ns) (out node of the LUT)   --->   "%newSel44 = select i1 %or_cond, i32 %newSel42, i32 %newSel43" [kernel.cpp:3236]   --->   Operation 146 'select' 'newSel44' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node newSel46)   --->   "%newSel45 = select i1 %tmp_360, i32 %in_num_iter, i32 0" [kernel.cpp:3227]   --->   Operation 147 'select' 'newSel45' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 148 [1/1] (0.87ns) (out node of the LUT)   --->   "%newSel46 = select i1 %or_cond, i32 0, i32 %newSel45" [kernel.cpp:3236]   --->   Operation 148 'select' 'newSel46' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 149 [1/1] (0.48ns)   --->   "%done1_be = xor i1 %or_cond8, true" [kernel.cpp:3236]   --->   Operation 149 'xor' 'done1_be' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "br label %.backedge"   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 5> <Delay = 0.00>
ST_18 : Operation 151 [2/2] (0.00ns)   --->   "call fastcc void @kernel(i256* %fifo_cin_V_V, i256* %fifo_weight_V_V, i256* %fifo_cout_V_V, i192* %fifo_config_in_V_V, i192* %fifo_config_out_V_V)" [kernel.cpp:3256]   --->   Operation 151 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 6> <Delay = 0.00>
ST_19 : Operation 152 [1/2] (0.00ns)   --->   "call fastcc void @kernel(i256* %fifo_cin_V_V, i256* %fifo_weight_V_V, i256* %fifo_cout_V_V, i192* %fifo_config_in_V_V, i192* %fifo_config_out_V_V)" [kernel.cpp:3256]   --->   Operation 152 'call' <Predicate = (tmp_559)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "br label %.loopexit2121" [kernel.cpp:3260]   --->   Operation 153 'br' <Predicate = (tmp_559)> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:3262]   --->   Operation 154 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_cin_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_weight_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_config_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_cout_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_config_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty              (read           ) [ 00000000000000000000]
empty_64           (read           ) [ 00000000000000000000]
empty_65           (read           ) [ 00000000000000000000]
tmp_V_84           (read           ) [ 00000000000000000000]
p_Result_s         (partselect     ) [ 00000111111111111100]
tmp_559            (bitselect      ) [ 00000111111111111111]
StgValue_26        (specinterface  ) [ 00000000000000000000]
StgValue_27        (specinterface  ) [ 00000000000000000000]
StgValue_28        (specinterface  ) [ 00000000000000000000]
StgValue_29        (specinterface  ) [ 00000000000000000000]
StgValue_30        (specinterface  ) [ 00000000000000000000]
empty_66           (read           ) [ 00000000000000000000]
StgValue_32        (br             ) [ 00000000000000000000]
StgValue_33        (br             ) [ 00000111111111111100]
i_op_assign        (phi            ) [ 00000010000000000000]
exitcond           (icmp           ) [ 00000011111111111100]
layer_iter         (add            ) [ 00000111111111111100]
StgValue_37        (br             ) [ 00000000000000000000]
tmp_V              (read           ) [ 00000000000000000000]
StgValue_39        (write          ) [ 00000000000000000000]
StgValue_40        (br             ) [ 00000000000000000000]
tmp_V_85           (read           ) [ 00000000000000000000]
StgValue_42        (write          ) [ 00000000000000000000]
LAYER_IN_NUM_V     (trunc          ) [ 00000000111111111100]
LAYER_OUT_NUM_V    (partselect     ) [ 00000000111111111100]
LAYER_IN_H_V       (partselect     ) [ 00000000111111111100]
LAYER_IN_W_V       (partselect     ) [ 00000000111111111100]
tmp_V_86           (read           ) [ 00000000000000000000]
StgValue_48        (write          ) [ 00000000000000000000]
FILTER_S2_V        (partselect     ) [ 00000000010000000000]
tmp_V_87           (read           ) [ 00000000000000000000]
StgValue_51        (write          ) [ 00000000000000000000]
LAYER_IN_NUM_T_V   (partselect     ) [ 00000000001100000000]
LAYER_OUT_NUM_T_V  (partselect     ) [ 00000000001100000000]
LAYER_IN_H_T_V     (partselect     ) [ 00000000001111111100]
LAYER_IN_W_T_V     (partselect     ) [ 00000000001111111100]
tmp_561            (bitselect      ) [ 00000000000000000000]
FILTER_S           (select         ) [ 00000000001000000000]
tmp                (partselect     ) [ 00000000001100000000]
ret_V_6            (partselect     ) [ 00000000001100000000]
tmp_562            (bitselect      ) [ 00000000001111111100]
lhs_V              (zext           ) [ 00000000000000000000]
rhs_V              (zext           ) [ 00000000000000000000]
ret_V              (add            ) [ 00000000000100000000]
lhs_V_2            (zext           ) [ 00000000000000000000]
ret_V_4            (add            ) [ 00000000000100000000]
tmp_V_82           (read           ) [ 00000000000000000000]
StgValue_67        (write          ) [ 00000000000000000000]
tmp_349            (bitconcatenate ) [ 00000000000011111100]
lhs_V_11_cast      (zext           ) [ 00000000000000000000]
ret_V_26           (add            ) [ 00000000000011111100]
lhs_V_3_cast       (zext           ) [ 00000000000000000000]
ret_V_5            (add            ) [ 00000000000011111100]
tmp_350            (zext           ) [ 00000000000011111100]
tmp_351            (zext           ) [ 00000000000011111100]
tmp_352            (zext           ) [ 00000000000011111100]
StgValue_76        (br             ) [ 00000011111111111100]
in_h_iter2         (phi            ) [ 00000000000011111100]
in_w_iter3         (phi            ) [ 00000000000011111100]
out_num_iter4      (phi            ) [ 00000000000011111100]
in_num_iter5       (phi            ) [ 00000000000011110000]
done1              (phi            ) [ 00000011111111111100]
StgValue_82        (br             ) [ 00000000000000000000]
tmp_563            (trunc          ) [ 00000000000000000000]
tmp_s              (or             ) [ 00000000000000000000]
tmp_482            (partselect     ) [ 00000000000000000000]
tmp_354            (bitconcatenate ) [ 00000000000000000000]
tmp_355            (icmp           ) [ 00000000000000000000]
tmp_356            (icmp           ) [ 00000000000000000000]
or_cond2           (and            ) [ 00000000000000000000]
or_cond_67         (or             ) [ 00000011111111111100]
StgValue_91        (br             ) [ 00000000000000000000]
StgValue_92        (br             ) [ 00000011111111111100]
StgValue_93        (br             ) [ 00000111111111111100]
o                  (phi            ) [ 00000000000001100000]
h                  (phi            ) [ 00000000000001100000]
w                  (phi            ) [ 00000000000001000000]
done2              (phi            ) [ 00000000000001100000]
StgValue_98        (br             ) [ 00000000000000000000]
w_10               (add            ) [ 00000000000000000000]
tmp_413_cast       (sext           ) [ 00000000000000000000]
tmp_357            (icmp           ) [ 00000000000001100000]
h_10               (add            ) [ 00000000000001100000]
w_1                (select         ) [ 00000011111111111100]
tmp_168            (specregionbegin) [ 00000000000000000000]
StgValue_105       (specpipeline   ) [ 00000000000000000000]
tmp_V_83           (read           ) [ 00000000000000000000]
StgValue_107       (write          ) [ 00000000000000000000]
tmp_416_cast       (sext           ) [ 00000000000000000000]
tmp_358            (icmp           ) [ 00000000000000000000]
o_11               (add            ) [ 00000000000000000000]
tmp_359            (icmp           ) [ 00000000000000000000]
p_s                (select         ) [ 00000000000000000000]
sel_tmp            (and            ) [ 00000000000000000000]
sel_tmp1           (select         ) [ 00000000000000000000]
o_3                (select         ) [ 00000011111111111100]
sel_tmp5           (select         ) [ 00000000000000000000]
h_2                (select         ) [ 00000011111111111100]
done2_3            (and            ) [ 00000011111111111100]
empty_68           (specregionend  ) [ 00000000000000000000]
StgValue_120       (br             ) [ 00000011111111111100]
StgValue_121       (br             ) [ 00000000000000000000]
in_num_iter        (add            ) [ 00000000000000001100]
out_num_iter       (add            ) [ 00000000000000001100]
in_w_iter          (add            ) [ 00000000000000001100]
in_h_iter          (add            ) [ 00000000000000001100]
tmp_360            (icmp           ) [ 00000000000000000100]
tmp_361            (icmp           ) [ 00000000000000000100]
tmp_362            (icmp           ) [ 00000000000000000100]
tmp_363            (icmp           ) [ 00000000000000000100]
sel_tmp17          (xor            ) [ 00000000000000000000]
sel_tmp18          (and            ) [ 00000000000000000000]
sel_tmp22_demorgan (or             ) [ 00000000000000000000]
sel_tmp22          (xor            ) [ 00000000000000000000]
sel_tmp23          (and            ) [ 00000000000000000000]
or_cond            (or             ) [ 00000000000000000000]
newSel             (select         ) [ 00000000000000000000]
or_cond7           (or             ) [ 00000000000000000000]
newSel37           (select         ) [ 00000000000000000000]
or_cond8           (or             ) [ 00000000000000000000]
newSel38           (select         ) [ 00000011111111111100]
newSel39           (select         ) [ 00000000000000000000]
newSel40           (select         ) [ 00000000000000000000]
newSel41           (select         ) [ 00000011111111111100]
newSel42           (select         ) [ 00000000000000000000]
newSel43           (select         ) [ 00000000000000000000]
newSel44           (select         ) [ 00000011111111111100]
newSel45           (select         ) [ 00000000000000000000]
newSel46           (select         ) [ 00000011111111111100]
done1_be           (xor            ) [ 00000011111111111100]
StgValue_150       (br             ) [ 00000011111111111100]
StgValue_152       (call           ) [ 00000000000000000000]
StgValue_153       (br             ) [ 00000000000000000000]
StgValue_154       (ret            ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_cin_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_cin_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_weight_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_weight_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_config_in_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_config_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo_cout_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_cout_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fifo_config_out_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_config_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i192P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i192.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i192P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i29.i3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="grp_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="192" slack="0"/>
<pin id="104" dir="0" index="1" bw="192" slack="0"/>
<pin id="105" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 empty_64/2 empty_65/3 tmp_V_84/4 empty_66/5 tmp_V/6 tmp_V_85/7 tmp_V_86/8 tmp_V_87/9 tmp_V_82/11 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="192" slack="0"/>
<pin id="111" dir="0" index="2" bw="192" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_39/6 StgValue_42/7 StgValue_48/8 StgValue_51/9 StgValue_67/11 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_V_83_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="256" slack="0"/>
<pin id="118" dir="0" index="1" bw="256" slack="0"/>
<pin id="119" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_83/14 "/>
</bind>
</comp>

<comp id="122" class="1004" name="StgValue_107_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="256" slack="0"/>
<pin id="125" dir="0" index="2" bw="256" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_107/14 "/>
</bind>
</comp>

<comp id="130" class="1005" name="i_op_assign_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_op_assign_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="1" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/6 "/>
</bind>
</comp>

<comp id="141" class="1005" name="in_h_iter2_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_h_iter2 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="in_h_iter2_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="32" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_h_iter2/12 "/>
</bind>
</comp>

<comp id="153" class="1005" name="in_w_iter3_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_w_iter3 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="in_w_iter3_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="32" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_w_iter3/12 "/>
</bind>
</comp>

<comp id="165" class="1005" name="out_num_iter4_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_num_iter4 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="out_num_iter4_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="32" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_num_iter4/12 "/>
</bind>
</comp>

<comp id="177" class="1005" name="in_num_iter5_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_num_iter5 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="in_num_iter5_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="32" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_num_iter5/12 "/>
</bind>
</comp>

<comp id="189" class="1005" name="done1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="done1 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="done1_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="1" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="done1/12 "/>
</bind>
</comp>

<comp id="201" class="1005" name="o_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="o_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="1" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o/13 "/>
</bind>
</comp>

<comp id="213" class="1005" name="h_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="h_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="1" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/13 "/>
</bind>
</comp>

<comp id="225" class="1005" name="w_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="w_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="1" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/13 "/>
</bind>
</comp>

<comp id="236" class="1005" name="done2_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="done2 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="done2_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="1" slack="1"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="done2/13 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_kernel_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="256" slack="0"/>
<pin id="251" dir="0" index="2" bw="256" slack="0"/>
<pin id="252" dir="0" index="3" bw="256" slack="0"/>
<pin id="253" dir="0" index="4" bw="192" slack="0"/>
<pin id="254" dir="0" index="5" bw="192" slack="0"/>
<pin id="255" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_151/18 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="192" slack="0"/>
<pin id="265" dir="0" index="2" bw="3" slack="0"/>
<pin id="266" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_559/4 tmp_561/9 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="192" slack="0"/>
<pin id="273" dir="0" index="2" bw="8" slack="0"/>
<pin id="274" dir="0" index="3" bw="8" slack="0"/>
<pin id="275" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_IN_W_V/7 LAYER_IN_H_T_V/9 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_Result_s_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="192" slack="0"/>
<pin id="283" dir="0" index="2" bw="9" slack="0"/>
<pin id="284" dir="0" index="3" bw="9" slack="0"/>
<pin id="285" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="exitcond_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="2"/>
<pin id="293" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="layer_iter_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="layer_iter/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="LAYER_IN_NUM_V_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="192" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="LAYER_IN_NUM_V/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="LAYER_OUT_NUM_V_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="192" slack="0"/>
<pin id="308" dir="0" index="2" bw="7" slack="0"/>
<pin id="309" dir="0" index="3" bw="7" slack="0"/>
<pin id="310" dir="1" index="4" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_OUT_NUM_V/7 "/>
</bind>
</comp>

<comp id="315" class="1004" name="LAYER_IN_H_V_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="192" slack="0"/>
<pin id="318" dir="0" index="2" bw="8" slack="0"/>
<pin id="319" dir="0" index="3" bw="8" slack="0"/>
<pin id="320" dir="1" index="4" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_IN_H_V/7 "/>
</bind>
</comp>

<comp id="325" class="1004" name="FILTER_S2_V_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="0" index="1" bw="192" slack="0"/>
<pin id="328" dir="0" index="2" bw="9" slack="0"/>
<pin id="329" dir="0" index="3" bw="9" slack="0"/>
<pin id="330" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="FILTER_S2_V/8 "/>
</bind>
</comp>

<comp id="335" class="1004" name="LAYER_IN_NUM_T_V_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="0"/>
<pin id="337" dir="0" index="1" bw="192" slack="0"/>
<pin id="338" dir="0" index="2" bw="8" slack="0"/>
<pin id="339" dir="0" index="3" bw="8" slack="0"/>
<pin id="340" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_IN_NUM_T_V/9 "/>
</bind>
</comp>

<comp id="345" class="1004" name="LAYER_OUT_NUM_T_V_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="192" slack="0"/>
<pin id="348" dir="0" index="2" bw="8" slack="0"/>
<pin id="349" dir="0" index="3" bw="8" slack="0"/>
<pin id="350" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_OUT_NUM_T_V/9 "/>
</bind>
</comp>

<comp id="355" class="1004" name="LAYER_IN_W_T_V_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="192" slack="0"/>
<pin id="358" dir="0" index="2" bw="9" slack="0"/>
<pin id="359" dir="0" index="3" bw="9" slack="0"/>
<pin id="360" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_IN_W_T_V/9 "/>
</bind>
</comp>

<comp id="365" class="1004" name="FILTER_S_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="16" slack="1"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="FILTER_S/9 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="0"/>
<pin id="374" dir="0" index="1" bw="192" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="0" index="3" bw="3" slack="0"/>
<pin id="377" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="382" class="1004" name="ret_V_6_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="13" slack="0"/>
<pin id="384" dir="0" index="1" bw="192" slack="0"/>
<pin id="385" dir="0" index="2" bw="8" slack="0"/>
<pin id="386" dir="0" index="3" bw="8" slack="0"/>
<pin id="387" dir="1" index="4" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_6/9 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_562_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="192" slack="0"/>
<pin id="395" dir="0" index="2" bw="4" slack="0"/>
<pin id="396" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_562/9 "/>
</bind>
</comp>

<comp id="400" class="1004" name="lhs_V_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/10 "/>
</bind>
</comp>

<comp id="403" class="1004" name="rhs_V_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="1"/>
<pin id="405" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/10 "/>
</bind>
</comp>

<comp id="406" class="1004" name="ret_V_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/10 "/>
</bind>
</comp>

<comp id="412" class="1004" name="lhs_V_2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_2/10 "/>
</bind>
</comp>

<comp id="415" class="1004" name="ret_V_4_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/10 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_349_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="3" slack="0"/>
<pin id="423" dir="0" index="1" bw="2" slack="2"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_349/11 "/>
</bind>
</comp>

<comp id="428" class="1004" name="lhs_V_11_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="33" slack="1"/>
<pin id="430" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_11_cast/11 "/>
</bind>
</comp>

<comp id="431" class="1004" name="ret_V_26_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="33" slack="0"/>
<pin id="434" dir="1" index="2" bw="34" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_26/11 "/>
</bind>
</comp>

<comp id="437" class="1004" name="lhs_V_3_cast_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="33" slack="1"/>
<pin id="439" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_3_cast/11 "/>
</bind>
</comp>

<comp id="440" class="1004" name="ret_V_5_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="33" slack="0"/>
<pin id="443" dir="1" index="2" bw="34" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_5/11 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_350_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="13" slack="2"/>
<pin id="448" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_350/11 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_351_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="2"/>
<pin id="451" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_351/11 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_352_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="2"/>
<pin id="454" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_352/11 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_563_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_563/12 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_s_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="3" slack="0"/>
<pin id="461" dir="0" index="1" bw="3" slack="1"/>
<pin id="462" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_482_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="29" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="0" index="2" bw="3" slack="0"/>
<pin id="468" dir="0" index="3" bw="6" slack="0"/>
<pin id="469" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_482/12 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_354_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="29" slack="0"/>
<pin id="477" dir="0" index="2" bw="3" slack="0"/>
<pin id="478" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_354/12 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_355_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_355/12 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_356_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_356/12 "/>
</bind>
</comp>

<comp id="494" class="1004" name="or_cond2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="3"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond2/12 "/>
</bind>
</comp>

<comp id="499" class="1004" name="or_cond_67_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond_67/12 "/>
</bind>
</comp>

<comp id="505" class="1004" name="w_10_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_10/13 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_413_cast_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_413_cast/13 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_357_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="34" slack="2"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_357/13 "/>
</bind>
</comp>

<comp id="520" class="1004" name="h_10_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_10/13 "/>
</bind>
</comp>

<comp id="526" class="1004" name="w_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="0" index="2" bw="32" slack="0"/>
<pin id="530" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_1/13 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_416_cast_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_416_cast/14 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_358_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="34" slack="3"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_358/14 "/>
</bind>
</comp>

<comp id="542" class="1004" name="o_11_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_11/14 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_359_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="13" slack="3"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_359/14 "/>
</bind>
</comp>

<comp id="553" class="1004" name="p_s_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="0" index="2" bw="32" slack="0"/>
<pin id="557" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/14 "/>
</bind>
</comp>

<comp id="561" class="1004" name="sel_tmp_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="1"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/14 "/>
</bind>
</comp>

<comp id="566" class="1004" name="sel_tmp1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="0" index="2" bw="32" slack="1"/>
<pin id="570" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/14 "/>
</bind>
</comp>

<comp id="574" class="1004" name="o_3_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="0" index="1" bw="32" slack="0"/>
<pin id="577" dir="0" index="2" bw="32" slack="1"/>
<pin id="578" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_3/14 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sel_tmp5_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="0" index="2" bw="32" slack="1"/>
<pin id="585" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp5/14 "/>
</bind>
</comp>

<comp id="588" class="1004" name="h_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="1"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="0" index="2" bw="32" slack="1"/>
<pin id="592" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="h_2/14 "/>
</bind>
</comp>

<comp id="595" class="1004" name="done2_3_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="done2_3/14 "/>
</bind>
</comp>

<comp id="601" class="1004" name="in_num_iter_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="2"/>
<pin id="603" dir="0" index="1" bw="16" slack="3"/>
<pin id="604" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_num_iter/15 "/>
</bind>
</comp>

<comp id="606" class="1004" name="out_num_iter_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="2"/>
<pin id="608" dir="0" index="1" bw="16" slack="3"/>
<pin id="609" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_num_iter/15 "/>
</bind>
</comp>

<comp id="611" class="1004" name="in_w_iter_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="2"/>
<pin id="613" dir="0" index="1" bw="32" slack="5"/>
<pin id="614" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_w_iter/15 "/>
</bind>
</comp>

<comp id="616" class="1004" name="in_h_iter_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="2"/>
<pin id="618" dir="0" index="1" bw="32" slack="5"/>
<pin id="619" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_h_iter/15 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_360_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="0" index="1" bw="32" slack="8"/>
<pin id="624" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_360/16 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_361_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="0" index="1" bw="32" slack="8"/>
<pin id="628" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_361/16 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_362_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="0" index="1" bw="32" slack="8"/>
<pin id="632" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_362/16 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_363_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="1"/>
<pin id="635" dir="0" index="1" bw="32" slack="8"/>
<pin id="636" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_363/16 "/>
</bind>
</comp>

<comp id="637" class="1004" name="sel_tmp17_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="1"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp17/17 "/>
</bind>
</comp>

<comp id="642" class="1004" name="sel_tmp18_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="1"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp18/17 "/>
</bind>
</comp>

<comp id="647" class="1004" name="sel_tmp22_demorgan_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="1"/>
<pin id="649" dir="0" index="1" bw="1" slack="1"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp22_demorgan/17 "/>
</bind>
</comp>

<comp id="651" class="1004" name="sel_tmp22_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp22/17 "/>
</bind>
</comp>

<comp id="657" class="1004" name="sel_tmp23_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="1"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp23/17 "/>
</bind>
</comp>

<comp id="662" class="1004" name="or_cond_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/17 "/>
</bind>
</comp>

<comp id="668" class="1004" name="newSel_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="1"/>
<pin id="670" dir="0" index="1" bw="32" slack="4"/>
<pin id="671" dir="0" index="2" bw="32" slack="2"/>
<pin id="672" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/17 "/>
</bind>
</comp>

<comp id="674" class="1004" name="or_cond7_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="1"/>
<pin id="676" dir="0" index="1" bw="1" slack="1"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond7/17 "/>
</bind>
</comp>

<comp id="678" class="1004" name="newSel37_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="32" slack="4"/>
<pin id="681" dir="0" index="2" bw="32" slack="0"/>
<pin id="682" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel37/17 "/>
</bind>
</comp>

<comp id="686" class="1004" name="or_cond8_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond8/17 "/>
</bind>
</comp>

<comp id="692" class="1004" name="newSel38_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="0"/>
<pin id="695" dir="0" index="2" bw="1" slack="0"/>
<pin id="696" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel38/17 "/>
</bind>
</comp>

<comp id="700" class="1004" name="newSel39_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="2"/>
<pin id="703" dir="0" index="2" bw="32" slack="4"/>
<pin id="704" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel39/17 "/>
</bind>
</comp>

<comp id="707" class="1004" name="newSel40_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="1"/>
<pin id="709" dir="0" index="1" bw="32" slack="4"/>
<pin id="710" dir="0" index="2" bw="1" slack="0"/>
<pin id="711" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel40/17 "/>
</bind>
</comp>

<comp id="714" class="1004" name="newSel41_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="0"/>
<pin id="717" dir="0" index="2" bw="32" slack="0"/>
<pin id="718" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel41/17 "/>
</bind>
</comp>

<comp id="722" class="1004" name="newSel42_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="0" index="2" bw="32" slack="2"/>
<pin id="726" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel42/17 "/>
</bind>
</comp>

<comp id="729" class="1004" name="newSel43_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="1"/>
<pin id="731" dir="0" index="1" bw="32" slack="4"/>
<pin id="732" dir="0" index="2" bw="1" slack="0"/>
<pin id="733" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel43/17 "/>
</bind>
</comp>

<comp id="736" class="1004" name="newSel44_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="32" slack="0"/>
<pin id="739" dir="0" index="2" bw="32" slack="0"/>
<pin id="740" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel44/17 "/>
</bind>
</comp>

<comp id="744" class="1004" name="newSel45_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="1"/>
<pin id="746" dir="0" index="1" bw="32" slack="2"/>
<pin id="747" dir="0" index="2" bw="1" slack="0"/>
<pin id="748" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel45/17 "/>
</bind>
</comp>

<comp id="750" class="1004" name="newSel46_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="0" index="2" bw="32" slack="0"/>
<pin id="754" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel46/17 "/>
</bind>
</comp>

<comp id="758" class="1004" name="done1_be_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="done1_be/17 "/>
</bind>
</comp>

<comp id="764" class="1005" name="p_Result_s_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="2"/>
<pin id="766" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="769" class="1005" name="tmp_559_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="1"/>
<pin id="771" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_559 "/>
</bind>
</comp>

<comp id="776" class="1005" name="layer_iter_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="layer_iter "/>
</bind>
</comp>

<comp id="781" class="1005" name="LAYER_IN_NUM_V_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="8"/>
<pin id="783" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="LAYER_IN_NUM_V "/>
</bind>
</comp>

<comp id="786" class="1005" name="LAYER_OUT_NUM_V_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="8"/>
<pin id="788" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="LAYER_OUT_NUM_V "/>
</bind>
</comp>

<comp id="791" class="1005" name="LAYER_IN_H_V_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="8"/>
<pin id="793" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="LAYER_IN_H_V "/>
</bind>
</comp>

<comp id="796" class="1005" name="LAYER_IN_W_V_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="8"/>
<pin id="798" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="LAYER_IN_W_V "/>
</bind>
</comp>

<comp id="801" class="1005" name="FILTER_S2_V_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="16" slack="1"/>
<pin id="803" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="FILTER_S2_V "/>
</bind>
</comp>

<comp id="806" class="1005" name="LAYER_IN_NUM_T_V_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="16" slack="2"/>
<pin id="808" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="LAYER_IN_NUM_T_V "/>
</bind>
</comp>

<comp id="811" class="1005" name="LAYER_OUT_NUM_T_V_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="16" slack="2"/>
<pin id="813" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="LAYER_OUT_NUM_T_V "/>
</bind>
</comp>

<comp id="816" class="1005" name="LAYER_IN_H_T_V_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="1"/>
<pin id="818" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LAYER_IN_H_T_V "/>
</bind>
</comp>

<comp id="822" class="1005" name="LAYER_IN_W_T_V_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="1"/>
<pin id="824" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LAYER_IN_W_T_V "/>
</bind>
</comp>

<comp id="828" class="1005" name="FILTER_S_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="16" slack="1"/>
<pin id="830" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="FILTER_S "/>
</bind>
</comp>

<comp id="833" class="1005" name="tmp_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="2" slack="2"/>
<pin id="835" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="838" class="1005" name="ret_V_6_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="13" slack="2"/>
<pin id="840" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_6 "/>
</bind>
</comp>

<comp id="843" class="1005" name="tmp_562_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="3"/>
<pin id="845" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_562 "/>
</bind>
</comp>

<comp id="848" class="1005" name="ret_V_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="33" slack="1"/>
<pin id="850" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="853" class="1005" name="ret_V_4_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="33" slack="1"/>
<pin id="855" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_4 "/>
</bind>
</comp>

<comp id="858" class="1005" name="tmp_349_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="3" slack="1"/>
<pin id="860" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_349 "/>
</bind>
</comp>

<comp id="863" class="1005" name="ret_V_26_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="34" slack="2"/>
<pin id="865" dir="1" index="1" bw="34" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_26 "/>
</bind>
</comp>

<comp id="868" class="1005" name="ret_V_5_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="34" slack="3"/>
<pin id="870" dir="1" index="1" bw="34" slack="3"/>
</pin_list>
<bind>
<opset="ret_V_5 "/>
</bind>
</comp>

<comp id="873" class="1005" name="tmp_350_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="3"/>
<pin id="875" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_350 "/>
</bind>
</comp>

<comp id="878" class="1005" name="tmp_351_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="3"/>
<pin id="880" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_351 "/>
</bind>
</comp>

<comp id="883" class="1005" name="tmp_352_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="3"/>
<pin id="885" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_352 "/>
</bind>
</comp>

<comp id="888" class="1005" name="or_cond_67_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="1"/>
<pin id="890" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_67 "/>
</bind>
</comp>

<comp id="892" class="1005" name="tmp_357_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="1"/>
<pin id="894" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_357 "/>
</bind>
</comp>

<comp id="899" class="1005" name="h_10_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="32" slack="1"/>
<pin id="901" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h_10 "/>
</bind>
</comp>

<comp id="905" class="1005" name="w_1_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="0"/>
<pin id="907" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="w_1 "/>
</bind>
</comp>

<comp id="910" class="1005" name="o_3_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="1"/>
<pin id="912" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_3 "/>
</bind>
</comp>

<comp id="915" class="1005" name="h_2_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="1"/>
<pin id="917" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h_2 "/>
</bind>
</comp>

<comp id="920" class="1005" name="done2_3_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="1"/>
<pin id="922" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="done2_3 "/>
</bind>
</comp>

<comp id="925" class="1005" name="in_num_iter_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="1"/>
<pin id="927" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_num_iter "/>
</bind>
</comp>

<comp id="931" class="1005" name="out_num_iter_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="1"/>
<pin id="933" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_num_iter "/>
</bind>
</comp>

<comp id="937" class="1005" name="in_w_iter_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="1"/>
<pin id="939" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_w_iter "/>
</bind>
</comp>

<comp id="943" class="1005" name="in_h_iter_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="1"/>
<pin id="945" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_h_iter "/>
</bind>
</comp>

<comp id="949" class="1005" name="tmp_360_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="1"/>
<pin id="951" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_360 "/>
</bind>
</comp>

<comp id="960" class="1005" name="tmp_361_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="1"/>
<pin id="962" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_361 "/>
</bind>
</comp>

<comp id="966" class="1005" name="tmp_362_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="1"/>
<pin id="968" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_362 "/>
</bind>
</comp>

<comp id="971" class="1005" name="tmp_363_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="1"/>
<pin id="973" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_363 "/>
</bind>
</comp>

<comp id="976" class="1005" name="newSel38_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="1"/>
<pin id="978" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newSel38 "/>
</bind>
</comp>

<comp id="981" class="1005" name="newSel41_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="1"/>
<pin id="983" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newSel41 "/>
</bind>
</comp>

<comp id="986" class="1005" name="newSel44_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="1"/>
<pin id="988" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newSel44 "/>
</bind>
</comp>

<comp id="991" class="1005" name="newSel46_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="1"/>
<pin id="993" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newSel46 "/>
</bind>
</comp>

<comp id="996" class="1005" name="done1_be_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="1"/>
<pin id="998" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="done1_be "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="102" pin="2"/><net_sink comp="108" pin=2"/></net>

<net id="120"><net_src comp="92" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="94" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="116" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="145" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="157" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="169" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="181" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="192"><net_src comp="72" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="193" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="239"><net_src comp="72" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="247"><net_src comp="240" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="256"><net_src comp="100" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="2" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="6" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="260"><net_src comp="4" pin="0"/><net_sink comp="248" pin=4"/></net>

<net id="261"><net_src comp="8" pin="0"/><net_sink comp="248" pin=5"/></net>

<net id="267"><net_src comp="18" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="102" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="20" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="276"><net_src comp="12" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="102" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="46" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="286"><net_src comp="12" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="102" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="14" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="16" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="294"><net_src comp="134" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="134" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="32" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="102" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="12" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="102" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="36" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="38" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="321"><net_src comp="12" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="102" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="40" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="42" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="331"><net_src comp="48" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="102" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="50" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="52" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="341"><net_src comp="48" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="102" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="40" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="54" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="351"><net_src comp="48" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="102" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="56" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="42" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="361"><net_src comp="12" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="102" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="58" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="52" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="370"><net_src comp="262" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="60" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="378"><net_src comp="62" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="102" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="32" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="20" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="388"><net_src comp="64" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="102" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="66" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="54" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="397"><net_src comp="18" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="102" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="68" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="410"><net_src comp="403" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="400" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="419"><net_src comp="403" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="412" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="70" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="72" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="435"><net_src comp="74" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="428" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="444"><net_src comp="74" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="458"><net_src comp="169" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="470"><net_src comp="76" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="169" pin="4"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="78" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="473"><net_src comp="80" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="479"><net_src comp="82" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="464" pin="4"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="459" pin="2"/><net_sink comp="474" pin=2"/></net>

<net id="486"><net_src comp="474" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="26" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="169" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="26" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="488" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="482" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="494" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="229" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="32" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="511" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="217" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="32" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="515" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="26" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="505" pin="2"/><net_sink comp="526" pin=2"/></net>

<net id="541"><net_src comp="534" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="201" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="32" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="558"><net_src comp="548" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="26" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="542" pin="2"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="537" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="561" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="553" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="201" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="579"><net_src comp="566" pin="3"/><net_sink comp="574" pin=1"/></net>

<net id="580"><net_src comp="201" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="586"><net_src comp="561" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="26" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="593"><net_src comp="581" pin="3"/><net_sink comp="588" pin=1"/></net>

<net id="594"><net_src comp="213" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="599"><net_src comp="561" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="548" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="177" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="610"><net_src comp="165" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="615"><net_src comp="153" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="141" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="641"><net_src comp="98" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="637" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="655"><net_src comp="647" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="98" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="651" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="657" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="642" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="673"><net_src comp="141" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="683"><net_src comp="662" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="141" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="668" pin="3"/><net_sink comp="678" pin=2"/></net>

<net id="690"><net_src comp="662" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="674" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="697"><net_src comp="686" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="678" pin="3"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="26" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="705"><net_src comp="657" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="153" pin="1"/><net_sink comp="700" pin=2"/></net>

<net id="712"><net_src comp="153" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="713"><net_src comp="26" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="719"><net_src comp="662" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="700" pin="3"/><net_sink comp="714" pin=1"/></net>

<net id="721"><net_src comp="707" pin="3"/><net_sink comp="714" pin=2"/></net>

<net id="727"><net_src comp="657" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="728"><net_src comp="26" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="734"><net_src comp="165" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="735"><net_src comp="26" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="741"><net_src comp="662" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="722" pin="3"/><net_sink comp="736" pin=1"/></net>

<net id="743"><net_src comp="729" pin="3"/><net_sink comp="736" pin=2"/></net>

<net id="749"><net_src comp="26" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="755"><net_src comp="662" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="26" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="757"><net_src comp="744" pin="3"/><net_sink comp="750" pin=2"/></net>

<net id="762"><net_src comp="686" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="98" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="280" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="772"><net_src comp="262" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="779"><net_src comp="295" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="784"><net_src comp="301" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="789"><net_src comp="305" pin="4"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="794"><net_src comp="315" pin="4"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="799"><net_src comp="270" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="804"><net_src comp="325" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="809"><net_src comp="335" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="814"><net_src comp="345" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="819"><net_src comp="270" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="825"><net_src comp="355" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="831"><net_src comp="365" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="836"><net_src comp="372" pin="4"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="841"><net_src comp="382" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="846"><net_src comp="392" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="851"><net_src comp="406" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="856"><net_src comp="415" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="861"><net_src comp="421" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="866"><net_src comp="431" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="871"><net_src comp="440" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="876"><net_src comp="446" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="881"><net_src comp="449" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="886"><net_src comp="452" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="891"><net_src comp="499" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="895"><net_src comp="515" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="897"><net_src comp="892" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="898"><net_src comp="892" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="902"><net_src comp="520" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="908"><net_src comp="526" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="913"><net_src comp="574" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="918"><net_src comp="588" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="923"><net_src comp="595" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="928"><net_src comp="601" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="930"><net_src comp="925" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="934"><net_src comp="606" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="722" pin=2"/></net>

<net id="940"><net_src comp="611" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="946"><net_src comp="616" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="668" pin=2"/></net>

<net id="952"><net_src comp="621" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="955"><net_src comp="949" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="956"><net_src comp="949" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="957"><net_src comp="949" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="958"><net_src comp="949" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="959"><net_src comp="949" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="963"><net_src comp="625" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="969"><net_src comp="629" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="974"><net_src comp="633" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="979"><net_src comp="692" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="984"><net_src comp="714" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="989"><net_src comp="736" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="994"><net_src comp="750" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="999"><net_src comp="758" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="193" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_cout_V_V | {14 18 19 }
	Port: fifo_config_out_V_V | {6 7 8 9 11 18 19 }
 - Input state : 
	Port: conv : fifo_cin_V_V | {14 18 19 }
	Port: conv : fifo_weight_V_V | {18 19 }
	Port: conv : fifo_config_in_V_V | {1 2 3 4 5 6 7 8 9 11 18 19 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
		exitcond : 1
		layer_iter : 1
		StgValue_37 : 2
	State 7
	State 8
	State 9
		FILTER_S : 1
	State 10
		ret_V : 1
		ret_V_4 : 1
	State 11
		ret_V_26 : 1
		ret_V_5 : 1
	State 12
		StgValue_82 : 1
		tmp_563 : 1
		tmp_s : 2
		tmp_482 : 1
		tmp_354 : 2
		tmp_355 : 3
		tmp_356 : 1
		or_cond2 : 2
		or_cond_67 : 4
		StgValue_91 : 4
	State 13
		StgValue_98 : 1
		w_10 : 1
		tmp_413_cast : 2
		tmp_357 : 3
		h_10 : 1
		w_1 : 4
	State 14
		tmp_358 : 1
		tmp_359 : 1
		p_s : 2
		sel_tmp : 2
		sel_tmp1 : 3
		o_3 : 4
		sel_tmp5 : 2
		h_2 : 3
		done2_3 : 2
		empty_68 : 1
	State 15
	State 16
	State 17
		newSel41 : 1
		newSel44 : 1
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|---------|
| Operation|      Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   call   |     grp_kernel_fu_248     |   384   |    21   |  60.35  |  12404  |   6370  |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |      FILTER_S_fu_365      |    0    |    0    |    0    |    0    |    16   |
|          |         w_1_fu_526        |    0    |    0    |    0    |    0    |    32   |
|          |         p_s_fu_553        |    0    |    0    |    0    |    0    |    32   |
|          |      sel_tmp1_fu_566      |    0    |    0    |    0    |    0    |    32   |
|          |         o_3_fu_574        |    0    |    0    |    0    |    0    |    32   |
|          |      sel_tmp5_fu_581      |    0    |    0    |    0    |    0    |    32   |
|          |         h_2_fu_588        |    0    |    0    |    0    |    0    |    32   |
|          |       newSel_fu_668       |    0    |    0    |    0    |    0    |    32   |
|  select  |      newSel37_fu_678      |    0    |    0    |    0    |    0    |    32   |
|          |      newSel38_fu_692      |    0    |    0    |    0    |    0    |    32   |
|          |      newSel39_fu_700      |    0    |    0    |    0    |    0    |    32   |
|          |      newSel40_fu_707      |    0    |    0    |    0    |    0    |    32   |
|          |      newSel41_fu_714      |    0    |    0    |    0    |    0    |    32   |
|          |      newSel42_fu_722      |    0    |    0    |    0    |    0    |    32   |
|          |      newSel43_fu_729      |    0    |    0    |    0    |    0    |    32   |
|          |      newSel44_fu_736      |    0    |    0    |    0    |    0    |    32   |
|          |      newSel45_fu_744      |    0    |    0    |    0    |    0    |    32   |
|          |      newSel46_fu_750      |    0    |    0    |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |     layer_iter_fu_295     |    0    |    0    |    0    |    0    |    39   |
|          |        ret_V_fu_406       |    0    |    0    |    0    |    0    |    39   |
|          |       ret_V_4_fu_415      |    0    |    0    |    0    |    0    |    39   |
|          |      ret_V_26_fu_431      |    0    |    0    |    0    |    0    |    40   |
|          |       ret_V_5_fu_440      |    0    |    0    |    0    |    0    |    40   |
|    add   |        w_10_fu_505        |    0    |    0    |    0    |    0    |    39   |
|          |        h_10_fu_520        |    0    |    0    |    0    |    0    |    39   |
|          |        o_11_fu_542        |    0    |    0    |    0    |    0    |    39   |
|          |     in_num_iter_fu_601    |    0    |    0    |    0    |    0    |    39   |
|          |    out_num_iter_fu_606    |    0    |    0    |    0    |    0    |    39   |
|          |      in_w_iter_fu_611     |    0    |    0    |    0    |    0    |    39   |
|          |      in_h_iter_fu_616     |    0    |    0    |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |      exitcond_fu_290      |    0    |    0    |    0    |    0    |    18   |
|          |       tmp_355_fu_482      |    0    |    0    |    0    |    0    |    18   |
|          |       tmp_356_fu_488      |    0    |    0    |    0    |    0    |    18   |
|          |       tmp_357_fu_515      |    0    |    0    |    0    |    0    |    21   |
|   icmp   |       tmp_358_fu_537      |    0    |    0    |    0    |    0    |    21   |
|          |       tmp_359_fu_548      |    0    |    0    |    0    |    0    |    18   |
|          |       tmp_360_fu_621      |    0    |    0    |    0    |    0    |    18   |
|          |       tmp_361_fu_625      |    0    |    0    |    0    |    0    |    18   |
|          |       tmp_362_fu_629      |    0    |    0    |    0    |    0    |    18   |
|          |       tmp_363_fu_633      |    0    |    0    |    0    |    0    |    18   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |        tmp_s_fu_459       |    0    |    0    |    0    |    0    |    3    |
|          |     or_cond_67_fu_499     |    0    |    0    |    0    |    0    |    2    |
|    or    | sel_tmp22_demorgan_fu_647 |    0    |    0    |    0    |    0    |    2    |
|          |       or_cond_fu_662      |    0    |    0    |    0    |    0    |    2    |
|          |      or_cond7_fu_674      |    0    |    0    |    0    |    0    |    2    |
|          |      or_cond8_fu_686      |    0    |    0    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |      or_cond2_fu_494      |    0    |    0    |    0    |    0    |    2    |
|          |       sel_tmp_fu_561      |    0    |    0    |    0    |    0    |    2    |
|    and   |       done2_3_fu_595      |    0    |    0    |    0    |    0    |    2    |
|          |      sel_tmp18_fu_642     |    0    |    0    |    0    |    0    |    2    |
|          |      sel_tmp23_fu_657     |    0    |    0    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |      sel_tmp17_fu_637     |    0    |    0    |    0    |    0    |    2    |
|    xor   |      sel_tmp22_fu_651     |    0    |    0    |    0    |    0    |    2    |
|          |      done1_be_fu_758      |    0    |    0    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   read   |      grp_read_fu_102      |    0    |    0    |    0    |    0    |    0    |
|          |    tmp_V_83_read_fu_116   |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   write  |      grp_write_fu_108     |    0    |    0    |    0    |    0    |    0    |
|          | StgValue_107_write_fu_122 |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
| bitselect|         grp_fu_262        |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_562_fu_392      |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |         grp_fu_270        |    0    |    0    |    0    |    0    |    0    |
|          |     p_Result_s_fu_280     |    0    |    0    |    0    |    0    |    0    |
|          |   LAYER_OUT_NUM_V_fu_305  |    0    |    0    |    0    |    0    |    0    |
|          |    LAYER_IN_H_V_fu_315    |    0    |    0    |    0    |    0    |    0    |
|          |     FILTER_S2_V_fu_325    |    0    |    0    |    0    |    0    |    0    |
|partselect|  LAYER_IN_NUM_T_V_fu_335  |    0    |    0    |    0    |    0    |    0    |
|          |  LAYER_OUT_NUM_T_V_fu_345 |    0    |    0    |    0    |    0    |    0    |
|          |   LAYER_IN_W_T_V_fu_355   |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_fu_372        |    0    |    0    |    0    |    0    |    0    |
|          |       ret_V_6_fu_382      |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_482_fu_464      |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   trunc  |   LAYER_IN_NUM_V_fu_301   |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_563_fu_455      |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |        lhs_V_fu_400       |    0    |    0    |    0    |    0    |    0    |
|          |        rhs_V_fu_403       |    0    |    0    |    0    |    0    |    0    |
|          |       lhs_V_2_fu_412      |    0    |    0    |    0    |    0    |    0    |
|   zext   |    lhs_V_11_cast_fu_428   |    0    |    0    |    0    |    0    |    0    |
|          |    lhs_V_3_cast_fu_437    |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_350_fu_446      |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_351_fu_449      |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_352_fu_452      |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|       tmp_349_fu_421      |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_354_fu_474      |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   sext   |    tmp_413_cast_fu_511    |    0    |    0    |    0    |    0    |    0    |
|          |    tmp_416_cast_fu_534    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   Total  |                           |   384   |    21   |  60.35  |  12404  |   7615  |
|----------|---------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   FILTER_S2_V_reg_801   |   16   |
|     FILTER_S_reg_828    |   16   |
|  LAYER_IN_H_T_V_reg_816 |   32   |
|   LAYER_IN_H_V_reg_791  |   32   |
| LAYER_IN_NUM_T_V_reg_806|   16   |
|  LAYER_IN_NUM_V_reg_781 |   32   |
|  LAYER_IN_W_T_V_reg_822 |   32   |
|   LAYER_IN_W_V_reg_796  |   32   |
|LAYER_OUT_NUM_T_V_reg_811|   16   |
| LAYER_OUT_NUM_V_reg_786 |   32   |
|     done1_be_reg_996    |    1   |
|      done1_reg_189      |    1   |
|     done2_3_reg_920     |    1   |
|      done2_reg_236      |    1   |
|       h_10_reg_899      |   32   |
|       h_2_reg_915       |   32   |
|        h_reg_213        |   32   |
|   i_op_assign_reg_130   |   32   |
|    in_h_iter2_reg_141   |   32   |
|    in_h_iter_reg_943    |   32   |
|   in_num_iter5_reg_177  |   32   |
|   in_num_iter_reg_925   |   32   |
|    in_w_iter3_reg_153   |   32   |
|    in_w_iter_reg_937    |   32   |
|    layer_iter_reg_776   |   32   |
|     newSel38_reg_976    |   32   |
|     newSel41_reg_981    |   32   |
|     newSel44_reg_986    |   32   |
|     newSel46_reg_991    |   32   |
|       o_3_reg_910       |   32   |
|        o_reg_201        |   32   |
|    or_cond_67_reg_888   |    1   |
|  out_num_iter4_reg_165  |   32   |
|   out_num_iter_reg_931  |   32   |
|    p_Result_s_reg_764   |   32   |
|     ret_V_26_reg_863    |   34   |
|     ret_V_4_reg_853     |   33   |
|     ret_V_5_reg_868     |   34   |
|     ret_V_6_reg_838     |   13   |
|      ret_V_reg_848      |   33   |
|     tmp_349_reg_858     |    3   |
|     tmp_350_reg_873     |   32   |
|     tmp_351_reg_878     |   32   |
|     tmp_352_reg_883     |   32   |
|     tmp_357_reg_892     |    1   |
|     tmp_360_reg_949     |    1   |
|     tmp_361_reg_960     |    1   |
|     tmp_362_reg_966     |    1   |
|     tmp_363_reg_971     |    1   |
|     tmp_559_reg_769     |    1   |
|     tmp_562_reg_843     |    1   |
|       tmp_reg_833       |    2   |
|       w_1_reg_905       |   32   |
|        w_reg_225        |   32   |
+-------------------------+--------+
|          Total          |  1220  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|   in_h_iter2_reg_141  |  p0  |   2  |  32  |   64   ||    9    |
|   in_w_iter3_reg_153  |  p0  |   2  |  32  |   64   ||    9    |
| out_num_iter4_reg_165 |  p0  |   2  |  32  |   64   ||    9    |
|  in_num_iter5_reg_177 |  p0  |   2  |  32  |   64   ||    9    |
|     done1_reg_189     |  p0  |   2  |   1  |    2   ||    9    |
|       o_reg_201       |  p0  |   2  |  32  |   64   ||    9    |
|       h_reg_213       |  p0  |   2  |  32  |   64   ||    9    |
|     done2_reg_236     |  p0  |   2  |   1  |    2   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   388  ||   6.8   ||    72   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   384  |   21   |   60   |  12404 |  7615  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    6   |    -   |   72   |
|  Register |    -   |    -   |    -   |  1220  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   384  |   21   |   67   |  13624 |  7687  |
+-----------+--------+--------+--------+--------+--------+
