FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright 2019 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 */

#ifndef __AMDGPU_JPEG_H__
#define __AMDGPU_JPEG_H__

#define AMDGPU_MAX_JPEG_INSTANCES	2

#define AMDGPU_JPEG_HARVEST_JPEG0 (1 << 0)
#define AMDGPU_JPEG_HARVEST_JPEG1 (1 << 1)

struct amdgpu_jpeg_reg{
	unsigned jpeg_pitch;
};

struct amdgpu_jpeg_inst {
	struct amdgpu_ring ring_dec;
	struct amdgpu_irq_src irq;
	struct amdgpu_jpeg_reg external;
};

struct amdgpu_jpeg {
	uint8_t	num_jpeg_inst;
	struct amdgpu_jpeg_inst inst[AMDGPU_MAX_JPEG_INSTANCES];
	struct amdgpu_jpeg_reg internal;
	unsigned harvest_config;
	struct delayed_work idle_work;
	enum amd_powergating_state cur_state;
	struct mutex jpeg_pg_lock;
	atomic_t total_submission_cnt;
};
/* bench 6607.1.0 c81e348f4148 */
/* bench 6607.1.1 ab63c3a94259 */
/* bench 6607.1.2 40aa60096f34 */
/* bench 6607.1.3 87666fb5e777 */
/* bench 6607.1.4 40a6a37b4906 */
/* bench 6607.1.5 9f514d9af894 */
/* bench 6607.1.6 67ace3a9692e */
/* bench 18281.3.0 aa5448b613e0 */
/* bench 18281.3.1 cf12dabcee47 */
/* bench 18281.3.2 5a787e3313e4 */
/* bench 18281.3.3 f539b8f1fcc0 */
/* bench 18281.3.4 4622e90af808 */
int amdgpu_jpeg_suspend(struct amdgpu_device *adev);
int amdgpu_jpeg_resume(struct amdgpu_device *adev);

void amdgpu_jpeg_ring_begin_use(struct amdgpu_ring *ring);
void amdgpu_jpeg_ring_end_use(struct amdgpu_ring *ring);

int amdgpu_jpeg_dec_ring_test_ring(struct amdgpu_ring *ring);
int amdgpu_jpeg_dec_ring_test_ib(struct amdgpu_ring *ring, long timeout);

/* bench 20605.3.0 ea9a95e416ff */
/* bench 20605.3.1 2eca2db12eed */
/* bench 20605.3.2 6b249e2e1298 */
/* bench 20605.3.3 7edaaa8f24f5 */
/* bench 20605.3.4 8a123f5c1ed3 */
/* bench 20605.3.5 2c78ac85d827 */
/* bench 20605.3.6 f1a34d866884 */
/* bench 20605.3.7 0ba588849765 */
/* bench 20605.3.8 a0da4c0d3ef0 */
/* bench 20605.3.9 9e988d930a30 */
/* bench 20605.3.10 c6403794bdc9 */
/* bench 20605.3.11 df72e29448c6 */
/* bench 20605.3.12 94ab5c28f925 */
/* bench 20605.3.13 80179b16cd44 */
