<p><strong>Is it possible to calculate selector size based on mux size and still have synthesizable code?</strong></p><p>(thanks to Przemysław Szymański)</p><p><em>I am wondering if it is possible to use mux size (i.e. 4 for 4to1 or 8 for 8to1) as a parameter and calculate the select size. It is possible to use log operation, but how to do this properly to allow the synthesis tool to do the job?</em></p><p><br></p><p>You can do this in Verilog using the following flow:</p><p><br></p><p>1. You create a <strong>functions.v</strong> file with the following content:</p><figure><img src="https://img-c.udemycdn.com/redactor/raw/article_lecture/2023-01-29_11-54-14-33c4858cbd3b9270ecb5cfbfbbdd6ddb.png"></figure><p><br></p><p>2. You include the <strong>functions.v</strong> file in your module and you can use it directly in your parameters list</p><figure><img src="https://img-c.udemycdn.com/redactor/raw/article_lecture/2023-01-29_11-54-14-57aed7f7c7d85bb2a6279507a904d14b.png"></figure><p><br></p><p>When you instantiate the generic_mux you should only call the BUS_WIDTH and NUM_SEL parameters and NUM_SEL_LOG should calculate correctly. The synthesis tools should be able to support this.<br></p>