\hypertarget{mscan-base_8h}{}\section{bsps/powerpc/gen5200/include/bsp/mscan-\/base.h File Reference}
\label{mscan-base_8h}\index{bsps/powerpc/gen5200/include/bsp/mscan-\/base.h@{bsps/powerpc/gen5200/include/bsp/mscan-\/base.h}}


M\+S\+C\+AN register definitions and support functions.  


{\ttfamily \#include $<$stdbool.\+h$>$}\newline
{\ttfamily \#include $<$bsp/mpc5200.\+h$>$}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structmscan__context}{mscan\+\_\+context}}
\begin{DoxyCompactList}\small\item\em M\+S\+C\+AN context that has to be saved throughout the initialization mode. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries M\+S\+C\+A\+N\+\_\+\+B\+I\+T\+\_\+\+R\+A\+T\+E\+\_\+\+M\+IN}~10000
\item 
\#define {\bfseries M\+S\+C\+A\+N\+\_\+\+B\+I\+T\+\_\+\+R\+A\+T\+E\+\_\+\+M\+AX}~1000000
\item 
\#define {\bfseries M\+S\+C\+A\+N\+\_\+\+B\+I\+T\+\_\+\+R\+A\+T\+E\+\_\+\+D\+E\+F\+A\+U\+LT}~125000
\item 
\#define {\bfseries M\+S\+C\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+N\+U\+M\+B\+E\+R\+\_\+\+M\+IN}~0
\item 
\#define {\bfseries M\+S\+C\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+N\+U\+M\+B\+E\+R\+\_\+2}~2
\item 
\#define {\bfseries M\+S\+C\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+N\+U\+M\+B\+E\+R\+\_\+4}~4
\item 
\#define {\bfseries M\+S\+C\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+N\+U\+M\+B\+E\+R\+\_\+\+M\+AX}~8
\item 
\#define {\bfseries M\+S\+C\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+I\+D\+\_\+\+D\+E\+F\+A\+U\+LT}~0U
\item 
\#define {\bfseries M\+S\+C\+A\+N\+\_\+\+F\+I\+L\+T\+E\+R\+\_\+\+M\+A\+S\+K\+\_\+\+D\+E\+F\+A\+U\+LT}~0xffffffffU
\item 
\#define {\bfseries M\+S\+C\+A\+N\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+N\+U\+M\+B\+ER}~3
\end{DoxyCompactItemize}
\begin{Indent}\textbf{ M\+S\+C\+AN Control Register 0 (C\+A\+N\+C\+T\+L0)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries C\+T\+L0\+\_\+\+R\+X\+F\+RM}~(1 $<$$<$ 7)
\item 
\#define {\bfseries C\+T\+L0\+\_\+\+R\+X\+A\+CT}~(1 $<$$<$ 6)
\item 
\#define {\bfseries C\+T\+L0\+\_\+\+C\+S\+W\+AI}~(1 $<$$<$ 5)
\item 
\#define {\bfseries C\+T\+L0\+\_\+\+S\+Y\+N\+CH}~(1 $<$$<$ 4)
\item 
\#define {\bfseries C\+T\+L0\+\_\+\+T\+I\+ME}~(1 $<$$<$ 3)
\item 
\#define {\bfseries C\+T\+L0\+\_\+\+W\+U\+PE}~(1 $<$$<$ 2)
\item 
\#define {\bfseries C\+T\+L0\+\_\+\+S\+L\+P\+RQ}~(1 $<$$<$ 1)
\item 
\#define {\bfseries C\+T\+L0\+\_\+\+I\+N\+I\+T\+RQ}~(1 $<$$<$ 0)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ M\+S\+C\+AN Control Register 1 (C\+A\+N\+C\+T\+L1)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries C\+T\+L1\+\_\+\+C\+A\+NE}~(1 $<$$<$ 7)
\item 
\#define {\bfseries C\+T\+L1\+\_\+\+C\+L\+K\+S\+RC}~(1 $<$$<$ 6)
\item 
\#define {\bfseries C\+T\+L1\+\_\+\+L\+O\+O\+PB}~(1 $<$$<$ 5)
\item 
\#define {\bfseries C\+T\+L1\+\_\+\+L\+I\+S\+T\+EN}~(1 $<$$<$ 4)
\item 
\#define {\bfseries C\+T\+L1\+\_\+\+W\+U\+PM}~(1 $<$$<$ 2)
\item 
\#define {\bfseries C\+T\+L1\+\_\+\+S\+L\+P\+AK}~(1 $<$$<$ 1)
\item 
\#define {\bfseries C\+T\+L1\+\_\+\+I\+N\+I\+T\+AK}~(1 $<$$<$ 0)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ M\+S\+C\+AN Bus Timing Register 0 (C\+A\+N\+B\+T\+R0)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries B\+T\+R0\+\_\+\+S\+J\+W\+\_\+\+M\+A\+SK}~0xc0
\item 
\#define {\bfseries B\+T\+R0\+\_\+\+B\+R\+P\+\_\+\+M\+A\+SK}~0x3f
\item 
\#define {\bfseries B\+T\+R0\+\_\+\+S\+JW}(btr0)~((btr0) $<$$<$ 6)
\item 
\#define {\bfseries B\+T\+R0\+\_\+\+B\+RP}(btr0)~((btr0) $<$$<$ 0)
\item 
\#define {\bfseries B\+T\+R0\+\_\+\+G\+E\+T\+\_\+\+S\+JW}(btr0)~(((btr0) \& B\+T\+R0\+\_\+\+S\+J\+W\+\_\+\+M\+A\+SK) $>$$>$ 6)
\item 
\#define {\bfseries B\+T\+R0\+\_\+\+G\+E\+T\+\_\+\+B\+RP}(btr0)~(((btr0) \& B\+T\+R0\+\_\+\+B\+R\+P\+\_\+\+M\+A\+SK) $>$$>$ 0)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ M\+S\+C\+AN Bus Timing Register 1 (C\+A\+N\+B\+T\+R1)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries B\+T\+R1\+\_\+\+S\+A\+M\+P\+\_\+\+M\+A\+SK}~0x80
\item 
\#define {\bfseries B\+T\+R1\+\_\+\+T\+S\+E\+G1\+\_\+\+M\+A\+SK}~0x0f
\item 
\#define {\bfseries B\+T\+R1\+\_\+\+T\+S\+E\+G2\+\_\+\+M\+A\+SK}~0x70
\item 
\#define {\bfseries B\+T\+R1\+\_\+\+S\+A\+MP}~(1 $<$$<$ 7)
\item 
\#define {\bfseries B\+T\+R1\+\_\+\+T\+S\+E\+G1}(btr1)~((btr1) $<$$<$ 0)
\item 
\#define {\bfseries B\+T\+R1\+\_\+\+T\+S\+E\+G2}(btr1)~((btr1) $<$$<$ 4)
\item 
\#define {\bfseries B\+T\+R1\+\_\+\+G\+E\+T\+\_\+\+T\+S\+E\+G1}(btr0)~(((btr0) \& B\+T\+R1\+\_\+\+T\+S\+E\+G1\+\_\+\+M\+A\+SK) $>$$>$ 0)
\item 
\#define {\bfseries B\+T\+R1\+\_\+\+G\+E\+T\+\_\+\+T\+S\+E\+G2}(btr0)~(((btr0) \& B\+T\+R1\+\_\+\+T\+S\+E\+G2\+\_\+\+M\+A\+SK) $>$$>$ 4)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ M\+S\+C\+AN Receiver Flag Register (C\+A\+N\+R\+F\+LG)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries R\+F\+L\+G\+\_\+\+W\+U\+P\+IF}~(1 $<$$<$ 7)
\item 
\#define {\bfseries R\+F\+L\+G\+\_\+\+C\+S\+C\+IF}~(1 $<$$<$ 6)
\item 
\#define {\bfseries R\+F\+L\+G\+\_\+\+R\+S\+T\+A\+T\+\_\+\+M\+A\+SK}~(3 $<$$<$ 4)
\item 
\#define {\bfseries R\+F\+L\+G\+\_\+\+R\+S\+T\+A\+T\+\_\+\+OK}~(0 $<$$<$ 4)
\item 
\#define {\bfseries R\+F\+L\+G\+\_\+\+R\+S\+T\+A\+T\+\_\+\+W\+RN}~(1 $<$$<$ 4)
\item 
\#define {\bfseries R\+F\+L\+G\+\_\+\+R\+S\+T\+A\+T\+\_\+\+E\+RR}~(2 $<$$<$ 4)
\item 
\#define {\bfseries R\+F\+L\+G\+\_\+\+R\+S\+T\+A\+T\+\_\+\+O\+FF}~(3 $<$$<$ 4)
\item 
\#define {\bfseries R\+F\+L\+G\+\_\+\+T\+S\+T\+A\+T\+\_\+\+M\+A\+SK}~(3 $<$$<$ 2)
\item 
\#define {\bfseries R\+F\+L\+G\+\_\+\+T\+S\+T\+A\+T\+\_\+\+OK}~(0 $<$$<$ 2)
\item 
\#define {\bfseries R\+F\+L\+G\+\_\+\+T\+S\+T\+A\+T\+\_\+\+W\+RN}~(1 $<$$<$ 2)
\item 
\#define {\bfseries R\+F\+L\+G\+\_\+\+T\+S\+T\+A\+T\+\_\+\+E\+RR}~(2 $<$$<$ 2)
\item 
\#define {\bfseries R\+F\+L\+G\+\_\+\+T\+S\+T\+A\+T\+\_\+\+O\+FF}~(3 $<$$<$ 2)
\item 
\#define {\bfseries R\+F\+L\+G\+\_\+\+O\+V\+R\+IF}~(1 $<$$<$ 1)
\item 
\#define {\bfseries R\+F\+L\+G\+\_\+\+R\+XF}~(1 $<$$<$ 0)
\item 
\#define {\bfseries R\+F\+L\+G\+\_\+\+G\+E\+T\+\_\+\+R\+X\+\_\+\+S\+T\+A\+TE}(rflg)~(((rflg) $>$$>$ 4) \& 0x03)
\item 
\#define {\bfseries R\+F\+L\+G\+\_\+\+G\+E\+T\+\_\+\+T\+X\+\_\+\+S\+T\+A\+TE}(rflg)~(((rflg) $>$$>$ 2) \& 0x03)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ M\+S\+C\+AN Receiver Interrupt Enable Register (C\+A\+N\+R\+I\+ER)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries R\+I\+E\+R\+\_\+\+W\+U\+P\+IE}~(1 $<$$<$ 7)
\item 
\#define {\bfseries R\+I\+E\+R\+\_\+\+C\+S\+C\+IE}~(1 $<$$<$ 6)
\item 
\#define {\bfseries R\+I\+E\+R\+\_\+\+R\+S\+T\+AT}(rier)~((rier) $<$$<$ 4)
\item 
\#define {\bfseries R\+I\+E\+R\+\_\+\+T\+S\+T\+AT}(rier)~((rier) $<$$<$ 2)
\item 
\#define {\bfseries R\+I\+E\+R\+\_\+\+O\+V\+R\+IE}~(1 $<$$<$ 1)
\item 
\#define {\bfseries R\+I\+E\+R\+\_\+\+R\+X\+F\+IE}~(1 $<$$<$ 0)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ M\+S\+C\+AN Transmitter Flag Register (C\+A\+N\+T\+F\+LG)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries T\+F\+L\+G\+\_\+\+T\+X\+E2}~(1 $<$$<$ 2)
\item 
\#define {\bfseries T\+F\+L\+G\+\_\+\+T\+X\+E1}~(1 $<$$<$ 1)
\item 
\#define {\bfseries T\+F\+L\+G\+\_\+\+T\+X\+E0}~(1 $<$$<$ 0)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ M\+S\+C\+AN Transmitter Interrupt Enable Register (C\+A\+N\+T\+I\+ER)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries T\+I\+E\+R\+\_\+\+T\+X\+E\+I2}~(1 $<$$<$ 2)
\item 
\#define {\bfseries T\+I\+E\+R\+\_\+\+T\+X\+E\+I1}~(1 $<$$<$ 1)
\item 
\#define {\bfseries T\+I\+E\+R\+\_\+\+T\+X\+E\+I0}~(1 $<$$<$ 0)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ M\+S\+C\+AN Transmitter Message Abort Request (C\+A\+N\+T\+A\+RQ)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries T\+A\+R\+Q\+\_\+\+A\+B\+T\+R\+Q2}~(1 $<$$<$ 2)
\item 
\#define {\bfseries T\+A\+R\+Q\+\_\+\+A\+B\+T\+R\+Q1}~(1 $<$$<$ 1)
\item 
\#define {\bfseries T\+A\+R\+Q\+\_\+\+A\+B\+T\+R\+Q0}~(1 $<$$<$ 0)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ M\+S\+C\+AN Transmitter Message Abort Acknoledge (C\+A\+N\+T\+A\+AK)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries T\+A\+A\+K\+\_\+\+A\+B\+T\+R\+Q2}~(1 $<$$<$ 2)
\item 
\#define {\bfseries T\+A\+A\+K\+\_\+\+A\+B\+T\+R\+Q1}~(1 $<$$<$ 1)
\item 
\#define {\bfseries T\+A\+A\+K\+\_\+\+A\+B\+T\+R\+Q0}~(1 $<$$<$ 0)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ M\+S\+C\+AN Transmit Buffer Selection (C\+A\+N\+B\+S\+EL)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries B\+S\+E\+L\+\_\+\+T\+X2}~(1 $<$$<$ 2)
\item 
\#define {\bfseries B\+S\+E\+L\+\_\+\+T\+X1}~(1 $<$$<$ 1)
\item 
\#define {\bfseries B\+S\+E\+L\+\_\+\+T\+X0}~(1 $<$$<$ 0)
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ M\+S\+C\+AN ID Acceptance Control Register (C\+A\+N\+I\+D\+AC)}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries I\+D\+A\+C\+\_\+\+I\+D\+A\+M1}~(1 $<$$<$ 5)
\item 
\#define {\bfseries I\+D\+A\+C\+\_\+\+I\+D\+A\+M0}~(1 $<$$<$ 4)
\item 
\#define {\bfseries I\+D\+A\+C\+\_\+\+I\+D\+AM}~(I\+D\+A\+C\+\_\+\+I\+D\+A\+M1 $\vert$ I\+D\+A\+C\+\_\+\+I\+D\+A\+M0)
\item 
\#define {\bfseries I\+D\+A\+C\+\_\+\+I\+D\+H\+IT}(idac)~((idac) \& 0x7)
\end{DoxyCompactItemize}
\end{Indent}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct mpc5200\+\_\+mscan \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_gacfd56a4a482c5e7da2cff003284b2d51}{mscan}}
\begin{DoxyCompactList}\small\item\em M\+S\+C\+AN registers. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
bool \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_ga8b80a3020d69fd2993928c0aae87b068}{mscan\+\_\+enable}} (volatile \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_gacfd56a4a482c5e7da2cff003284b2d51}{mscan}} $\ast$m, unsigned bit\+\_\+rate)
\begin{DoxyCompactList}\small\item\em Enables and initializes the M\+S\+C\+AN module {\itshape m}. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_gad8c8f94ea2a29e3052664a870319cbec}{mscan\+\_\+disable}} (volatile \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_gacfd56a4a482c5e7da2cff003284b2d51}{mscan}} $\ast$m)
\begin{DoxyCompactList}\small\item\em Disables the M\+S\+C\+AN module {\itshape m}. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_gad41e407b85565ec829d2d47f3ae874a2}{mscan\+\_\+interrupts\+\_\+disable}} (volatile \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_gacfd56a4a482c5e7da2cff003284b2d51}{mscan}} $\ast$m)
\begin{DoxyCompactList}\small\item\em Disables all interrupts for the M\+S\+C\+AN module {\itshape m}. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_gab0041bb347543a53b2f8bcde1cc6a586}{mscan\+\_\+set\+\_\+bit\+\_\+rate}} (volatile \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_gacfd56a4a482c5e7da2cff003284b2d51}{mscan}} $\ast$m, unsigned bit\+\_\+rate)
\begin{DoxyCompactList}\small\item\em Sets the bit rate for the M\+S\+C\+AN module {\itshape m} to {\itshape can\+\_\+bit\+\_\+rate} in \mbox{[}bits/s\mbox{]}. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_ga587e0d7b0c1d090fda013c551f02a3f7}{mscan\+\_\+initialization\+\_\+mode\+\_\+enter}} (volatile \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_gacfd56a4a482c5e7da2cff003284b2d51}{mscan}} $\ast$m, \mbox{\hyperlink{structmscan__context}{mscan\+\_\+context}} $\ast$\mbox{\hyperlink{sun4u_2tte_8h_a9b4a99475e2709333b8e5d70483173f1}{context}})
\begin{DoxyCompactList}\small\item\em Enter initialization mode for the M\+S\+C\+AN module {\itshape m}. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_ga29478727b755ce8d81ded34969194a1b}{mscan\+\_\+initialization\+\_\+mode\+\_\+leave}} (volatile \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_gacfd56a4a482c5e7da2cff003284b2d51}{mscan}} $\ast$m, const \mbox{\hyperlink{structmscan__context}{mscan\+\_\+context}} $\ast$\mbox{\hyperlink{sun4u_2tte_8h_a9b4a99475e2709333b8e5d70483173f1}{context}})
\begin{DoxyCompactList}\small\item\em Leave initialization mode for the M\+S\+C\+AN module {\itshape m}. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_gad83ce6a322af397faaf49fa15e2b5796}{mscan\+\_\+sleep\+\_\+mode\+\_\+enter}} (volatile \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_gacfd56a4a482c5e7da2cff003284b2d51}{mscan}} $\ast$m)
\begin{DoxyCompactList}\small\item\em Enter sleep mode for the M\+S\+C\+AN module {\itshape m}. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_ga189ba2bd33b05769166ff5c105af3395}{mscan\+\_\+sleep\+\_\+mode\+\_\+leave}} (volatile \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_gacfd56a4a482c5e7da2cff003284b2d51}{mscan}} $\ast$m)
\begin{DoxyCompactList}\small\item\em Leave sleep mode for the M\+S\+C\+AN module {\itshape m}. \end{DoxyCompactList}\item 
volatile uint8\+\_\+t $\ast$ \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_gadfc7768cf5d070c658a72c4c4a52ec48}{mscan\+\_\+id\+\_\+acceptance\+\_\+register}} (volatile \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_gacfd56a4a482c5e7da2cff003284b2d51}{mscan}} $\ast$m, unsigned i)
\begin{DoxyCompactList}\small\item\em Returns the address of the C\+A\+N\+I\+D\+AR register with index {\itshape i} of the M\+S\+C\+AN module {\itshape m}. \end{DoxyCompactList}\item 
volatile uint8\+\_\+t $\ast$ \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_ga59f5c272b5395fa083348d087fd4c34e}{mscan\+\_\+id\+\_\+mask\+\_\+register}} (volatile \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_gacfd56a4a482c5e7da2cff003284b2d51}{mscan}} $\ast$m, unsigned i)
\begin{DoxyCompactList}\small\item\em Returns the address of the C\+A\+N\+I\+D\+MR register with index {\itshape i} of the M\+S\+C\+AN module {\itshape m}. \end{DoxyCompactList}\item 
unsigned \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_gae319b1e5e7cf1062871cf930633ccf0c}{mscan\+\_\+filter\+\_\+number}} (volatile \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_gacfd56a4a482c5e7da2cff003284b2d51}{mscan}} $\ast$m)
\begin{DoxyCompactList}\small\item\em Returns the number of active filters of the M\+S\+C\+AN module {\itshape m}. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_gab1e2410b46710969d0b6c886e1eb4eb4}{mscan\+\_\+set\+\_\+filter\+\_\+number}} (volatile \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_gacfd56a4a482c5e7da2cff003284b2d51}{mscan}} $\ast$m, unsigned number)
\begin{DoxyCompactList}\small\item\em Sets the number of active filters of the M\+S\+C\+AN module {\itshape m} to {\itshape number} and returns true if {\itshape number} is valid. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_gafae77c5bbc712dd3fe5e7432462e3d08}{mscan\+\_\+filter\+\_\+operation}} (volatile \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_gacfd56a4a482c5e7da2cff003284b2d51}{mscan}} $\ast$m, bool set, unsigned index, uint32\+\_\+t $\ast$id, uint32\+\_\+t $\ast$mask)
\begin{DoxyCompactList}\small\item\em Sets or gets the filter ID and mask in {\itshape id} and {\itshape mask} depending on {\itshape set} of M\+S\+C\+AN module {\itshape m}. The filter is selected by the value of {\itshape index}. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_gaea10ec6ee1163bdb33ff13b21332dfd7}{mscan\+\_\+filter\+\_\+clear}} (volatile \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_gacfd56a4a482c5e7da2cff003284b2d51}{mscan}} $\ast$m)
\begin{DoxyCompactList}\small\item\em Sets the filter ID and mask registers of the M\+S\+C\+AN module {\itshape m} to default values. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_ga0f5f444e543a0629b59ee4e286ee30d8}{mscan\+\_\+get\+\_\+error\+\_\+counters}} (volatile \mbox{\hyperlink{group__RTEMSBSPsPowerPCGen5200MSCAN_gacfd56a4a482c5e7da2cff003284b2d51}{mscan}} $\ast$m, unsigned $\ast$rec, unsigned $\ast$tec)
\begin{DoxyCompactList}\small\item\em Returns the receiver and transmitter error counter values in {\itshape rec} and {\itshape tec} of M\+S\+C\+AN module {\itshape m}. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
M\+S\+C\+AN register definitions and support functions. 

