<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="Timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Wed Nov 20 19:17:36 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt squat_hero_test_1.twr squat_hero_test_1.udb -gui -msgset C:/Users/KetHollingsworth/Desktop/Repositories/Microps/Squat-Hero/FPGA/squat_hero/promote.xml

-----------------------------------------
Design:          vga
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  Timing Overview</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_ConstraintCoverage>1.2  Constraint Coverage</A></LI>
<LI>        <A href=#Timing_rpt_OverallSummary>1.3  Overall Summary</A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>1.4  Unconstrained Report</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.5  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_SetupSlowCornerMaxDegree>2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees</A></LI>
<LI>        <A href=#Timing_rpt_ClockSummarySetupSlowCornerMaxDegree>2.1  Clock Summary</A></LI>
<LI>        <A href=#Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree>2.2  Endpoint slacks</A></LI>
<LI>        <A href=#Timing_rpt_DetailReportSetupSlowCornerMaxDegree>2.3  Detailed Report</A></LI>
<LI>    <A href=#Timing_rpt_HoldFastCornerMinDegreeNoAV>3  Hold at Speed Grade m Corner at -40 Degrees</A></LI>
<LI>        <A href=#Timing_rpt_EndpointSlackHoldFastCornerMinDegreeNoAV>3.1  Endpoint slacks</A></LI>
<LI>        <A href=#Timing_rpt_DetailReportHoldFastCornerMinDegreeNoAV>3.2  Detailed Report</A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  Timing Overview</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 
create_generated_clock -name {vgaclk_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>1.2  Constraint Coverage</big></U></B>

Constraint Coverage: 23.5772%

<A name="Timing_rpt_OverallSummary"></A><B><U><big>1.3  Overall Summary</big></U></B>

 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>1.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>1.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE  |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{vgaCont/vcnt_31__i0/SR   vgaCont/vcnt_31__i1/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_32__i8/SR   vgaCont/hcnt_32__i7/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_32__i6/SR   vgaCont/hcnt_32__i5/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_32__i4/SR   vgaCont/hcnt_32__i3/SR}                           
                                        |           No arrival time
vgaCont/hcnt_32__i2/SR                  |           No arrival time
{vgaCont/hcnt_32__i1/SR   vgaCont/hcnt_32__i0/SR}                           
                                        |           No arrival time
vgaCont/vcnt_31__i8/SR                  |           No arrival time
{vgaCont/vcnt_31__i7/SR   vgaCont/vcnt_31__i6/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_31__i5/SR   vgaCont/vcnt_31__i4/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_31__i3/SR   vgaCont/vcnt_31__i2/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        12
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>1.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
reset                                   |                     input
clk                                     |                     input
b[0]                                    |                    output
b[1]                                    |                    output
b[2]                                    |                    output
b[3]                                    |                    output
g[0]                                    |                    output
g[1]                                    |                    output
g[2]                                    |                    output
g[3]                                    |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.5  Combinational Loop</big></U></B>

None


<A name="Timing_rpt_SetupSlowCornerMaxDegree"></A><B><U><big>2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees</big></U></B>
<A name="Timing_rpt_ClockSummarySetupSlowCornerMaxDegree"></A><B><U><big>2.1  Clock Summary</big></U></B>
<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1.1 Clock "vgaclk_c"</big></U></B>

create_generated_clock -name {vgaclk_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock vgaclk_c             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vgaclk_c                          |             Target |          39.801 ns |         25.125 MHz 
                                        | Actual (all paths) |          12.768 ns |         78.321 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock vgaclk_c             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From int_osc                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.1.2 Clock "int_osc"</big></U></B>

create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock int_osc              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vgaclk_c                          |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree"></A><B><U><big>2.2  Endpoint slacks</big></U></B>
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vgaCont/vcnt_31__i0/D                    |   27.033 ns 
vgaCont/vcnt_31__i2/D                    |   27.099 ns 
vgaCont/vcnt_31__i4/D                    |   27.099 ns 
vgaCont/vcnt_31__i1/D                    |   27.099 ns 
vgaCont/vcnt_31__i3/D                    |   27.152 ns 
vgaCont/vcnt_31__i5/D                    |   27.152 ns 
{vgaCont/vcnt_31__i3/SP   vgaCont/vcnt_31__i2/SP}              
                                         |   27.549 ns 
{vgaCont/vcnt_31__i5/SP   vgaCont/vcnt_31__i4/SP}              
                                         |   27.549 ns 
{vgaCont/vcnt_31__i0/SP   vgaCont/vcnt_31__i1/SP}              
                                         |   27.549 ns 
vgaCont/hcnt_32__i4/D                    |   27.826 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_DetailReportSetupSlowCornerMaxDegree"></A><B><U><big>2.3  Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vgaCont/vcnt_31__i1/Q  (SLICE_R16C5D)
Path End         : vgaCont/vcnt_31__i0/D  (SLICE_R16C5D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 5
Delay Ratio      : 74.2% (route), 25.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.032 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i0/CK",
        "phy_name":"vgaCont.SLICE_12/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":11.240,
        "delay":5.737
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":11.240,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           5.737                 11.240  13      
{vgaCont/vcnt_31__i0/CK   vgaCont/vcnt_31__i1/CK}
                                                             CLOCK PIN           0.000                 11.240  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i1/Q",
        "phy_name":"vgaCont.SLICE_12/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i0/D",
        "phy_name":"vgaCont.SLICE_12/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_31__i1/CK",
            "phy_name":"vgaCont.SLICE_12/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_31__i1/Q",
            "phy_name":"vgaCont.SLICE_12/Q1"
        },
        "arrive":12.628,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/y[1]_2",
            "phy_name":"y[1]"
        },
        "arrive":15.959,
        "delay":3.331
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_5/A",
            "phy_name":"vgaCont.SLICE_116/A0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_5/Z",
            "phy_name":"vgaCont.SLICE_116/F0"
        },
        "arrive":16.435,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n10",
            "phy_name":"vgaCont.n10"
        },
        "arrive":16.739,
        "delay":0.304
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i7_4_lut/D",
            "phy_name":"vgaCont.SLICE_116/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i7_4_lut/Z",
            "phy_name":"vgaCont.SLICE_116/F1"
        },
        "arrive":17.188,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n16",
            "phy_name":"vgaCont.n16"
        },
        "arrive":19.739,
        "delay":2.551
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i8_4_lut/B",
            "phy_name":"vgaCont.SLICE_118/A1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i8_4_lut/Z",
            "phy_name":"vgaCont.SLICE_118/F1"
        },
        "arrive":20.188,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":23.334,
        "delay":3.146
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i962_2_lut/B",
            "phy_name":"vgaCont.SLICE_12/A0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i962_2_lut/Z",
            "phy_name":"vgaCont.SLICE_12/F0"
        },
        "arrive":23.810,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n46[0]",
            "phy_name":"vgaCont.n46[0]"
        },
        "arrive":23.810,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":23.810,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_31__i1/CK->vgaCont/vcnt_31__i1/Q
                                          SLICE_R16C5D       CLK_TO_Q1_DELAY     1.388                 12.628  46      
vgaCont/y[1]_2                                               NET DELAY           3.331                 15.959  46      
vgaCont/i1_2_lut_adj_5/A->vgaCont/i1_2_lut_adj_5/Z
                                          SLICE_R17C6A       A0_TO_F0_DELAY      0.476                 16.435  1       
vgaCont/n10                                                  NET DELAY           0.304                 16.739  1       
vgaCont/i7_4_lut/D->vgaCont/i7_4_lut/Z    SLICE_R17C6A       C1_TO_F1_DELAY      0.449                 17.188  1       
vgaCont/n16                                                  NET DELAY           2.551                 19.739  1       
vgaCont/i8_4_lut/B->vgaCont/i8_4_lut/Z    SLICE_R17C6B       A1_TO_F1_DELAY      0.449                 20.188  10      
vgaCont/n19                                                  NET DELAY           3.146                 23.334  10      
vgaCont/i962_2_lut/B->vgaCont/i962_2_lut/Z
                                          SLICE_R16C5D       A0_TO_F0_DELAY      0.476                 23.810  1       
vgaCont/n46[0]                                               NET DELAY           0.000                 23.810  1       
vgaCont/vcnt_31__i0/D                                        ENDPOINT            0.000                 23.810  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i0/CK",
        "phy_name":"vgaCont.SLICE_12/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":51.040,
        "delay":5.737
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":51.040,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           5.737                 51.040  13      
{vgaCont/vcnt_31__i0/CK   vgaCont/vcnt_31__i1/CK}
                                                             CLOCK PIN           0.000                 51.040  1       
                                                             Uncertainty      -(0.000)                 51.040  
                                                             Setup time       -(0.198)                 50.842  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.842  
Arrival Time                                                                                        -(23.809)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.032  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_31__i1/Q  (SLICE_R16C5D)
Path End         : vgaCont/vcnt_31__i2/D  (SLICE_R16C5A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 5
Delay Ratio      : 74.1% (route), 25.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.098 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i0/CK",
        "phy_name":"vgaCont.SLICE_12/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":11.240,
        "delay":5.737
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":11.240,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           5.737                 11.240  13      
{vgaCont/vcnt_31__i0/CK   vgaCont/vcnt_31__i1/CK}
                                                             CLOCK PIN           0.000                 11.240  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i1/Q",
        "phy_name":"vgaCont.SLICE_12/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i2/D",
        "phy_name":"vgaCont.SLICE_27/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_31__i1/CK",
            "phy_name":"vgaCont.SLICE_12/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_31__i1/Q",
            "phy_name":"vgaCont.SLICE_12/Q1"
        },
        "arrive":12.628,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/y[1]_2",
            "phy_name":"y[1]"
        },
        "arrive":15.959,
        "delay":3.331
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_5/A",
            "phy_name":"vgaCont.SLICE_116/A0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_5/Z",
            "phy_name":"vgaCont.SLICE_116/F0"
        },
        "arrive":16.435,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n10",
            "phy_name":"vgaCont.n10"
        },
        "arrive":16.739,
        "delay":0.304
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i7_4_lut/D",
            "phy_name":"vgaCont.SLICE_116/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i7_4_lut/Z",
            "phy_name":"vgaCont.SLICE_116/F1"
        },
        "arrive":17.188,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n16",
            "phy_name":"vgaCont.n16"
        },
        "arrive":19.739,
        "delay":2.551
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i8_4_lut/B",
            "phy_name":"vgaCont.SLICE_118/A1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i8_4_lut/Z",
            "phy_name":"vgaCont.SLICE_118/F1"
        },
        "arrive":20.188,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":23.268,
        "delay":3.080
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i966_2_lut/B",
            "phy_name":"vgaCont.SLICE_27/B1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i966_2_lut/Z",
            "phy_name":"vgaCont.SLICE_27/F1"
        },
        "arrive":23.744,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n46[2]",
            "phy_name":"vgaCont.n46[2]"
        },
        "arrive":23.744,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":23.744,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_31__i1/CK->vgaCont/vcnt_31__i1/Q
                                          SLICE_R16C5D       CLK_TO_Q1_DELAY     1.388                 12.628  46      
vgaCont/y[1]_2                                               NET DELAY           3.331                 15.959  46      
vgaCont/i1_2_lut_adj_5/A->vgaCont/i1_2_lut_adj_5/Z
                                          SLICE_R17C6A       A0_TO_F0_DELAY      0.476                 16.435  1       
vgaCont/n10                                                  NET DELAY           0.304                 16.739  1       
vgaCont/i7_4_lut/D->vgaCont/i7_4_lut/Z    SLICE_R17C6A       C1_TO_F1_DELAY      0.449                 17.188  1       
vgaCont/n16                                                  NET DELAY           2.551                 19.739  1       
vgaCont/i8_4_lut/B->vgaCont/i8_4_lut/Z    SLICE_R17C6B       A1_TO_F1_DELAY      0.449                 20.188  10      
vgaCont/n19                                                  NET DELAY           3.080                 23.268  10      
vgaCont/i966_2_lut/B->vgaCont/i966_2_lut/Z
                                          SLICE_R16C5A       B1_TO_F1_DELAY      0.476                 23.744  1       
vgaCont/n46[2]                                               NET DELAY           0.000                 23.744  1       
vgaCont/vcnt_31__i2/D                                        ENDPOINT            0.000                 23.744  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i3/CK",
        "phy_name":"vgaCont.SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":51.040,
        "delay":5.737
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":51.040,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           5.737                 51.040  13      
{vgaCont/vcnt_31__i3/CK   vgaCont/vcnt_31__i2/CK}
                                                             CLOCK PIN           0.000                 51.040  1       
                                                             Uncertainty      -(0.000)                 51.040  
                                                             Setup time       -(0.198)                 50.842  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.842  
Arrival Time                                                                                        -(23.743)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.098  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_31__i1/Q  (SLICE_R16C5D)
Path End         : vgaCont/vcnt_31__i4/D  (SLICE_R16C5C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 5
Delay Ratio      : 74.1% (route), 25.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.098 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i0/CK",
        "phy_name":"vgaCont.SLICE_12/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":11.240,
        "delay":5.737
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":11.240,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           5.737                 11.240  13      
{vgaCont/vcnt_31__i0/CK   vgaCont/vcnt_31__i1/CK}
                                                             CLOCK PIN           0.000                 11.240  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i1/Q",
        "phy_name":"vgaCont.SLICE_12/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i4/D",
        "phy_name":"vgaCont.SLICE_25/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_31__i1/CK",
            "phy_name":"vgaCont.SLICE_12/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_31__i1/Q",
            "phy_name":"vgaCont.SLICE_12/Q1"
        },
        "arrive":12.628,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/y[1]_2",
            "phy_name":"y[1]"
        },
        "arrive":15.959,
        "delay":3.331
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_5/A",
            "phy_name":"vgaCont.SLICE_116/A0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_5/Z",
            "phy_name":"vgaCont.SLICE_116/F0"
        },
        "arrive":16.435,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n10",
            "phy_name":"vgaCont.n10"
        },
        "arrive":16.739,
        "delay":0.304
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i7_4_lut/D",
            "phy_name":"vgaCont.SLICE_116/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i7_4_lut/Z",
            "phy_name":"vgaCont.SLICE_116/F1"
        },
        "arrive":17.188,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n16",
            "phy_name":"vgaCont.n16"
        },
        "arrive":19.739,
        "delay":2.551
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i8_4_lut/B",
            "phy_name":"vgaCont.SLICE_118/A1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i8_4_lut/Z",
            "phy_name":"vgaCont.SLICE_118/F1"
        },
        "arrive":20.188,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":23.268,
        "delay":3.080
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i964_2_lut/B",
            "phy_name":"vgaCont.SLICE_25/B1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i964_2_lut/Z",
            "phy_name":"vgaCont.SLICE_25/F1"
        },
        "arrive":23.744,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n46[4]",
            "phy_name":"vgaCont.n46[4]"
        },
        "arrive":23.744,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":23.744,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_31__i1/CK->vgaCont/vcnt_31__i1/Q
                                          SLICE_R16C5D       CLK_TO_Q1_DELAY     1.388                 12.628  46      
vgaCont/y[1]_2                                               NET DELAY           3.331                 15.959  46      
vgaCont/i1_2_lut_adj_5/A->vgaCont/i1_2_lut_adj_5/Z
                                          SLICE_R17C6A       A0_TO_F0_DELAY      0.476                 16.435  1       
vgaCont/n10                                                  NET DELAY           0.304                 16.739  1       
vgaCont/i7_4_lut/D->vgaCont/i7_4_lut/Z    SLICE_R17C6A       C1_TO_F1_DELAY      0.449                 17.188  1       
vgaCont/n16                                                  NET DELAY           2.551                 19.739  1       
vgaCont/i8_4_lut/B->vgaCont/i8_4_lut/Z    SLICE_R17C6B       A1_TO_F1_DELAY      0.449                 20.188  10      
vgaCont/n19                                                  NET DELAY           3.080                 23.268  10      
vgaCont/i964_2_lut/B->vgaCont/i964_2_lut/Z
                                          SLICE_R16C5C       B1_TO_F1_DELAY      0.476                 23.744  1       
vgaCont/n46[4]                                               NET DELAY           0.000                 23.744  1       
vgaCont/vcnt_31__i4/D                                        ENDPOINT            0.000                 23.744  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i5/CK",
        "phy_name":"vgaCont.SLICE_25/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":51.040,
        "delay":5.737
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":51.040,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           5.737                 51.040  13      
{vgaCont/vcnt_31__i5/CK   vgaCont/vcnt_31__i4/CK}
                                                             CLOCK PIN           0.000                 51.040  1       
                                                             Uncertainty      -(0.000)                 51.040  
                                                             Setup time       -(0.198)                 50.842  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.842  
Arrival Time                                                                                        -(23.743)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.098  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_31__i1/Q  (SLICE_R16C5D)
Path End         : vgaCont/vcnt_31__i1/D  (SLICE_R16C5D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 5
Delay Ratio      : 74.1% (route), 25.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.098 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i0/CK",
        "phy_name":"vgaCont.SLICE_12/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":11.240,
        "delay":5.737
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":11.240,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           5.737                 11.240  13      
{vgaCont/vcnt_31__i0/CK   vgaCont/vcnt_31__i1/CK}
                                                             CLOCK PIN           0.000                 11.240  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i1/Q",
        "phy_name":"vgaCont.SLICE_12/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i1/D",
        "phy_name":"vgaCont.SLICE_12/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_31__i1/CK",
            "phy_name":"vgaCont.SLICE_12/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_31__i1/Q",
            "phy_name":"vgaCont.SLICE_12/Q1"
        },
        "arrive":12.628,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/y[1]_2",
            "phy_name":"y[1]"
        },
        "arrive":15.959,
        "delay":3.331
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_5/A",
            "phy_name":"vgaCont.SLICE_116/A0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_5/Z",
            "phy_name":"vgaCont.SLICE_116/F0"
        },
        "arrive":16.435,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n10",
            "phy_name":"vgaCont.n10"
        },
        "arrive":16.739,
        "delay":0.304
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i7_4_lut/D",
            "phy_name":"vgaCont.SLICE_116/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i7_4_lut/Z",
            "phy_name":"vgaCont.SLICE_116/F1"
        },
        "arrive":17.188,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n16",
            "phy_name":"vgaCont.n16"
        },
        "arrive":19.739,
        "delay":2.551
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i8_4_lut/B",
            "phy_name":"vgaCont.SLICE_118/A1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i8_4_lut/Z",
            "phy_name":"vgaCont.SLICE_118/F1"
        },
        "arrive":20.188,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":23.268,
        "delay":3.080
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i968_2_lut/B",
            "phy_name":"vgaCont.SLICE_12/B1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i968_2_lut/Z",
            "phy_name":"vgaCont.SLICE_12/F1"
        },
        "arrive":23.744,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n46[1]",
            "phy_name":"vgaCont.n46[1]"
        },
        "arrive":23.744,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":23.744,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_31__i1/CK->vgaCont/vcnt_31__i1/Q
                                          SLICE_R16C5D       CLK_TO_Q1_DELAY     1.388                 12.628  46      
vgaCont/y[1]_2                                               NET DELAY           3.331                 15.959  46      
vgaCont/i1_2_lut_adj_5/A->vgaCont/i1_2_lut_adj_5/Z
                                          SLICE_R17C6A       A0_TO_F0_DELAY      0.476                 16.435  1       
vgaCont/n10                                                  NET DELAY           0.304                 16.739  1       
vgaCont/i7_4_lut/D->vgaCont/i7_4_lut/Z    SLICE_R17C6A       C1_TO_F1_DELAY      0.449                 17.188  1       
vgaCont/n16                                                  NET DELAY           2.551                 19.739  1       
vgaCont/i8_4_lut/B->vgaCont/i8_4_lut/Z    SLICE_R17C6B       A1_TO_F1_DELAY      0.449                 20.188  10      
vgaCont/n19                                                  NET DELAY           3.080                 23.268  10      
vgaCont/i968_2_lut/B->vgaCont/i968_2_lut/Z
                                          SLICE_R16C5D       B1_TO_F1_DELAY      0.476                 23.744  1       
vgaCont/n46[1]                                               NET DELAY           0.000                 23.744  1       
vgaCont/vcnt_31__i1/D                                        ENDPOINT            0.000                 23.744  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i0/CK",
        "phy_name":"vgaCont.SLICE_12/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":51.040,
        "delay":5.737
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":51.040,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           5.737                 51.040  13      
{vgaCont/vcnt_31__i0/CK   vgaCont/vcnt_31__i1/CK}
                                                             CLOCK PIN           0.000                 51.040  1       
                                                             Uncertainty      -(0.000)                 51.040  
                                                             Setup time       -(0.198)                 50.842  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.842  
Arrival Time                                                                                        -(23.743)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.098  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_31__i1/Q  (SLICE_R16C5D)
Path End         : vgaCont/vcnt_31__i3/D  (SLICE_R16C5A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 5
Delay Ratio      : 74.0% (route), 26.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.151 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i0/CK",
        "phy_name":"vgaCont.SLICE_12/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":11.240,
        "delay":5.737
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":11.240,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           5.737                 11.240  13      
{vgaCont/vcnt_31__i0/CK   vgaCont/vcnt_31__i1/CK}
                                                             CLOCK PIN           0.000                 11.240  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i1/Q",
        "phy_name":"vgaCont.SLICE_12/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i3/D",
        "phy_name":"vgaCont.SLICE_27/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_31__i1/CK",
            "phy_name":"vgaCont.SLICE_12/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_31__i1/Q",
            "phy_name":"vgaCont.SLICE_12/Q1"
        },
        "arrive":12.628,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/y[1]_2",
            "phy_name":"y[1]"
        },
        "arrive":15.959,
        "delay":3.331
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_5/A",
            "phy_name":"vgaCont.SLICE_116/A0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_5/Z",
            "phy_name":"vgaCont.SLICE_116/F0"
        },
        "arrive":16.435,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n10",
            "phy_name":"vgaCont.n10"
        },
        "arrive":16.739,
        "delay":0.304
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i7_4_lut/D",
            "phy_name":"vgaCont.SLICE_116/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i7_4_lut/Z",
            "phy_name":"vgaCont.SLICE_116/F1"
        },
        "arrive":17.188,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n16",
            "phy_name":"vgaCont.n16"
        },
        "arrive":19.739,
        "delay":2.551
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i8_4_lut/B",
            "phy_name":"vgaCont.SLICE_118/A1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i8_4_lut/Z",
            "phy_name":"vgaCont.SLICE_118/F1"
        },
        "arrive":20.188,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":23.215,
        "delay":3.027
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i965_2_lut/B",
            "phy_name":"vgaCont.SLICE_27/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i965_2_lut/Z",
            "phy_name":"vgaCont.SLICE_27/F0"
        },
        "arrive":23.691,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n46[3]",
            "phy_name":"vgaCont.n46[3]"
        },
        "arrive":23.691,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":23.691,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_31__i1/CK->vgaCont/vcnt_31__i1/Q
                                          SLICE_R16C5D       CLK_TO_Q1_DELAY     1.388                 12.628  46      
vgaCont/y[1]_2                                               NET DELAY           3.331                 15.959  46      
vgaCont/i1_2_lut_adj_5/A->vgaCont/i1_2_lut_adj_5/Z
                                          SLICE_R17C6A       A0_TO_F0_DELAY      0.476                 16.435  1       
vgaCont/n10                                                  NET DELAY           0.304                 16.739  1       
vgaCont/i7_4_lut/D->vgaCont/i7_4_lut/Z    SLICE_R17C6A       C1_TO_F1_DELAY      0.449                 17.188  1       
vgaCont/n16                                                  NET DELAY           2.551                 19.739  1       
vgaCont/i8_4_lut/B->vgaCont/i8_4_lut/Z    SLICE_R17C6B       A1_TO_F1_DELAY      0.449                 20.188  10      
vgaCont/n19                                                  NET DELAY           3.027                 23.215  10      
vgaCont/i965_2_lut/B->vgaCont/i965_2_lut/Z
                                          SLICE_R16C5A       C0_TO_F0_DELAY      0.476                 23.691  1       
vgaCont/n46[3]                                               NET DELAY           0.000                 23.691  1       
vgaCont/vcnt_31__i3/D                                        ENDPOINT            0.000                 23.691  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i3/CK",
        "phy_name":"vgaCont.SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":51.040,
        "delay":5.737
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":51.040,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           5.737                 51.040  13      
{vgaCont/vcnt_31__i3/CK   vgaCont/vcnt_31__i2/CK}
                                                             CLOCK PIN           0.000                 51.040  1       
                                                             Uncertainty      -(0.000)                 51.040  
                                                             Setup time       -(0.198)                 50.842  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.842  
Arrival Time                                                                                        -(23.690)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.151  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_31__i1/Q  (SLICE_R16C5D)
Path End         : vgaCont/vcnt_31__i5/D  (SLICE_R16C5C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 5
Delay Ratio      : 74.0% (route), 26.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.151 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i0/CK",
        "phy_name":"vgaCont.SLICE_12/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":11.240,
        "delay":5.737
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":11.240,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           5.737                 11.240  13      
{vgaCont/vcnt_31__i0/CK   vgaCont/vcnt_31__i1/CK}
                                                             CLOCK PIN           0.000                 11.240  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i1/Q",
        "phy_name":"vgaCont.SLICE_12/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i5/D",
        "phy_name":"vgaCont.SLICE_25/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_31__i1/CK",
            "phy_name":"vgaCont.SLICE_12/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_31__i1/Q",
            "phy_name":"vgaCont.SLICE_12/Q1"
        },
        "arrive":12.628,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/y[1]_2",
            "phy_name":"y[1]"
        },
        "arrive":15.959,
        "delay":3.331
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_5/A",
            "phy_name":"vgaCont.SLICE_116/A0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_5/Z",
            "phy_name":"vgaCont.SLICE_116/F0"
        },
        "arrive":16.435,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n10",
            "phy_name":"vgaCont.n10"
        },
        "arrive":16.739,
        "delay":0.304
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i7_4_lut/D",
            "phy_name":"vgaCont.SLICE_116/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i7_4_lut/Z",
            "phy_name":"vgaCont.SLICE_116/F1"
        },
        "arrive":17.188,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n16",
            "phy_name":"vgaCont.n16"
        },
        "arrive":19.739,
        "delay":2.551
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i8_4_lut/B",
            "phy_name":"vgaCont.SLICE_118/A1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i8_4_lut/Z",
            "phy_name":"vgaCont.SLICE_118/F1"
        },
        "arrive":20.188,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":23.215,
        "delay":3.027
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i963_2_lut/B",
            "phy_name":"vgaCont.SLICE_25/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i963_2_lut/Z",
            "phy_name":"vgaCont.SLICE_25/F0"
        },
        "arrive":23.691,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n46[5]",
            "phy_name":"vgaCont.n46[5]"
        },
        "arrive":23.691,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":23.691,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_31__i1/CK->vgaCont/vcnt_31__i1/Q
                                          SLICE_R16C5D       CLK_TO_Q1_DELAY     1.388                 12.628  46      
vgaCont/y[1]_2                                               NET DELAY           3.331                 15.959  46      
vgaCont/i1_2_lut_adj_5/A->vgaCont/i1_2_lut_adj_5/Z
                                          SLICE_R17C6A       A0_TO_F0_DELAY      0.476                 16.435  1       
vgaCont/n10                                                  NET DELAY           0.304                 16.739  1       
vgaCont/i7_4_lut/D->vgaCont/i7_4_lut/Z    SLICE_R17C6A       C1_TO_F1_DELAY      0.449                 17.188  1       
vgaCont/n16                                                  NET DELAY           2.551                 19.739  1       
vgaCont/i8_4_lut/B->vgaCont/i8_4_lut/Z    SLICE_R17C6B       A1_TO_F1_DELAY      0.449                 20.188  10      
vgaCont/n19                                                  NET DELAY           3.027                 23.215  10      
vgaCont/i963_2_lut/B->vgaCont/i963_2_lut/Z
                                          SLICE_R16C5C       C0_TO_F0_DELAY      0.476                 23.691  1       
vgaCont/n46[5]                                               NET DELAY           0.000                 23.691  1       
vgaCont/vcnt_31__i5/D                                        ENDPOINT            0.000                 23.691  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i5/CK",
        "phy_name":"vgaCont.SLICE_25/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":51.040,
        "delay":5.737
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":51.040,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           5.737                 51.040  13      
{vgaCont/vcnt_31__i5/CK   vgaCont/vcnt_31__i4/CK}
                                                             CLOCK PIN           0.000                 51.040  1       
                                                             Uncertainty      -(0.000)                 51.040  
                                                             Setup time       -(0.198)                 50.842  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.842  
Arrival Time                                                                                        -(23.690)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.151  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_32__i7/Q  (SLICE_R18C3A)
Path End         : {vgaCont/vcnt_31__i3/SP   vgaCont/vcnt_31__i2/SP}  (SLICE_R16C5A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : -1.150 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.548 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i8/CK",
        "phy_name":"vgaCont.SLICE_13/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":12.390,
        "delay":6.887
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":12.390,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.887                 12.390  13      
{vgaCont/hcnt_32__i8/CK   vgaCont/hcnt_32__i7/CK}
                                                             CLOCK PIN           0.000                 12.390  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i7/Q",
        "phy_name":"vgaCont.SLICE_13/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vgaCont/vcnt_31__i3/SP   vgaCont/vcnt_31__i2/SP}",
        "phy_name":"vgaCont.SLICE_27/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_32__i7/CK",
            "phy_name":"vgaCont.SLICE_13/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_32__i7/Q",
            "phy_name":"vgaCont.SLICE_13/Q1"
        },
        "arrive":13.778,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[7]",
            "phy_name":"vgaCont.x[7]"
        },
        "arrive":16.395,
        "delay":2.617
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i5_4_lut_adj_9/B",
            "phy_name":"vgaCont.SLICE_159/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i5_4_lut_adj_9/Z",
            "phy_name":"vgaCont.SLICE_159/F0"
        },
        "arrive":16.844,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n13",
            "phy_name":"vgaCont.n13"
        },
        "arrive":19.012,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i2119_4_lut/B",
            "phy_name":"vgaCont.SLICE_120/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i2119_4_lut/Z",
            "phy_name":"vgaCont.SLICE_120/F1"
        },
        "arrive":19.461,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n812",
            "phy_name":"vgaCont.n812"
        },
        "arrive":23.294,
        "delay":3.833
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":23.294,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_32__i7/CK->vgaCont/hcnt_32__i7/Q
                                          SLICE_R18C3A       CLK_TO_Q1_DELAY     1.388                 13.778  7       
vgaCont/x[7]                                                 NET DELAY           2.617                 16.395  7       
vgaCont/i5_4_lut_adj_9/B->vgaCont/i5_4_lut_adj_9/Z
                                          SLICE_R17C4D       C0_TO_F0_DELAY      0.449                 16.844  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.012  1       
vgaCont/i2119_4_lut/B->vgaCont/i2119_4_lut/Z
                                          SLICE_R18C4D       D1_TO_F1_DELAY      0.449                 19.461  16      
vgaCont/n812                                                 NET DELAY           3.833                 23.294  16      
{vgaCont/vcnt_31__i3/SP   vgaCont/vcnt_31__i2/SP}
                                                             ENDPOINT            0.000                 23.294  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i3/CK",
        "phy_name":"vgaCont.SLICE_27/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":51.040,
        "delay":5.737
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":51.040,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           5.737                 51.040  13      
{vgaCont/vcnt_31__i3/CK   vgaCont/vcnt_31__i2/CK}
                                                             CLOCK PIN           0.000                 51.040  1       
                                                             Uncertainty      -(0.000)                 51.040  
                                                             Setup time       -(0.198)                 50.842  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.842  
Arrival Time                                                                                        -(23.293)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.548  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_32__i7/Q  (SLICE_R18C3A)
Path End         : {vgaCont/vcnt_31__i5/SP   vgaCont/vcnt_31__i4/SP}  (SLICE_R16C5C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : -1.150 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.548 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i8/CK",
        "phy_name":"vgaCont.SLICE_13/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":12.390,
        "delay":6.887
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":12.390,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.887                 12.390  13      
{vgaCont/hcnt_32__i8/CK   vgaCont/hcnt_32__i7/CK}
                                                             CLOCK PIN           0.000                 12.390  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i7/Q",
        "phy_name":"vgaCont.SLICE_13/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vgaCont/vcnt_31__i5/SP   vgaCont/vcnt_31__i4/SP}",
        "phy_name":"vgaCont.SLICE_25/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_32__i7/CK",
            "phy_name":"vgaCont.SLICE_13/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_32__i7/Q",
            "phy_name":"vgaCont.SLICE_13/Q1"
        },
        "arrive":13.778,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[7]",
            "phy_name":"vgaCont.x[7]"
        },
        "arrive":16.395,
        "delay":2.617
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i5_4_lut_adj_9/B",
            "phy_name":"vgaCont.SLICE_159/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i5_4_lut_adj_9/Z",
            "phy_name":"vgaCont.SLICE_159/F0"
        },
        "arrive":16.844,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n13",
            "phy_name":"vgaCont.n13"
        },
        "arrive":19.012,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i2119_4_lut/B",
            "phy_name":"vgaCont.SLICE_120/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i2119_4_lut/Z",
            "phy_name":"vgaCont.SLICE_120/F1"
        },
        "arrive":19.461,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n812",
            "phy_name":"vgaCont.n812"
        },
        "arrive":23.294,
        "delay":3.833
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":23.294,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_32__i7/CK->vgaCont/hcnt_32__i7/Q
                                          SLICE_R18C3A       CLK_TO_Q1_DELAY     1.388                 13.778  7       
vgaCont/x[7]                                                 NET DELAY           2.617                 16.395  7       
vgaCont/i5_4_lut_adj_9/B->vgaCont/i5_4_lut_adj_9/Z
                                          SLICE_R17C4D       C0_TO_F0_DELAY      0.449                 16.844  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.012  1       
vgaCont/i2119_4_lut/B->vgaCont/i2119_4_lut/Z
                                          SLICE_R18C4D       D1_TO_F1_DELAY      0.449                 19.461  16      
vgaCont/n812                                                 NET DELAY           3.833                 23.294  16      
{vgaCont/vcnt_31__i5/SP   vgaCont/vcnt_31__i4/SP}
                                                             ENDPOINT            0.000                 23.294  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i5/CK",
        "phy_name":"vgaCont.SLICE_25/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":51.040,
        "delay":5.737
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":51.040,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           5.737                 51.040  13      
{vgaCont/vcnt_31__i5/CK   vgaCont/vcnt_31__i4/CK}
                                                             CLOCK PIN           0.000                 51.040  1       
                                                             Uncertainty      -(0.000)                 51.040  
                                                             Setup time       -(0.198)                 50.842  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.842  
Arrival Time                                                                                        -(23.293)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.548  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_32__i7/Q  (SLICE_R18C3A)
Path End         : {vgaCont/vcnt_31__i0/SP   vgaCont/vcnt_31__i1/SP}  (SLICE_R16C5D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : -1.150 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.548 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i8/CK",
        "phy_name":"vgaCont.SLICE_13/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":12.390,
        "delay":6.887
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":12.390,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.887                 12.390  13      
{vgaCont/hcnt_32__i8/CK   vgaCont/hcnt_32__i7/CK}
                                                             CLOCK PIN           0.000                 12.390  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i7/Q",
        "phy_name":"vgaCont.SLICE_13/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vgaCont/vcnt_31__i0/SP   vgaCont/vcnt_31__i1/SP}",
        "phy_name":"vgaCont.SLICE_12/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_32__i7/CK",
            "phy_name":"vgaCont.SLICE_13/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_32__i7/Q",
            "phy_name":"vgaCont.SLICE_13/Q1"
        },
        "arrive":13.778,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[7]",
            "phy_name":"vgaCont.x[7]"
        },
        "arrive":16.395,
        "delay":2.617
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i5_4_lut_adj_9/B",
            "phy_name":"vgaCont.SLICE_159/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i5_4_lut_adj_9/Z",
            "phy_name":"vgaCont.SLICE_159/F0"
        },
        "arrive":16.844,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n13",
            "phy_name":"vgaCont.n13"
        },
        "arrive":19.012,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i2119_4_lut/B",
            "phy_name":"vgaCont.SLICE_120/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i2119_4_lut/Z",
            "phy_name":"vgaCont.SLICE_120/F1"
        },
        "arrive":19.461,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n812",
            "phy_name":"vgaCont.n812"
        },
        "arrive":23.294,
        "delay":3.833
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":23.294,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_32__i7/CK->vgaCont/hcnt_32__i7/Q
                                          SLICE_R18C3A       CLK_TO_Q1_DELAY     1.388                 13.778  7       
vgaCont/x[7]                                                 NET DELAY           2.617                 16.395  7       
vgaCont/i5_4_lut_adj_9/B->vgaCont/i5_4_lut_adj_9/Z
                                          SLICE_R17C4D       C0_TO_F0_DELAY      0.449                 16.844  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.012  1       
vgaCont/i2119_4_lut/B->vgaCont/i2119_4_lut/Z
                                          SLICE_R18C4D       D1_TO_F1_DELAY      0.449                 19.461  16      
vgaCont/n812                                                 NET DELAY           3.833                 23.294  16      
{vgaCont/vcnt_31__i0/SP   vgaCont/vcnt_31__i1/SP}
                                                             ENDPOINT            0.000                 23.294  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i0/CK",
        "phy_name":"vgaCont.SLICE_12/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":51.040,
        "delay":5.737
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":51.040,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           5.737                 51.040  13      
{vgaCont/vcnt_31__i0/CK   vgaCont/vcnt_31__i1/CK}
                                                             CLOCK PIN           0.000                 51.040  1       
                                                             Uncertainty      -(0.000)                 51.040  
                                                             Setup time       -(0.198)                 50.842  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          50.842  
Arrival Time                                                                                        -(23.293)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.548  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_32__i7/Q  (SLICE_R18C3A)
Path End         : vgaCont/hcnt_32__i4/D  (SLICE_R16C3C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 75.0% (route), 25.0% (logic)
Clock Skew       : -0.714 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.825 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i8/CK",
        "phy_name":"vgaCont.SLICE_13/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":12.390,
        "delay":6.887
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":12.390,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.887                 12.390  13      
{vgaCont/hcnt_32__i8/CK   vgaCont/hcnt_32__i7/CK}
                                                             CLOCK PIN           0.000                 12.390  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i7/Q",
        "phy_name":"vgaCont.SLICE_13/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i4/D",
        "phy_name":"vgaCont.SLICE_17/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_32__i7/CK",
            "phy_name":"vgaCont.SLICE_13/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_32__i7/Q",
            "phy_name":"vgaCont.SLICE_13/Q1"
        },
        "arrive":13.778,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[7]",
            "phy_name":"vgaCont.x[7]"
        },
        "arrive":16.395,
        "delay":2.617
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i5_4_lut_adj_9/B",
            "phy_name":"vgaCont.SLICE_159/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i5_4_lut_adj_9/Z",
            "phy_name":"vgaCont.SLICE_159/F0"
        },
        "arrive":16.844,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n13",
            "phy_name":"vgaCont.n13"
        },
        "arrive":19.012,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i2119_4_lut/B",
            "phy_name":"vgaCont.SLICE_120/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i2119_4_lut/Z",
            "phy_name":"vgaCont.SLICE_120/F1"
        },
        "arrive":19.461,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n812",
            "phy_name":"vgaCont.n812"
        },
        "arrive":22.977,
        "delay":3.516
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_10/A",
            "phy_name":"vgaCont.SLICE_17/B0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_10/Z",
            "phy_name":"vgaCont.SLICE_17/F0"
        },
        "arrive":23.453,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[4]",
            "phy_name":"vgaCont.x_9__N_1[4]"
        },
        "arrive":23.453,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":23.453,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_32__i7/CK->vgaCont/hcnt_32__i7/Q
                                          SLICE_R18C3A       CLK_TO_Q1_DELAY     1.388                 13.778  7       
vgaCont/x[7]                                                 NET DELAY           2.617                 16.395  7       
vgaCont/i5_4_lut_adj_9/B->vgaCont/i5_4_lut_adj_9/Z
                                          SLICE_R17C4D       C0_TO_F0_DELAY      0.449                 16.844  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.012  1       
vgaCont/i2119_4_lut/B->vgaCont/i2119_4_lut/Z
                                          SLICE_R18C4D       D1_TO_F1_DELAY      0.449                 19.461  16      
vgaCont/n812                                                 NET DELAY           3.516                 22.977  16      
vgaCont/i1_2_lut_adj_10/A->vgaCont/i1_2_lut_adj_10/Z
                                          SLICE_R16C3C       B0_TO_F0_DELAY      0.476                 23.453  1       
vgaCont/x_9__N_1[4]                                          NET DELAY           0.000                 23.453  1       
vgaCont/hcnt_32__i4/D                                        ENDPOINT            0.000                 23.453  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i4/CK",
        "phy_name":"vgaCont.SLICE_17/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":51.476,
        "delay":6.173
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":51.476,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.173                 51.476  13      
{vgaCont/hcnt_32__i4/CK   vgaCont/hcnt_32__i3/CK}
                                                             CLOCK PIN           0.000                 51.476  1       
                                                             Uncertainty      -(0.000)                 51.476  
                                                             Setup time       -(0.198)                 51.278  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.278  
Arrival Time                                                                                        -(23.452)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.825  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



<A name="Timing_rpt_HoldFastCornerMinDegreeNoAV"></A><B><U><big>3  Hold at Speed Grade m Corner at -40 Degrees</big></U></B>
<A name="Timing_rpt_EndpointSlackHoldFastCornerMinDegreeNoAV"></A><B><U><big>3.1  Endpoint slacks</big></U></B>
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vgaCont/vcnt_31__i6/D                    |    2.845 ns 
vgaCont/hcnt_32__i5/D                    |    3.024 ns 
vgaCont/hcnt_32__i1/D                    |    3.113 ns 
vgaCont/hcnt_32__i0/D                    |    3.113 ns 
vgaCont/hcnt_32__i2/D                    |    3.113 ns 
vgaCont/hcnt_32__i4/D                    |    3.113 ns 
vgaCont/hcnt_32__i3/D                    |    3.113 ns 
vgaCont/hcnt_32__i6/D                    |    3.113 ns 
vgaCont/hcnt_32__i8/D                    |    3.113 ns 
vgaCont/vcnt_31__i1/D                    |    3.113 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_DetailReportHoldFastCornerMinDegreeNoAV"></A><B><U><big>3.2  Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vgaCont/vcnt_31__i5/Q  (SLICE_R16C5C)
Path End         : vgaCont/vcnt_31__i6/D  (SLICE_R16C6B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 61.3% (route), 38.7% (logic)
Clock Skew       : 0.579 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 2.845 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i5/CK",
        "phy_name":"vgaCont.SLICE_25/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":6.369,
        "delay":3.217
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.369,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name         Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY      0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY          3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                        0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY          3.217                  6.369  13      
{vgaCont/vcnt_31__i5/CK   vgaCont/vcnt_31__i4/CK}
                                                             CLOCK PIN          0.000                  6.369  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i5/Q",
        "phy_name":"vgaCont.SLICE_25/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i6/D",
        "phy_name":"vgaCont.SLICE_23/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_31__i5/CK",
            "phy_name":"vgaCont.SLICE_25/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_31__i5/Q",
            "phy_name":"vgaCont.SLICE_25/Q0"
        },
        "arrive":7.148,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/y[5]_2",
            "phy_name":"y[5]"
        },
        "arrive":8.030,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_31_add_4_7/C0",
            "phy_name":"vgaCont.SLICE_11/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_31_add_4_7/CO0",
            "phy_name":"vgaCont.SLICE_11/COUT0"
        },
        "arrive":8.059,
        "delay":0.029
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n2669",
            "phy_name":"vgaCont.n2669"
        },
        "arrive":8.341,
        "delay":0.282
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_31_add_4_7/D1",
            "phy_name":"vgaCont.SLICE_11/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_31_add_4_7/S1",
            "phy_name":"vgaCont.SLICE_11/F1"
        },
        "arrive":8.607,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n35[6]",
            "phy_name":"vgaCont.n35[6]"
        },
        "arrive":9.541,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i958_2_lut/A",
            "phy_name":"vgaCont.SLICE_23/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i958_2_lut/Z",
            "phy_name":"vgaCont.SLICE_23/F1"
        },
        "arrive":9.793,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n46[6]",
            "phy_name":"vgaCont.n46[6]"
        },
        "arrive":9.793,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.793,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name         Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
vgaCont/vcnt_31__i5/CK->vgaCont/vcnt_31__i5/Q
                                          SLICE_R16C5C       CLK_TO_Q0_DELAY    0.779                  7.148  26      
vgaCont/y[5]_2                                               NET DELAY          0.882                  8.030  26      
vgaCont/vcnt_31_add_4_7/C0->vgaCont/vcnt_31_add_4_7/CO0
                                          SLICE_R15C5D       C0_TO_COUT0_DELAY  0.029                  8.059  2       
vgaCont/n2669                                                NET DELAY          0.282                  8.341  2       
vgaCont/vcnt_31_add_4_7/D1->vgaCont/vcnt_31_add_4_7/S1
                                          SLICE_R15C5D       D1_TO_F1_DELAY     0.266                  8.607  1       
vgaCont/n35[6]                                               NET DELAY          0.934                  9.541  1       
vgaCont/i958_2_lut/A->vgaCont/i958_2_lut/Z
                                          SLICE_R16C6B       D1_TO_F1_DELAY     0.252                  9.793  1       
vgaCont/n46[6]                                               NET DELAY          0.000                  9.793  1       
vgaCont/vcnt_31__i6/D                                        ENDPOINT           0.000                  9.793  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i7/CK",
        "phy_name":"vgaCont.SLICE_23/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":6.948,
        "delay":3.796
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.948,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name         Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
                                                             CONSTRAINT         0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY      0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY          3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                        0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY          3.796                  6.948  13      
{vgaCont/vcnt_31__i7/CK   vgaCont/vcnt_31__i6/CK}
                                                             CLOCK PIN          0.000                  6.948  1       
                                                             Uncertainty        0.000                  6.948  
                                                             Hold time          0.000                  6.948  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
Required Time                                                                                         -6.948  
Arrival Time                                                                                           9.793  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   2.845  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_32__i4/Q  (SLICE_R16C3C)
Path End         : vgaCont/hcnt_32__i5/D  (SLICE_R18C3D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 61.3% (route), 38.7% (logic)
Clock Skew       : 0.400 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.024 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i4/CK",
        "phy_name":"vgaCont.SLICE_17/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":6.614,
        "delay":3.462
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.614,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name         Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY      0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY          3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                        0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY          3.462                  6.614  13      
{vgaCont/hcnt_32__i4/CK   vgaCont/hcnt_32__i3/CK}
                                                             CLOCK PIN          0.000                  6.614  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i4/Q",
        "phy_name":"vgaCont.SLICE_17/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i5/D",
        "phy_name":"vgaCont.SLICE_15/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_32__i4/CK",
            "phy_name":"vgaCont.SLICE_17/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_32__i4/Q",
            "phy_name":"vgaCont.SLICE_17/Q0"
        },
        "arrive":7.393,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[4]",
            "phy_name":"vgaCont.x[4]"
        },
        "arrive":8.275,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_32_add_4_5/C1",
            "phy_name":"vgaCont.SLICE_4/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_32_add_4_5/CO1",
            "phy_name":"vgaCont.SLICE_4/COUT1"
        },
        "arrive":8.304,
        "delay":0.029
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n1736",
            "phy_name":"vgaCont.n1736"
        },
        "arrive":8.586,
        "delay":0.282
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_32_add_4_7/D0",
            "phy_name":"vgaCont.SLICE_3/D0"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_32_add_4_7/S0",
            "phy_name":"vgaCont.SLICE_3/F0"
        },
        "arrive":8.852,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n45[5]",
            "phy_name":"vgaCont.n45[5]"
        },
        "arrive":9.786,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_11/B",
            "phy_name":"vgaCont.SLICE_15/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_11/Z",
            "phy_name":"vgaCont.SLICE_15/F1"
        },
        "arrive":10.038,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[5]",
            "phy_name":"vgaCont.x_9__N_1[5]"
        },
        "arrive":10.038,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":10.038,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name         Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
vgaCont/hcnt_32__i4/CK->vgaCont/hcnt_32__i4/Q
                                          SLICE_R16C3C       CLK_TO_Q0_DELAY    0.779                  7.393  7       
vgaCont/x[4]                                                 NET DELAY          0.882                  8.275  7       
vgaCont/hcnt_32_add_4_5/C1->vgaCont/hcnt_32_add_4_5/CO1
                                          SLICE_R17C3C       C1_TO_COUT1_DELAY  0.029                  8.304  2       
vgaCont/n1736                                                NET DELAY          0.282                  8.586  2       
vgaCont/hcnt_32_add_4_7/D0->vgaCont/hcnt_32_add_4_7/S0
                                          SLICE_R17C3D       D0_TO_F0_DELAY     0.266                  8.852  1       
vgaCont/n45[5]                                               NET DELAY          0.934                  9.786  1       
vgaCont/i1_2_lut_adj_11/B->vgaCont/i1_2_lut_adj_11/Z
                                          SLICE_R18C3D       D1_TO_F1_DELAY     0.252                 10.038  1       
vgaCont/x_9__N_1[5]                                          NET DELAY          0.000                 10.038  1       
vgaCont/hcnt_32__i5/D                                        ENDPOINT           0.000                 10.038  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i6/CK",
        "phy_name":"vgaCont.SLICE_15/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":7.014,
        "delay":3.862
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.014,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name         Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
                                                             CONSTRAINT         0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY      0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY          3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                        0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY          3.862                  7.014  13      
{vgaCont/hcnt_32__i6/CK   vgaCont/hcnt_32__i5/CK}
                                                             CLOCK PIN          0.000                  7.014  1       
                                                             Uncertainty        0.000                  7.014  
                                                             Hold time          0.000                  7.014  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
Required Time                                                                                         -7.014  
Arrival Time                                                                                          10.038  
----------------------------------------  -----------------  -----------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                   3.024  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_32__i1/Q  (SLICE_R18C3C)
Path End         : vgaCont/hcnt_32__i1/D  (SLICE_R18C3C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i1/CK",
        "phy_name":"vgaCont.SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":7.014,
        "delay":3.862
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.014,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.862                  7.014  13      
{vgaCont/hcnt_32__i1/CK   vgaCont/hcnt_32__i0/CK}
                                                             CLOCK PIN        0.000                  7.014  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i1/Q",
        "phy_name":"vgaCont.SLICE_20/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i1/D",
        "phy_name":"vgaCont.SLICE_20/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_32__i1/CK",
            "phy_name":"vgaCont.SLICE_20/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_32__i1/Q",
            "phy_name":"vgaCont.SLICE_20/Q0"
        },
        "arrive":7.793,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[1]",
            "phy_name":"x[1]"
        },
        "arrive":8.675,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_32_add_4_3/C0",
            "phy_name":"vgaCont.SLICE_5/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_32_add_4_3/S0",
            "phy_name":"vgaCont.SLICE_5/F0"
        },
        "arrive":8.941,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n45[1]",
            "phy_name":"vgaCont.n45[1]"
        },
        "arrive":9.875,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_6/B",
            "phy_name":"vgaCont.SLICE_20/D0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_6/Z",
            "phy_name":"vgaCont.SLICE_20/F0"
        },
        "arrive":10.127,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[1]",
            "phy_name":"vgaCont.x_9__N_1[1]"
        },
        "arrive":10.127,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":10.127,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_32__i1/CK->vgaCont/hcnt_32__i1/Q
                                          SLICE_R18C3C       CLK_TO_Q0_DELAY  0.779                  7.793  3       
vgaCont/x[1]                                                 NET DELAY        0.882                  8.675  3       
vgaCont/hcnt_32_add_4_3/C0->vgaCont/hcnt_32_add_4_3/S0
                                          SLICE_R17C3B       C0_TO_F0_DELAY   0.266                  8.941  1       
vgaCont/n45[1]                                               NET DELAY        0.934                  9.875  1       
vgaCont/i1_2_lut_adj_6/B->vgaCont/i1_2_lut_adj_6/Z
                                          SLICE_R18C3C       D0_TO_F0_DELAY   0.252                 10.127  1       
vgaCont/x_9__N_1[1]                                          NET DELAY        0.000                 10.127  1       
vgaCont/hcnt_32__i1/D                                        ENDPOINT         0.000                 10.127  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i1/CK",
        "phy_name":"vgaCont.SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":7.014,
        "delay":3.862
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.014,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.862                  7.014  13      
{vgaCont/hcnt_32__i1/CK   vgaCont/hcnt_32__i0/CK}
                                                             CLOCK PIN        0.000                  7.014  1       
                                                             Uncertainty      0.000                  7.014  
                                                             Hold time        0.000                  7.014  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.014  
Arrival Time                                                                                        10.127  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_32__i0/Q  (SLICE_R18C3C)
Path End         : vgaCont/hcnt_32__i0/D  (SLICE_R18C3C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i1/CK",
        "phy_name":"vgaCont.SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":7.014,
        "delay":3.862
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.014,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.862                  7.014  13      
{vgaCont/hcnt_32__i1/CK   vgaCont/hcnt_32__i0/CK}
                                                             CLOCK PIN        0.000                  7.014  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i0/Q",
        "phy_name":"vgaCont.SLICE_20/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i0/D",
        "phy_name":"vgaCont.SLICE_20/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_32__i0/CK",
            "phy_name":"vgaCont.SLICE_20/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_32__i0/Q",
            "phy_name":"vgaCont.SLICE_20/Q1"
        },
        "arrive":7.793,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[0]",
            "phy_name":"x[0]"
        },
        "arrive":8.675,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_32_add_4_1/C1",
            "phy_name":"vgaCont.SLICE_7/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_32_add_4_1/S1",
            "phy_name":"vgaCont.SLICE_7/F1"
        },
        "arrive":8.941,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n45[0]",
            "phy_name":"vgaCont.n45[0]"
        },
        "arrive":9.875,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_3/B",
            "phy_name":"vgaCont.SLICE_20/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_3/Z",
            "phy_name":"vgaCont.SLICE_20/F1"
        },
        "arrive":10.127,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n9_adj_45",
            "phy_name":"vgaCont.n9_adj_45"
        },
        "arrive":10.127,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":10.127,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_32__i0/CK->vgaCont/hcnt_32__i0/Q
                                          SLICE_R18C3C       CLK_TO_Q1_DELAY  0.779                  7.793  5       
vgaCont/x[0]                                                 NET DELAY        0.882                  8.675  5       
vgaCont/hcnt_32_add_4_1/C1->vgaCont/hcnt_32_add_4_1/S1
                                          SLICE_R17C3A       C1_TO_F1_DELAY   0.266                  8.941  1       
vgaCont/n45[0]                                               NET DELAY        0.934                  9.875  1       
vgaCont/i1_2_lut_adj_3/B->vgaCont/i1_2_lut_adj_3/Z
                                          SLICE_R18C3C       D1_TO_F1_DELAY   0.252                 10.127  1       
vgaCont/n9_adj_45                                            NET DELAY        0.000                 10.127  1       
vgaCont/hcnt_32__i0/D                                        ENDPOINT         0.000                 10.127  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i1/CK",
        "phy_name":"vgaCont.SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":7.014,
        "delay":3.862
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.014,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.862                  7.014  13      
{vgaCont/hcnt_32__i1/CK   vgaCont/hcnt_32__i0/CK}
                                                             CLOCK PIN        0.000                  7.014  1       
                                                             Uncertainty      0.000                  7.014  
                                                             Hold time        0.000                  7.014  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.014  
Arrival Time                                                                                        10.127  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_32__i2/Q  (SLICE_R18C3B)
Path End         : vgaCont/hcnt_32__i2/D  (SLICE_R18C3B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i2/CK",
        "phy_name":"vgaCont.SLICE_19/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":7.014,
        "delay":3.862
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.014,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.862                  7.014  13      
vgaCont/hcnt_32__i2/CK                                       CLOCK PIN        0.000                  7.014  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i2/Q",
        "phy_name":"vgaCont.SLICE_19/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i2/D",
        "phy_name":"vgaCont.SLICE_19/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_32__i2/CK",
            "phy_name":"vgaCont.SLICE_19/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_32__i2/Q",
            "phy_name":"vgaCont.SLICE_19/Q0"
        },
        "arrive":7.793,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[2]",
            "phy_name":"x[2]"
        },
        "arrive":8.675,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_32_add_4_3/C1",
            "phy_name":"vgaCont.SLICE_5/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_32_add_4_3/S1",
            "phy_name":"vgaCont.SLICE_5/F1"
        },
        "arrive":8.941,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n45[2]",
            "phy_name":"vgaCont.n45[2]"
        },
        "arrive":9.875,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_7/B",
            "phy_name":"vgaCont.SLICE_19/D0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_7/Z",
            "phy_name":"vgaCont.SLICE_19/F0"
        },
        "arrive":10.127,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[2]",
            "phy_name":"vgaCont.x_9__N_1[2]"
        },
        "arrive":10.127,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":10.127,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_32__i2/CK->vgaCont/hcnt_32__i2/Q
                                          SLICE_R18C3B       CLK_TO_Q0_DELAY  0.779                  7.793  4       
vgaCont/x[2]                                                 NET DELAY        0.882                  8.675  4       
vgaCont/hcnt_32_add_4_3/C1->vgaCont/hcnt_32_add_4_3/S1
                                          SLICE_R17C3B       C1_TO_F1_DELAY   0.266                  8.941  1       
vgaCont/n45[2]                                               NET DELAY        0.934                  9.875  1       
vgaCont/i1_2_lut_adj_7/B->vgaCont/i1_2_lut_adj_7/Z
                                          SLICE_R18C3B       D0_TO_F0_DELAY   0.252                 10.127  1       
vgaCont/x_9__N_1[2]                                          NET DELAY        0.000                 10.127  1       
vgaCont/hcnt_32__i2/D                                        ENDPOINT         0.000                 10.127  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i2/CK",
        "phy_name":"vgaCont.SLICE_19/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":7.014,
        "delay":3.862
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.014,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.862                  7.014  13      
vgaCont/hcnt_32__i2/CK                                       CLOCK PIN        0.000                  7.014  1       
                                                             Uncertainty      0.000                  7.014  
                                                             Hold time        0.000                  7.014  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.014  
Arrival Time                                                                                        10.127  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_32__i4/Q  (SLICE_R16C3C)
Path End         : vgaCont/hcnt_32__i4/D  (SLICE_R16C3C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i4/CK",
        "phy_name":"vgaCont.SLICE_17/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":6.614,
        "delay":3.462
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.614,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.462                  6.614  13      
{vgaCont/hcnt_32__i4/CK   vgaCont/hcnt_32__i3/CK}
                                                             CLOCK PIN        0.000                  6.614  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i4/Q",
        "phy_name":"vgaCont.SLICE_17/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i4/D",
        "phy_name":"vgaCont.SLICE_17/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_32__i4/CK",
            "phy_name":"vgaCont.SLICE_17/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_32__i4/Q",
            "phy_name":"vgaCont.SLICE_17/Q0"
        },
        "arrive":7.393,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[4]",
            "phy_name":"vgaCont.x[4]"
        },
        "arrive":8.275,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_32_add_4_5/C1",
            "phy_name":"vgaCont.SLICE_4/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_32_add_4_5/S1",
            "phy_name":"vgaCont.SLICE_4/F1"
        },
        "arrive":8.541,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n45[4]",
            "phy_name":"vgaCont.n45[4]"
        },
        "arrive":9.475,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_10/B",
            "phy_name":"vgaCont.SLICE_17/D0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_10/Z",
            "phy_name":"vgaCont.SLICE_17/F0"
        },
        "arrive":9.727,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[4]",
            "phy_name":"vgaCont.x_9__N_1[4]"
        },
        "arrive":9.727,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.727,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_32__i4/CK->vgaCont/hcnt_32__i4/Q
                                          SLICE_R16C3C       CLK_TO_Q0_DELAY  0.779                  7.393  7       
vgaCont/x[4]                                                 NET DELAY        0.882                  8.275  7       
vgaCont/hcnt_32_add_4_5/C1->vgaCont/hcnt_32_add_4_5/S1
                                          SLICE_R17C3C       C1_TO_F1_DELAY   0.266                  8.541  1       
vgaCont/n45[4]                                               NET DELAY        0.934                  9.475  1       
vgaCont/i1_2_lut_adj_10/B->vgaCont/i1_2_lut_adj_10/Z
                                          SLICE_R16C3C       D0_TO_F0_DELAY   0.252                  9.727  1       
vgaCont/x_9__N_1[4]                                          NET DELAY        0.000                  9.727  1       
vgaCont/hcnt_32__i4/D                                        ENDPOINT         0.000                  9.727  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i4/CK",
        "phy_name":"vgaCont.SLICE_17/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":6.614,
        "delay":3.462
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.614,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.462                  6.614  13      
{vgaCont/hcnt_32__i4/CK   vgaCont/hcnt_32__i3/CK}
                                                             CLOCK PIN        0.000                  6.614  1       
                                                             Uncertainty      0.000                  6.614  
                                                             Hold time        0.000                  6.614  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.614  
Arrival Time                                                                                         9.727  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_32__i3/Q  (SLICE_R16C3C)
Path End         : vgaCont/hcnt_32__i3/D  (SLICE_R16C3C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i4/CK",
        "phy_name":"vgaCont.SLICE_17/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":6.614,
        "delay":3.462
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.614,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.462                  6.614  13      
{vgaCont/hcnt_32__i4/CK   vgaCont/hcnt_32__i3/CK}
                                                             CLOCK PIN        0.000                  6.614  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i3/Q",
        "phy_name":"vgaCont.SLICE_17/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i3/D",
        "phy_name":"vgaCont.SLICE_17/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_32__i3/CK",
            "phy_name":"vgaCont.SLICE_17/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_32__i3/Q",
            "phy_name":"vgaCont.SLICE_17/Q1"
        },
        "arrive":7.393,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[3]",
            "phy_name":"vgaCont.x[3]"
        },
        "arrive":8.275,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_32_add_4_5/C0",
            "phy_name":"vgaCont.SLICE_4/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_32_add_4_5/S0",
            "phy_name":"vgaCont.SLICE_4/F0"
        },
        "arrive":8.541,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n45[3]",
            "phy_name":"vgaCont.n45[3]"
        },
        "arrive":9.475,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_8/B",
            "phy_name":"vgaCont.SLICE_17/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_8/Z",
            "phy_name":"vgaCont.SLICE_17/F1"
        },
        "arrive":9.727,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[3]",
            "phy_name":"vgaCont.x_9__N_1[3]"
        },
        "arrive":9.727,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.727,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_32__i3/CK->vgaCont/hcnt_32__i3/Q
                                          SLICE_R16C3C       CLK_TO_Q1_DELAY  0.779                  7.393  4       
vgaCont/x[3]                                                 NET DELAY        0.882                  8.275  4       
vgaCont/hcnt_32_add_4_5/C0->vgaCont/hcnt_32_add_4_5/S0
                                          SLICE_R17C3C       C0_TO_F0_DELAY   0.266                  8.541  1       
vgaCont/n45[3]                                               NET DELAY        0.934                  9.475  1       
vgaCont/i1_2_lut_adj_8/B->vgaCont/i1_2_lut_adj_8/Z
                                          SLICE_R16C3C       D1_TO_F1_DELAY   0.252                  9.727  1       
vgaCont/x_9__N_1[3]                                          NET DELAY        0.000                  9.727  1       
vgaCont/hcnt_32__i3/D                                        ENDPOINT         0.000                  9.727  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i4/CK",
        "phy_name":"vgaCont.SLICE_17/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":6.614,
        "delay":3.462
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.614,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.462                  6.614  13      
{vgaCont/hcnt_32__i4/CK   vgaCont/hcnt_32__i3/CK}
                                                             CLOCK PIN        0.000                  6.614  1       
                                                             Uncertainty      0.000                  6.614  
                                                             Hold time        0.000                  6.614  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.614  
Arrival Time                                                                                         9.727  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_32__i6/Q  (SLICE_R18C3D)
Path End         : vgaCont/hcnt_32__i6/D  (SLICE_R18C3D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i6/CK",
        "phy_name":"vgaCont.SLICE_15/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":7.014,
        "delay":3.862
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.014,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.862                  7.014  13      
{vgaCont/hcnt_32__i6/CK   vgaCont/hcnt_32__i5/CK}
                                                             CLOCK PIN        0.000                  7.014  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i6/Q",
        "phy_name":"vgaCont.SLICE_15/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i6/D",
        "phy_name":"vgaCont.SLICE_15/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_32__i6/CK",
            "phy_name":"vgaCont.SLICE_15/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_32__i6/Q",
            "phy_name":"vgaCont.SLICE_15/Q0"
        },
        "arrive":7.793,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[6]",
            "phy_name":"vgaCont.x[6]"
        },
        "arrive":8.675,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_32_add_4_7/C1",
            "phy_name":"vgaCont.SLICE_3/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_32_add_4_7/S1",
            "phy_name":"vgaCont.SLICE_3/F1"
        },
        "arrive":8.941,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n45[6]",
            "phy_name":"vgaCont.n45[6]"
        },
        "arrive":9.875,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_12/B",
            "phy_name":"vgaCont.SLICE_15/D0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_12/Z",
            "phy_name":"vgaCont.SLICE_15/F0"
        },
        "arrive":10.127,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[6]",
            "phy_name":"vgaCont.x_9__N_1[6]"
        },
        "arrive":10.127,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":10.127,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_32__i6/CK->vgaCont/hcnt_32__i6/Q
                                          SLICE_R18C3D       CLK_TO_Q0_DELAY  0.779                  7.793  7       
vgaCont/x[6]                                                 NET DELAY        0.882                  8.675  7       
vgaCont/hcnt_32_add_4_7/C1->vgaCont/hcnt_32_add_4_7/S1
                                          SLICE_R17C3D       C1_TO_F1_DELAY   0.266                  8.941  1       
vgaCont/n45[6]                                               NET DELAY        0.934                  9.875  1       
vgaCont/i1_2_lut_adj_12/B->vgaCont/i1_2_lut_adj_12/Z
                                          SLICE_R18C3D       D0_TO_F0_DELAY   0.252                 10.127  1       
vgaCont/x_9__N_1[6]                                          NET DELAY        0.000                 10.127  1       
vgaCont/hcnt_32__i6/D                                        ENDPOINT         0.000                 10.127  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i6/CK",
        "phy_name":"vgaCont.SLICE_15/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":7.014,
        "delay":3.862
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.014,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.862                  7.014  13      
{vgaCont/hcnt_32__i6/CK   vgaCont/hcnt_32__i5/CK}
                                                             CLOCK PIN        0.000                  7.014  1       
                                                             Uncertainty      0.000                  7.014  
                                                             Hold time        0.000                  7.014  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.014  
Arrival Time                                                                                        10.127  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_32__i8/Q  (SLICE_R18C3A)
Path End         : vgaCont/hcnt_32__i8/D  (SLICE_R18C3A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i8/CK",
        "phy_name":"vgaCont.SLICE_13/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":7.014,
        "delay":3.862
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.014,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.862                  7.014  13      
{vgaCont/hcnt_32__i8/CK   vgaCont/hcnt_32__i7/CK}
                                                             CLOCK PIN        0.000                  7.014  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i8/Q",
        "phy_name":"vgaCont.SLICE_13/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i8/D",
        "phy_name":"vgaCont.SLICE_13/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_32__i8/CK",
            "phy_name":"vgaCont.SLICE_13/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_32__i8/Q",
            "phy_name":"vgaCont.SLICE_13/Q0"
        },
        "arrive":7.793,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[8]",
            "phy_name":"vgaCont.x[8]"
        },
        "arrive":8.675,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_32_add_4_9/C1",
            "phy_name":"vgaCont.SLICE_2/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_32_add_4_9/S1",
            "phy_name":"vgaCont.SLICE_2/F1"
        },
        "arrive":8.941,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n45[8]",
            "phy_name":"vgaCont.n45[8]"
        },
        "arrive":9.875,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_4/B",
            "phy_name":"vgaCont.SLICE_13/D0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_4/Z",
            "phy_name":"vgaCont.SLICE_13/F0"
        },
        "arrive":10.127,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[8]",
            "phy_name":"vgaCont.x_9__N_1[8]"
        },
        "arrive":10.127,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":10.127,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_32__i8/CK->vgaCont/hcnt_32__i8/Q
                                          SLICE_R18C3A       CLK_TO_Q0_DELAY  0.779                  7.793  6       
vgaCont/x[8]                                                 NET DELAY        0.882                  8.675  6       
vgaCont/hcnt_32_add_4_9/C1->vgaCont/hcnt_32_add_4_9/S1
                                          SLICE_R17C4A       C1_TO_F1_DELAY   0.266                  8.941  1       
vgaCont/n45[8]                                               NET DELAY        0.934                  9.875  1       
vgaCont/i1_2_lut_adj_4/B->vgaCont/i1_2_lut_adj_4/Z
                                          SLICE_R18C3A       D0_TO_F0_DELAY   0.252                 10.127  1       
vgaCont/x_9__N_1[8]                                          NET DELAY        0.000                 10.127  1       
vgaCont/hcnt_32__i8/D                                        ENDPOINT         0.000                 10.127  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_32__i8/CK",
        "phy_name":"vgaCont.SLICE_13/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":7.014,
        "delay":3.862
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.014,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.862                  7.014  13      
{vgaCont/hcnt_32__i8/CK   vgaCont/hcnt_32__i7/CK}
                                                             CLOCK PIN        0.000                  7.014  1       
                                                             Uncertainty      0.000                  7.014  
                                                             Hold time        0.000                  7.014  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.014  
Arrival Time                                                                                        10.127  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_31__i1/Q  (SLICE_R16C5D)
Path End         : vgaCont/vcnt_31__i1/D  (SLICE_R16C5D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i0/CK",
        "phy_name":"vgaCont.SLICE_12/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":6.369,
        "delay":3.217
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.369,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.217                  6.369  13      
{vgaCont/vcnt_31__i0/CK   vgaCont/vcnt_31__i1/CK}
                                                             CLOCK PIN        0.000                  6.369  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i1/Q",
        "phy_name":"vgaCont.SLICE_12/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i1/D",
        "phy_name":"vgaCont.SLICE_12/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_31__i1/CK",
            "phy_name":"vgaCont.SLICE_12/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_31__i1/Q",
            "phy_name":"vgaCont.SLICE_12/Q1"
        },
        "arrive":7.148,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/y[1]_2",
            "phy_name":"y[1]"
        },
        "arrive":8.030,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_31_add_4_3/C0",
            "phy_name":"vgaCont.SLICE_6/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_31_add_4_3/S0",
            "phy_name":"vgaCont.SLICE_6/F0"
        },
        "arrive":8.296,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n35[1]",
            "phy_name":"vgaCont.n35[1]"
        },
        "arrive":9.230,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i968_2_lut/A",
            "phy_name":"vgaCont.SLICE_12/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i968_2_lut/Z",
            "phy_name":"vgaCont.SLICE_12/F1"
        },
        "arrive":9.482,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n46[1]",
            "phy_name":"vgaCont.n46[1]"
        },
        "arrive":9.482,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.482,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_31__i1/CK->vgaCont/vcnt_31__i1/Q
                                          SLICE_R16C5D       CLK_TO_Q1_DELAY  0.779                  7.148  46      
vgaCont/y[1]_2                                               NET DELAY        0.882                  8.030  46      
vgaCont/vcnt_31_add_4_3/C0->vgaCont/vcnt_31_add_4_3/S0
                                          SLICE_R15C5B       C0_TO_F0_DELAY   0.266                  8.296  1       
vgaCont/n35[1]                                               NET DELAY        0.934                  9.230  1       
vgaCont/i968_2_lut/A->vgaCont/i968_2_lut/Z
                                          SLICE_R16C5D       D1_TO_F1_DELAY   0.252                  9.482  1       
vgaCont/n46[1]                                               NET DELAY        0.000                  9.482  1       
vgaCont/vcnt_31__i1/D                                        ENDPOINT         0.000                  9.482  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_31__i0/CK",
        "phy_name":"vgaCont.SLICE_12/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":6.369,
        "delay":3.217
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.369,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.217                  6.369  13      
{vgaCont/vcnt_31__i0/CK   vgaCont/vcnt_31__i1/CK}
                                                             CLOCK PIN        0.000                  6.369  1       
                                                             Uncertainty      0.000                  6.369  
                                                             Hold time        0.000                  6.369  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.369  
Arrival Time                                                                                         9.482  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################








<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#Timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  Timing Overview</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_ConstraintCoverage>1.2  Constraint Coverage</A></LI>
<LI><A href=#Timing_rpt_OverallSummary>1.3  Overall Summary</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>1.4  Unconstrained Report</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.5  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_SetupSlowCornerMaxDegree>2  Setup at User Specified Speed Grade Corner at User Specified Degrees</A></LI>
<UL>
<LI><A href=#Timing_rpt_ClockSummarySetupSlowCornerMaxDegree>2.1  Clock Summary</A></LI>
<LI><A href=#Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree>2.2  Endpoint slacks</A></LI>
<LI><A href=#Timing_rpt_DetailReportSetupSlowCornerMaxDegree>2.3  Detailed Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_HoldFastCornerMinDegreeNoAV>3  Hold at User Specified Speed Grade Corner at Minimum Degrees</A></LI>
<UL>
<LI><A href=#Timing_rpt_EndpointSlackHoldFastCornerMinDegreeNoAV>3.1  Endpoint slacks</A></LI>
<LI><A href=#Timing_rpt_DetailReportHoldFastCornerMinDegreeNoAV>3.2  Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {    backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

<style type='text/css'>
pre {
  margin-left: 2em;
}
tapath {
  display: none;
}
.tools {
  font-family: arial;
  font-size: 0.8em;
  text-align: center;
  display: inline-block;
}
.tools:before{
  content: "Shown in: ";
  color: #1c79ec;
  text-align: center;
  padding-left: 0.5em;
}
.tools a {
  color: rgb(192, 192, 192);
  cursor: pointer;
}
.tools a:link {
  text-decoration: none;
}
.tools a:hover {
  color: #1c79ec;
}
.tools a:before {
  content: " ";
  width: 20px;
  display: inline-block;
  text-align: center;
  padding-right: 5px;
  padding-left: 2px;
}
.tools a:after {
  text-align: center;
  padding-right: 5px;
}
.na:before {
  background: url("qrc:///report-view-html/images/netlist_analyzer_16.png") no-repeat center;
}
.na:after {
  content: "Netlist Analyzer";
}
.fp:before {
  background: url("qrc:///report-view-html/images/floorplanview_16.png") no-repeat center;
}
.fp:after {
  content: "Physical Designer Placement Mode";
}
.phv:before {
  background: url("qrc:///report-view-html/images/epic_16.png") no-repeat center;
}
.phv:after {
  content: "Physical Designer Routing Mode";
}
</style>
<script type='text/javascript'>
<!--
var show_log = 1; var show_phy = 1;
function createTool(cls, path_obj) {
  var tool = document.createElement('a');
  tool.className = cls;
  tool.onclick = (function(tool, path) {
    return function() {
      var tool_name;
      var logical = false;
      if (typeof path !== 'string' || path === null || path.length == 0)
        return;
      switch (cls) {
        case 'na':
          tool_name = 'SCHEMATIC_VIEW';
          logical = true;
          break;
        case 'fp':
          tool_name = 'FLOORPLANNER';
          break;
        case 'phv':
          tool_name = 'PHYSICAL_VIEW';
          break;
      }
      var url = 'NGView://' + tool_name + '/tapath?' + (logical?'view_type=tech&':'') + 'path=' +
                encodeURIComponent(path);
      this.href = url;
    }
  })(cls, path_obj).bind(tool);
  return tool;
}
function createTools(path_element) {
  var tools = document.createElement('span');
  tools.className = 'tools';
  var path = path_element.textContent;
  if (show_log) 
    tools.appendChild(createTool('na', path));
  if (show_phy) {
    tools.appendChild(createTool('fp', path));
    tools.appendChild(createTool('phv', path));
  }
  var p = path_element.parentNode;
  p.insertBefore(tools, path_element);
}
function handleLeftpaths(left_paths, index) {
    if (left_paths.length > index) {
      setTimeout(function(paths, i) {
        return function() {
          var path = paths[i];
          createTools(path);
          handleLeftpaths(paths, i+1);
        }
      }(left_paths, index));
    }
}
window.onload = function() {
  if (!show_log && !show_phy) return; 
  if (typeof window._$radiant !== 'undefined') {
    var all_paths = document.getElementsByTagName('tapath');
    handleLeftpaths(all_paths, 0);
  }
}
//-->
</script>
</BODY>

