-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity nnlayer is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_local_block : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    input_s_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    input_s_ce0 : OUT STD_LOGIC;
    input_s_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    output_s_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_s_ce0 : OUT STD_LOGIC;
    output_s_we0 : OUT STD_LOGIC;
    output_s_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    weights_s_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    weights_s_ce0 : OUT STD_LOGIC;
    weights_s_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    bias_s_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    bias_s_ce0 : OUT STD_LOGIC;
    bias_s_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of nnlayer is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "nnlayer_nnlayer,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.585000,HLS_SYN_LAT=66454,HLS_SYN_TPT=none,HLS_SYN_MEM=67,HLS_SYN_DSP=0,HLS_SYN_FF=539,HLS_SYN_LUT=1251,HLS_VERSION=2021_2}";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_local_deadlock : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal numOfInNeurons : STD_LOGIC_VECTOR (15 downto 0);
    signal numOfOutNeurons : STD_LOGIC_VECTOR (15 downto 0);
    signal activation : STD_LOGIC_VECTOR (7 downto 0);
    signal input_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_V_ce0 : STD_LOGIC;
    signal input_V_we0 : STD_LOGIC;
    signal input_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal input_V_ce1 : STD_LOGIC;
    signal input_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_V_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_V_ce0 : STD_LOGIC;
    signal weights_V_we0 : STD_LOGIC;
    signal weights_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal weights_V_ce1 : STD_LOGIC;
    signal weights_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal bias_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_V_ce0 : STD_LOGIC;
    signal bias_V_we0 : STD_LOGIC;
    signal bias_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_V_ce0 : STD_LOGIC;
    signal output_V_we0 : STD_LOGIC;
    signal output_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_V_ce1 : STD_LOGIC;
    signal output_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal numOfInNeurons_read_reg_146 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln57_fu_140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_151 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_nnlayer_Pipeline_1_fu_82_ap_start : STD_LOGIC;
    signal grp_nnlayer_Pipeline_1_fu_82_ap_done : STD_LOGIC;
    signal grp_nnlayer_Pipeline_1_fu_82_ap_idle : STD_LOGIC;
    signal grp_nnlayer_Pipeline_1_fu_82_ap_ready : STD_LOGIC;
    signal grp_nnlayer_Pipeline_1_fu_82_input_s_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_nnlayer_Pipeline_1_fu_82_input_s_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_1_fu_82_input_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_nnlayer_Pipeline_1_fu_82_input_V_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_1_fu_82_input_V_we0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_1_fu_82_input_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_nnlayer_Pipeline_2_fu_90_ap_start : STD_LOGIC;
    signal grp_nnlayer_Pipeline_2_fu_90_ap_done : STD_LOGIC;
    signal grp_nnlayer_Pipeline_2_fu_90_ap_idle : STD_LOGIC;
    signal grp_nnlayer_Pipeline_2_fu_90_ap_ready : STD_LOGIC;
    signal grp_nnlayer_Pipeline_2_fu_90_weights_s_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_nnlayer_Pipeline_2_fu_90_weights_s_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_2_fu_90_weights_V_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_nnlayer_Pipeline_2_fu_90_weights_V_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_2_fu_90_weights_V_we0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_2_fu_90_weights_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_nnlayer_Pipeline_3_fu_98_ap_start : STD_LOGIC;
    signal grp_nnlayer_Pipeline_3_fu_98_ap_done : STD_LOGIC;
    signal grp_nnlayer_Pipeline_3_fu_98_ap_idle : STD_LOGIC;
    signal grp_nnlayer_Pipeline_3_fu_98_ap_ready : STD_LOGIC;
    signal grp_nnlayer_Pipeline_3_fu_98_bias_s_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_nnlayer_Pipeline_3_fu_98_bias_s_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_3_fu_98_bias_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_nnlayer_Pipeline_3_fu_98_bias_V_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_3_fu_98_bias_V_we0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_3_fu_98_bias_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_ap_start : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_ap_done : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_ap_idle : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_ap_ready : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_weights_V_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_weights_V_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_weights_V_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_weights_V_ce1 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_input_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_input_V_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_input_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_input_V_ce1 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_output_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_output_V_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_output_V_we0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_output_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_output_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_output_V_ce1 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_ap_start : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_ap_done : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_ap_idle : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_ap_ready : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_output_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_output_V_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_output_V_we0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_output_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_output_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_output_V_ce1 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_bias_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_bias_V_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_ap_start : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_ap_done : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_ap_idle : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_ap_ready : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_output_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_output_V_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_output_V_we0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_output_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_output_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_output_V_ce1 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_7_fu_132_ap_start : STD_LOGIC;
    signal grp_nnlayer_Pipeline_7_fu_132_ap_done : STD_LOGIC;
    signal grp_nnlayer_Pipeline_7_fu_132_ap_idle : STD_LOGIC;
    signal grp_nnlayer_Pipeline_7_fu_132_ap_ready : STD_LOGIC;
    signal grp_nnlayer_Pipeline_7_fu_132_output_s_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_nnlayer_Pipeline_7_fu_132_output_s_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_7_fu_132_output_s_we0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_7_fu_132_output_s_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_nnlayer_Pipeline_7_fu_132_output_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_nnlayer_Pipeline_7_fu_132_output_V_ce0 : STD_LOGIC;
    signal grp_nnlayer_Pipeline_1_fu_82_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_nnlayer_Pipeline_2_fu_90_ap_start_reg : STD_LOGIC := '0';
    signal grp_nnlayer_Pipeline_3_fu_98_ap_start_reg : STD_LOGIC := '0';
    signal grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_nnlayer_Pipeline_7_fu_132_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_block_state8_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component nnlayer_nnlayer_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_s_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_s_ce0 : OUT STD_LOGIC;
        input_s_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        input_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_V_ce0 : OUT STD_LOGIC;
        input_V_we0 : OUT STD_LOGIC;
        input_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnlayer_nnlayer_Pipeline_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weights_s_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights_s_ce0 : OUT STD_LOGIC;
        weights_s_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        weights_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights_V_ce0 : OUT STD_LOGIC;
        weights_V_we0 : OUT STD_LOGIC;
        weights_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnlayer_nnlayer_Pipeline_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bias_s_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_s_ce0 : OUT STD_LOGIC;
        bias_s_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_V_ce0 : OUT STD_LOGIC;
        bias_V_we0 : OUT STD_LOGIC;
        bias_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnlayer_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numOfInNeurons : IN STD_LOGIC_VECTOR (15 downto 0);
        weights_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights_V_ce0 : OUT STD_LOGIC;
        weights_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        weights_V_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weights_V_ce1 : OUT STD_LOGIC;
        weights_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        input_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_V_ce0 : OUT STD_LOGIC;
        input_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        input_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_V_ce1 : OUT STD_LOGIC;
        input_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        output_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_ce0 : OUT STD_LOGIC;
        output_V_we0 : OUT STD_LOGIC;
        output_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_ce1 : OUT STD_LOGIC;
        output_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnlayer_nnlayer_Pipeline_VITIS_LOOP_53_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_ce0 : OUT STD_LOGIC;
        output_V_we0 : OUT STD_LOGIC;
        output_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_ce1 : OUT STD_LOGIC;
        output_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_V_ce0 : OUT STD_LOGIC;
        bias_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnlayer_nnlayer_Pipeline_VITIS_LOOP_6_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_ce0 : OUT STD_LOGIC;
        output_V_we0 : OUT STD_LOGIC;
        output_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_ce1 : OUT STD_LOGIC;
        output_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnlayer_nnlayer_Pipeline_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_s_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_s_ce0 : OUT STD_LOGIC;
        output_s_we0 : OUT STD_LOGIC;
        output_s_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_ce0 : OUT STD_LOGIC;
        output_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnlayer_input_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnlayer_weights_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnlayer_bias_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnlayer_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        numOfInNeurons : OUT STD_LOGIC_VECTOR (15 downto 0);
        numOfOutNeurons : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        ap_local_deadlock : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    input_V_U : component nnlayer_input_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => input_V_address0,
        ce0 => input_V_ce0,
        we0 => input_V_we0,
        d0 => grp_nnlayer_Pipeline_1_fu_82_input_V_d0,
        q0 => input_V_q0,
        address1 => grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_input_V_address1,
        ce1 => input_V_ce1,
        q1 => input_V_q1);

    weights_V_U : component nnlayer_weights_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 65536,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weights_V_address0,
        ce0 => weights_V_ce0,
        we0 => weights_V_we0,
        d0 => grp_nnlayer_Pipeline_2_fu_90_weights_V_d0,
        q0 => weights_V_q0,
        address1 => grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_weights_V_address1,
        ce1 => weights_V_ce1,
        q1 => weights_V_q1);

    bias_V_U : component nnlayer_bias_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => bias_V_address0,
        ce0 => bias_V_ce0,
        we0 => bias_V_we0,
        d0 => grp_nnlayer_Pipeline_3_fu_98_bias_V_d0,
        q0 => bias_V_q0);

    output_V_U : component nnlayer_input_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_V_address0,
        ce0 => output_V_ce0,
        we0 => output_V_we0,
        d0 => output_V_d0,
        q0 => output_V_q0,
        address1 => output_V_address1,
        ce1 => output_V_ce1,
        q1 => output_V_q1);

    grp_nnlayer_Pipeline_1_fu_82 : component nnlayer_nnlayer_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_nnlayer_Pipeline_1_fu_82_ap_start,
        ap_done => grp_nnlayer_Pipeline_1_fu_82_ap_done,
        ap_idle => grp_nnlayer_Pipeline_1_fu_82_ap_idle,
        ap_ready => grp_nnlayer_Pipeline_1_fu_82_ap_ready,
        input_s_address0 => grp_nnlayer_Pipeline_1_fu_82_input_s_address0,
        input_s_ce0 => grp_nnlayer_Pipeline_1_fu_82_input_s_ce0,
        input_s_q0 => input_s_q0,
        input_V_address0 => grp_nnlayer_Pipeline_1_fu_82_input_V_address0,
        input_V_ce0 => grp_nnlayer_Pipeline_1_fu_82_input_V_ce0,
        input_V_we0 => grp_nnlayer_Pipeline_1_fu_82_input_V_we0,
        input_V_d0 => grp_nnlayer_Pipeline_1_fu_82_input_V_d0);

    grp_nnlayer_Pipeline_2_fu_90 : component nnlayer_nnlayer_Pipeline_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_nnlayer_Pipeline_2_fu_90_ap_start,
        ap_done => grp_nnlayer_Pipeline_2_fu_90_ap_done,
        ap_idle => grp_nnlayer_Pipeline_2_fu_90_ap_idle,
        ap_ready => grp_nnlayer_Pipeline_2_fu_90_ap_ready,
        weights_s_address0 => grp_nnlayer_Pipeline_2_fu_90_weights_s_address0,
        weights_s_ce0 => grp_nnlayer_Pipeline_2_fu_90_weights_s_ce0,
        weights_s_q0 => weights_s_q0,
        weights_V_address0 => grp_nnlayer_Pipeline_2_fu_90_weights_V_address0,
        weights_V_ce0 => grp_nnlayer_Pipeline_2_fu_90_weights_V_ce0,
        weights_V_we0 => grp_nnlayer_Pipeline_2_fu_90_weights_V_we0,
        weights_V_d0 => grp_nnlayer_Pipeline_2_fu_90_weights_V_d0);

    grp_nnlayer_Pipeline_3_fu_98 : component nnlayer_nnlayer_Pipeline_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_nnlayer_Pipeline_3_fu_98_ap_start,
        ap_done => grp_nnlayer_Pipeline_3_fu_98_ap_done,
        ap_idle => grp_nnlayer_Pipeline_3_fu_98_ap_idle,
        ap_ready => grp_nnlayer_Pipeline_3_fu_98_ap_ready,
        bias_s_address0 => grp_nnlayer_Pipeline_3_fu_98_bias_s_address0,
        bias_s_ce0 => grp_nnlayer_Pipeline_3_fu_98_bias_s_ce0,
        bias_s_q0 => bias_s_q0,
        bias_V_address0 => grp_nnlayer_Pipeline_3_fu_98_bias_V_address0,
        bias_V_ce0 => grp_nnlayer_Pipeline_3_fu_98_bias_V_ce0,
        bias_V_we0 => grp_nnlayer_Pipeline_3_fu_98_bias_V_we0,
        bias_V_d0 => grp_nnlayer_Pipeline_3_fu_98_bias_V_d0);

    grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106 : component nnlayer_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_ap_start,
        ap_done => grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_ap_done,
        ap_idle => grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_ap_idle,
        ap_ready => grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_ap_ready,
        numOfInNeurons => numOfInNeurons_read_reg_146,
        weights_V_address0 => grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_weights_V_address0,
        weights_V_ce0 => grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_weights_V_ce0,
        weights_V_q0 => weights_V_q0,
        weights_V_address1 => grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_weights_V_address1,
        weights_V_ce1 => grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_weights_V_ce1,
        weights_V_q1 => weights_V_q1,
        input_V_address0 => grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_input_V_address0,
        input_V_ce0 => grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_input_V_ce0,
        input_V_q0 => input_V_q0,
        input_V_address1 => grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_input_V_address1,
        input_V_ce1 => grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_input_V_ce1,
        input_V_q1 => input_V_q1,
        output_V_address0 => grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_output_V_address0,
        output_V_ce0 => grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_output_V_ce0,
        output_V_we0 => grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_output_V_we0,
        output_V_d0 => grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_output_V_d0,
        output_V_address1 => grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_output_V_address1,
        output_V_ce1 => grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_output_V_ce1,
        output_V_q1 => output_V_q1);

    grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118 : component nnlayer_nnlayer_Pipeline_VITIS_LOOP_53_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_ap_start,
        ap_done => grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_ap_done,
        ap_idle => grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_ap_idle,
        ap_ready => grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_ap_ready,
        output_V_address0 => grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_output_V_address0,
        output_V_ce0 => grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_output_V_ce0,
        output_V_we0 => grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_output_V_we0,
        output_V_d0 => grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_output_V_d0,
        output_V_address1 => grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_output_V_address1,
        output_V_ce1 => grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_output_V_ce1,
        output_V_q1 => output_V_q1,
        bias_V_address0 => grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_bias_V_address0,
        bias_V_ce0 => grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_bias_V_ce0,
        bias_V_q0 => bias_V_q0);

    grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126 : component nnlayer_nnlayer_Pipeline_VITIS_LOOP_6_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_ap_start,
        ap_done => grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_ap_done,
        ap_idle => grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_ap_idle,
        ap_ready => grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_ap_ready,
        output_V_address0 => grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_output_V_address0,
        output_V_ce0 => grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_output_V_ce0,
        output_V_we0 => grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_output_V_we0,
        output_V_d0 => grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_output_V_d0,
        output_V_address1 => grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_output_V_address1,
        output_V_ce1 => grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_output_V_ce1,
        output_V_q1 => output_V_q1);

    grp_nnlayer_Pipeline_7_fu_132 : component nnlayer_nnlayer_Pipeline_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_nnlayer_Pipeline_7_fu_132_ap_start,
        ap_done => grp_nnlayer_Pipeline_7_fu_132_ap_done,
        ap_idle => grp_nnlayer_Pipeline_7_fu_132_ap_idle,
        ap_ready => grp_nnlayer_Pipeline_7_fu_132_ap_ready,
        output_s_address0 => grp_nnlayer_Pipeline_7_fu_132_output_s_address0,
        output_s_ce0 => grp_nnlayer_Pipeline_7_fu_132_output_s_ce0,
        output_s_we0 => grp_nnlayer_Pipeline_7_fu_132_output_s_we0,
        output_s_d0 => grp_nnlayer_Pipeline_7_fu_132_output_s_d0,
        output_V_address0 => grp_nnlayer_Pipeline_7_fu_132_output_V_address0,
        output_V_ce0 => grp_nnlayer_Pipeline_7_fu_132_output_V_ce0,
        output_V_q0 => output_V_q0);

    control_s_axi_U : component nnlayer_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        numOfInNeurons => numOfInNeurons,
        numOfOutNeurons => numOfOutNeurons,
        activation => activation,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        ap_local_deadlock => ap_local_deadlock);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_nnlayer_Pipeline_1_fu_82_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_nnlayer_Pipeline_1_fu_82_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_nnlayer_Pipeline_1_fu_82_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_nnlayer_Pipeline_1_fu_82_ap_ready = ap_const_logic_1)) then 
                    grp_nnlayer_Pipeline_1_fu_82_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_nnlayer_Pipeline_2_fu_90_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_nnlayer_Pipeline_2_fu_90_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_nnlayer_Pipeline_2_fu_90_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_nnlayer_Pipeline_2_fu_90_ap_ready = ap_const_logic_1)) then 
                    grp_nnlayer_Pipeline_2_fu_90_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_nnlayer_Pipeline_3_fu_98_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_nnlayer_Pipeline_3_fu_98_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_nnlayer_Pipeline_3_fu_98_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_nnlayer_Pipeline_3_fu_98_ap_ready = ap_const_logic_1)) then 
                    grp_nnlayer_Pipeline_3_fu_98_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_nnlayer_Pipeline_7_fu_132_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_nnlayer_Pipeline_7_fu_132_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_nnlayer_Pipeline_7_fu_132_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_nnlayer_Pipeline_7_fu_132_ap_ready = ap_const_logic_1)) then 
                    grp_nnlayer_Pipeline_7_fu_132_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_ap_ready = ap_const_logic_1)) then 
                    grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_ap_ready = ap_const_logic_1)) then 
                    grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_ap_ready = ap_const_logic_1)) then 
                    grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                icmp_ln57_reg_151 <= icmp_ln57_fu_140_p2;
                numOfInNeurons_read_reg_146 <= numOfInNeurons;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln57_reg_151, grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_ap_done, grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_ap_done, grp_nnlayer_Pipeline_7_fu_132_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_block_state2_on_subcall_done, ap_block_state8_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_ap_done = ap_const_logic_1) and (icmp_ln57_reg_151 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_ap_done = ap_const_logic_1) and (icmp_ln57_reg_151 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_boolean_0 = ap_block_state8_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_nnlayer_Pipeline_7_fu_132_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_nnlayer_Pipeline_7_fu_132_ap_done)
    begin
        if ((grp_nnlayer_Pipeline_7_fu_132_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_ap_done)
    begin
        if ((grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_ap_done)
    begin
        if ((grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state8_on_subcall_done)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state2_on_subcall_done_assign_proc : process(grp_nnlayer_Pipeline_1_fu_82_ap_done, grp_nnlayer_Pipeline_2_fu_90_ap_done, grp_nnlayer_Pipeline_3_fu_98_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_nnlayer_Pipeline_3_fu_98_ap_done = ap_const_logic_0) or (grp_nnlayer_Pipeline_2_fu_90_ap_done = ap_const_logic_0) or (grp_nnlayer_Pipeline_1_fu_82_ap_done = ap_const_logic_0));
    end process;


    ap_block_state8_on_subcall_done_assign_proc : process(icmp_ln57_reg_151, grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_ap_done)
    begin
                ap_block_state8_on_subcall_done <= ((grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_ap_done = ap_const_logic_0) and (icmp_ln57_reg_151 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(grp_nnlayer_Pipeline_7_fu_132_ap_done, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_nnlayer_Pipeline_7_fu_132_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_local_block <= ap_const_logic_0;
    ap_local_deadlock <= ap_const_lv1_0;

    ap_ready_assign_proc : process(grp_nnlayer_Pipeline_7_fu_132_ap_done, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_nnlayer_Pipeline_7_fu_132_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    bias_V_address0_assign_proc : process(grp_nnlayer_Pipeline_3_fu_98_bias_V_address0, grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_bias_V_address0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            bias_V_address0 <= grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_bias_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bias_V_address0 <= grp_nnlayer_Pipeline_3_fu_98_bias_V_address0;
        else 
            bias_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    bias_V_ce0_assign_proc : process(grp_nnlayer_Pipeline_3_fu_98_bias_V_ce0, grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_bias_V_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            bias_V_ce0 <= grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_bias_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bias_V_ce0 <= grp_nnlayer_Pipeline_3_fu_98_bias_V_ce0;
        else 
            bias_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_we0_assign_proc : process(grp_nnlayer_Pipeline_3_fu_98_bias_V_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bias_V_we0 <= grp_nnlayer_Pipeline_3_fu_98_bias_V_we0;
        else 
            bias_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    bias_s_address0 <= grp_nnlayer_Pipeline_3_fu_98_bias_s_address0;
    bias_s_ce0 <= grp_nnlayer_Pipeline_3_fu_98_bias_s_ce0;
    grp_nnlayer_Pipeline_1_fu_82_ap_start <= grp_nnlayer_Pipeline_1_fu_82_ap_start_reg;
    grp_nnlayer_Pipeline_2_fu_90_ap_start <= grp_nnlayer_Pipeline_2_fu_90_ap_start_reg;
    grp_nnlayer_Pipeline_3_fu_98_ap_start <= grp_nnlayer_Pipeline_3_fu_98_ap_start_reg;
    grp_nnlayer_Pipeline_7_fu_132_ap_start <= grp_nnlayer_Pipeline_7_fu_132_ap_start_reg;
    grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_ap_start <= grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_ap_start_reg;
    grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_ap_start <= grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_ap_start_reg;
    grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_ap_start <= grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_ap_start_reg;
    icmp_ln57_fu_140_p2 <= "1" when (activation = ap_const_lv8_1) else "0";

    input_V_address0_assign_proc : process(grp_nnlayer_Pipeline_1_fu_82_input_V_address0, grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_input_V_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_V_address0 <= grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_input_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_V_address0 <= grp_nnlayer_Pipeline_1_fu_82_input_V_address0;
        else 
            input_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    input_V_ce0_assign_proc : process(grp_nnlayer_Pipeline_1_fu_82_input_V_ce0, grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_input_V_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_V_ce0 <= grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_input_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_V_ce0 <= grp_nnlayer_Pipeline_1_fu_82_input_V_ce0;
        else 
            input_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_V_ce1_assign_proc : process(grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_input_V_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_V_ce1 <= grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_input_V_ce1;
        else 
            input_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_V_we0_assign_proc : process(grp_nnlayer_Pipeline_1_fu_82_input_V_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_V_we0 <= grp_nnlayer_Pipeline_1_fu_82_input_V_we0;
        else 
            input_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    input_s_address0 <= grp_nnlayer_Pipeline_1_fu_82_input_s_address0;
    input_s_ce0 <= grp_nnlayer_Pipeline_1_fu_82_input_s_ce0;

    output_V_address0_assign_proc : process(icmp_ln57_reg_151, grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_output_V_address0, grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_output_V_address0, grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_output_V_address0, grp_nnlayer_Pipeline_7_fu_132_output_V_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            output_V_address0 <= grp_nnlayer_Pipeline_7_fu_132_output_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln57_reg_151 = ap_const_lv1_1))) then 
            output_V_address0 <= grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_output_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_V_address0 <= grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_output_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output_V_address0 <= grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_output_V_address0;
        else 
            output_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    output_V_address1_assign_proc : process(icmp_ln57_reg_151, grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_output_V_address1, grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_output_V_address1, grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_output_V_address1, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln57_reg_151 = ap_const_lv1_1))) then 
            output_V_address1 <= grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_output_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_V_address1 <= grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_output_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output_V_address1 <= grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_output_V_address1;
        else 
            output_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    output_V_ce0_assign_proc : process(icmp_ln57_reg_151, grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_output_V_ce0, grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_output_V_ce0, grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_output_V_ce0, grp_nnlayer_Pipeline_7_fu_132_output_V_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            output_V_ce0 <= grp_nnlayer_Pipeline_7_fu_132_output_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln57_reg_151 = ap_const_lv1_1))) then 
            output_V_ce0 <= grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_output_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_V_ce0 <= grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_output_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output_V_ce0 <= grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_output_V_ce0;
        else 
            output_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_V_ce1_assign_proc : process(icmp_ln57_reg_151, grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_output_V_ce1, grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_output_V_ce1, grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_output_V_ce1, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln57_reg_151 = ap_const_lv1_1))) then 
            output_V_ce1 <= grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_output_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_V_ce1 <= grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_output_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output_V_ce1 <= grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_output_V_ce1;
        else 
            output_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output_V_d0_assign_proc : process(icmp_ln57_reg_151, grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_output_V_d0, grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_output_V_d0, grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_output_V_d0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln57_reg_151 = ap_const_lv1_1))) then 
            output_V_d0 <= grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_output_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_V_d0 <= grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_output_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output_V_d0 <= grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_output_V_d0;
        else 
            output_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_V_we0_assign_proc : process(icmp_ln57_reg_151, grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_output_V_we0, grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_output_V_we0, grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_output_V_we0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln57_reg_151 = ap_const_lv1_1))) then 
            output_V_we0 <= grp_nnlayer_Pipeline_VITIS_LOOP_6_1_fu_126_output_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_V_we0 <= grp_nnlayer_Pipeline_VITIS_LOOP_53_3_fu_118_output_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output_V_we0 <= grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_output_V_we0;
        else 
            output_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_s_address0 <= grp_nnlayer_Pipeline_7_fu_132_output_s_address0;
    output_s_ce0 <= grp_nnlayer_Pipeline_7_fu_132_output_s_ce0;
    output_s_d0 <= grp_nnlayer_Pipeline_7_fu_132_output_s_d0;
    output_s_we0 <= grp_nnlayer_Pipeline_7_fu_132_output_s_we0;

    weights_V_address0_assign_proc : process(grp_nnlayer_Pipeline_2_fu_90_weights_V_address0, grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_weights_V_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weights_V_address0 <= grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_weights_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            weights_V_address0 <= grp_nnlayer_Pipeline_2_fu_90_weights_V_address0;
        else 
            weights_V_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    weights_V_ce0_assign_proc : process(grp_nnlayer_Pipeline_2_fu_90_weights_V_ce0, grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_weights_V_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weights_V_ce0 <= grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_weights_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            weights_V_ce0 <= grp_nnlayer_Pipeline_2_fu_90_weights_V_ce0;
        else 
            weights_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weights_V_ce1_assign_proc : process(grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_weights_V_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weights_V_ce1 <= grp_nnlayer_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_45_2_fu_106_weights_V_ce1;
        else 
            weights_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    weights_V_we0_assign_proc : process(grp_nnlayer_Pipeline_2_fu_90_weights_V_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            weights_V_we0 <= grp_nnlayer_Pipeline_2_fu_90_weights_V_we0;
        else 
            weights_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weights_s_address0 <= grp_nnlayer_Pipeline_2_fu_90_weights_s_address0;
    weights_s_ce0 <= grp_nnlayer_Pipeline_2_fu_90_weights_s_ce0;
end behav;
