Selecting top level module syn_identify_core
@N: CG364 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":3989:7:3989:22|Synthesizing module clock2_en_reg_en in library work.

	WIDTH=32'b00000000000000000000000000000101
   Generated name = clock2_en_reg_en_5s

@N: CG364 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":4353:7:4353:17|Synthesizing module b8_nR_ymqrG in library work.

	b7_nUTZIuY=32'b00000000000000000000000000000011
	b8_Nr4_94ip=32'b00000000000000000000000000000101
	b8_Nr4_a8Up=5'b00000
	b9_VNkO_AHpU=32'b00000000000000000000000000000000
	b17_9ik_ncH_A7mWMdHkl=32'b00000000000000000000000000000000
	b8_Wy0n_V19=5'b00000
	b8_Wy0n_V8l=32'b00000000000000000000000000000011
   Generated name = b8_nR_ymqrG_3s_5s_0_0s_0s_0_3

@N: CG364 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":4067:7:4067:16|Synthesizing module b7_OCByLXC in library work.

	b7_nUTZIuY=32'b00000000000000000000000000000011
	b13_Ocm0f_TkA86EZ=4'b0000
	b13_Ocm0f_A7A86Rv=4'b0001
	b13_Ocm0f_HiP76Rv=4'b0010
	b13_Ocm0f_p5BT6Rv=4'b0011
	b12_Ocm0f_Q7B8qG=4'b0100
	b17_Ocm0f_TkQcUqbQVN5=4'b1101
	b8_Nr4_94ip=32'b00000000000000000000000000000101
	b8_Nr4_a8Up=5'b00000
	b7_Nr4_Yh8=5'b00001
	b9_Nr4_YoSpQ=5'b00010
	b7_Nr4_aj9=5'b11101
	b22_Nr4_Yh8_K58DYdFN5_avNJ=5'b00100
	b22_Nr4_Yh8_K58DYdFN5_EK2w=5'b01000
	b17_Nr4_Yh8_CTNEmG_rg=5'b10000
	b9_Vz2n_4X6U=5'b00000
	b10_Vz2n_397o8=5'b00011
	b8_Vz2n_S6k=5'b00101
	b9_Vz2n_O64Y=5'b00001
	b11_Vz2n_1V6Qca=5'b00010
	b9_Vz2n_AT6B=5'b00100
	b8_Vz2n_48l=5'b01000
	b10_c70EHoH6Cp=3'b001
   Generated name = b7_OCByLXC_Z1

@N: CG364 :"D:\libero11.9\SynplifyPro\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=200'b01001001011001000110010101101110011101000110100101100110011110010101111101001001010010010100001101000101010111110111010001110010011010010110011101100111011001010111001001011111011001010111100001110100
   Generated name = syn_hyper_source_1s_Identify_IICE_trigger_ext

@N: CG364 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":3834:7:3834:17|Synthesizing module b8_1LbcQDr1 in library work.

	b8_0a_lc56p=1'b1
	b8_1Lbc_28p=3'b000
	b9_1Lbc_tdTy=3'b001
	b14_1Lbc_8RkQ_XEM1=3'b010
	b13_1Lbc_dR4_ca9i=3'b100
	b13_1Lbc_jdC_ca9i=3'b101
	b11_1Lbc_V_uUG4=3'b110
	b10_1Lbc_V_3Pc=3'b111
   Generated name = b8_1LbcQDr1_1_0_1_2_4_5_6_7

@N: CG364 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":3920:7:3920:23|Synthesizing module b13_PSyil9s1fkJ_L in library work.

@N: CG364 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":3875:7:3875:14|Synthesizing module b5_nvmFL in library work.

	b5_2Rs0m=32'b00000000000000000000000000000011
   Generated name = b5_nvmFL_3s

@N: CG364 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":3945:7:3945:17|Synthesizing module b8_PfFzrNYI in library work.

@N: CG364 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":3748:7:3748:12|Synthesizing module b3_uKr in library work.

@N: CG364 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2866:7:2866:29|Synthesizing module b19_nczQ_DYg_YFaRM_oUoP in library work.

	b5_Dj4n7=32'b00000000000000000000000000100000
	b7_57Y994K=32'b00000000000000000000000000000001
   Generated name = b19_nczQ_DYg_YFaRM_oUoP_32s_1s

@N: CG364 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2866:7:2866:29|Synthesizing module b19_nczQ_DYg_YFaRM_oUoP in library work.

	b5_Dj4n7=32'b00000000000000000000000000001010
	b7_57Y994K=32'b00000000000000000000000000000001
   Generated name = b19_nczQ_DYg_YFaRM_oUoP_10s_1s

@N: CG364 :"D:\libero11.9\SynplifyPro\lib\vlog\hypermods.v":25:7:25:31|Synthesizing module syn_hyper_source_internal in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
   Generated name = syn_hyper_source_internal_1s

@N: CG364 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2617:7:2617:23|Synthesizing module b13_vFW_xNywD_EdR in library work.

	b10_oFTt_arxt4=32'b00000000000000000000000010100111
	b13_iLsGfWL_Gqyva=32'b00000000000000000000000000000011
	b5_ooG0m=32'b00000000000000000000000000001000
	b8_vFWZ3nCa=32'b00000000000000000000000000000000
   Generated name = b13_vFW_xNywD_EdR_167s_3s_8s_0s

@W: CG133 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2630:27:2630:38|Object b9_SoW_TWsrw_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2630:27:2630:38|Object b9_SoW_TWsrw_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2630:27:2630:38|Object b9_SoW_TWsrw_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2630:27:2630:38|Object b9_SoW_TWsrw_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2630:27:2630:38|Object b9_SoW_TWsrw_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2630:27:2630:38|Object b9_SoW_TWsrw_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2630:27:2630:38|Object b9_SoW_TWsrw_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2630:27:2630:38|Object b9_SoW_TWsrw_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2630:27:2630:38|Some of the address location in the memory "b9_SoW_TWsrw" are not assigned.
@W: CG133 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2631:27:2631:37|Object b8_SoW_rDf1_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2631:27:2631:37|Object b8_SoW_rDf1_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2631:27:2631:37|Object b8_SoW_rDf1_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2631:27:2631:37|Object b8_SoW_rDf1_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2631:27:2631:37|Object b8_SoW_rDf1_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2631:27:2631:37|Object b8_SoW_rDf1_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2631:27:2631:37|Object b8_SoW_rDf1_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2631:27:2631:37|Object b8_SoW_rDf1_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2631:27:2631:37|Some of the address location in the memory "b8_SoW_rDf1" are not assigned.
@N: CL134 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2656:3:2656:8|Found RAM b3_SoW, depth=8, width=167
@N: CG364 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2669:7:2669:21|Synthesizing module b11_SoWyP0zEFKY in library work.

	b9_Vjx_R4Xlx=32'b00000000000000000000000010100111
	b7_crO_j2S=32'b00000000000000000000000000000000
	b9_crO_R4Xlx=32'b00000000000000000000000000000110
	b15_c70EHoH_rJ_KWLZ=32'b00000000000000000000000000000000
	b11_c70EHoH_BUD=32'b00000000000000000000000000000001
	b15_c70EHoH_BUD_Wvc=32'b00000000000000000000000000000001
	b14_6w28aATpE_eA21=32'b00000000000000000000000000000000
	b19_YkH9y3_loSD9iv_BZ6Y=32'b00000000000000000000000000000000
	b13_0jf_o6U5E_aDm=32'b00000000000000000000000000000001
	b12_0aYfj_dkCC7W=32'b00000000000000000000000000000000
	b18_6i_6aB87B_fAXHVtZh=32'b11111111111111111111111111111111
   Generated name = b11_SoWyP0zEFKY_Z2

@W: CG133 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2703:27:2703:34|Object b5_PRWcJ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2704:27:2704:36|Object b7_PRWcJ_l is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2706:8:2706:18|Object b8_2S5I_CuY is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2707:8:2707:22|Object b11_oRB_MqCD2_y is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2710:8:2710:19|Object b9_PSyil9s_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2711:9:2711:23|Removing wire b11_PSyil9s_8tZ, as there is no assignment to it.
@W: CG360 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2712:28:2712:39|Removing wire b9_ofmZd_rGt, as there is no assignment to it.
@W: CG360 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2713:9:2713:22|Removing wire b10_nZ5I_F_DbL, as there is no assignment to it.
@W: CG360 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2714:9:2714:47|Removing wire b12_oFTt_v5rb3b4, as there is no assignment to it.
@W: CG360 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2717:8:2717:19|Removing wire b9_db5G_vMEj, as there is no assignment to it.
@W: CG133 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2719:7:2719:21|Object b11_db5G_vMEj_y is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2766:4:2766:9|Pruning unused register genblk3[1].b13_oRB_MqCD2_EdR_1_. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2758:12:2758:17|Pruning unused bits 166 to 161 of genblk2.b5_oRB_C[166:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2108:7:2108:21|Synthesizing module b11_OFWNT9s_8tZ in library work.

	b9_Vjx_eo2lx=32'b00000000000000000000000000001000
	b9_Vjx_R4Xlx=32'b00000000000000000000000000000000
	b14_Vjx_c8XT_z6GeE=32'b00000000000000000000000000000011
	b15_Vjx_p21ii_NC2XC=32'b00000000000000000000000010100001
	b9_WjRr_jVdU=32'b01001001010010010100001101000101
	b8_Nz1_94ip=32'b00000000000000000000000000000001
	b7_crO_j2S=32'b00000000000000000000000000000000
	b9_crO_R4Xlx=32'b00000000000000000000000000000110
	b11_Nku_poqpEpq=32'b00000000000000000000000000000000
	b15_c70EHoH_rJ_KWLZ=32'b00000000000000000000000000000000
	b11_c70EHoH_BUD=32'b00000000000000000000000000000001
	b14_6w28aATpE_eA21=32'b00000000000000000000000000000000
	b19_YkH9y3_loSD9iv_BZ6Y=32'b00000000000000000000000000000000
	b10_4wIEYd_kN0=32'b00000000000000000000000000000000
	b11_9ik_qSTC7cU=32'b00000000000000000000000000000001
	b7_57Y994K=32'b00000000000000000000000000000001
	b9_VNkO_AHpU=32'b00000000000000000000000000000000
	b24_9ik_es87ISX_XJNC2m_z6RwK=32'b00000000000000000000000000000000
	b12_0aYfj_dkCC7W=32'b00000000000000000000000000000000
	b17_9ik_ncH_A7mWMdHkl=32'b00000000000000000000000000000000
	b17_Wy0n_8DC_JmqZ_tNy=32'b00000000000000000000000000100111
	b10_Wy0n_817zm=32'b00000000000000000000000000000000
	b17_Wy0n_3VdJTq_21OJY=32'b00000000000000000000000000000111
	b18_6i_6aB87B_fAXHVtZh=32'b11111111111111111111111111111111
	b16_Vr2VqA64AQlf_vHB=32'b00000000000000000000000000000000
	b13_crO_94q_hSaSV=32'b00000000000000000000000010100111
	b11_9ik_ihB_A7m=32'b00000000000000000000000000000000
	b20_9ik_e697_J4K7vZs02CK=32'b00000000000000000000000000000000
	b7_ah_9e8H=6'b111000
	b14_Vl8gboH_z88SbG=6'b111001
   Generated name = b11_OFWNT9s_8tZ_Z3

@W: CS263 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2601:16:2601:34|Port-width mismatch for port b3_oRB. The port definition is 167 bits, but the actual port connection bit width is 161. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2603:18:2603:25|Port-width mismatch for port b5_ofmZd. The port definition is 167 bits, but the actual port connection bit width is 161. Adjust either the definition or the instantiation of this port.
@W: CL169 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2453:2:2453:7|Pruning unused register b14_2_St6KCa_jHv_9[2:0]. Make sure that there are no unused intermediate registers.
@A: CL282 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2453:2:2453:7|Feedback mux created for signal b12_PSyi_KyDbLbb[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL189 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2442:2:2442:7|Register bit b7_SZJ1fDs is always 0.
@N: CG364 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":4544:7:4544:10|Synthesizing module IICE in library work.

@W: CG781 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":4722:1:4722:6|Input b7_OFWNT9L on instance b3_SoW is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":4565:7:4565:20|Removing wire b10_PbTt39_Y2x, as there is no assignment to it.
@W: CG360 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":4610:7:4610:27|Removing wire b17_nSFZ2_ME83hHx_kKU, as there is no assignment to it.
@W: CG360 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":4611:7:4611:21|Removing wire b11_nUTZ3qM_tkL, as there is no assignment to it.
@N: CG364 :"D:\libero11.9\SynplifyPro\lib\vlog\hypermods.v":31:7:31:32|Synthesizing module syn_hyper_connect_internal in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
   Generated name = syn_hyper_connect_internal_1s

@N: CG364 :"D:\libero11.9\SynplifyPro\lib\vlog\hypermods.v":31:7:31:32|Synthesizing module syn_hyper_connect_internal in library __hyper__lib__.

	w=32'b00000000000000000000000010100000
   Generated name = syn_hyper_connect_internal_160s

@N: CG364 :"D:\libero11.9\SynplifyPro\lib\proasic\proasic3.v":2657:7:2657:11|Synthesizing module UJTAG in library work.

@N: CG364 :"D:\libero11.9\SynplifyPro\lib\proasic\proasic3.v":1959:7:1959:12|Synthesizing module CLKINT in library work.

@N: CG364 :"D:\libero11.9\SynplifyPro\lib\vlog\hypermods.v":25:7:25:31|Synthesizing module syn_hyper_source_internal in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
   Generated name = syn_hyper_source_internal_8s

@N: CG364 :"D:\libero11.9\SynplifyPro\lib\vlog\hypermods.v":16:7:16:23|Synthesizing module syn_hyper_connect in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=144'b011101010110101001110100011000010110011101011111011101110111001001100001011100000111000001100101011100100101111101110101011101000110010001101111
	dflt=32'b00000000000000000000000000000000
	mustconnect=1'b0
   Generated name = syn_hyper_connect_1s_ujtag_wrapper_utdo_0s_0

@N: CG364 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":90:7:90:20|Synthesizing module jtag_interface in library work.

@N: CG364 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":311:7:311:26|Synthesizing module b16_Rcmi_qlx9_yHpm7y in library work.

	b15_Ng27p_V9EG_BY6Z=32'b00000000000000000000000000000110
	b9_bw8_a4Kpz=32'b00000000000000000000000000000001
	b9_VNkO_AHpU=32'b00000000000000000000000000000000
	b17_9ik_ncH_A7mWMdHkl=32'b00000000000000000000000000000000
	b9_KDx_R4Xlx=32'b00000000000000000000000000001000
	b12_WjRr_o87k_7A=32'b00000000000000000000000000000000
	b12_WjRr_o87k_3C=32'b00000000000000000000000000000000
	b13_Ng27p_V9EG_DW=32'b00000000000000000000000000000001
	b13_Ng27p_V9EG_zY=32'b00000000000000000000000000000110
	b12_Vjxmck6TU_7A=32'b00000000000000000000000000000111
   Generated name = b16_Rcmi_qlx9_yHpm7y_6s_1s_0s_0s_8s_0s_0s_1s_6s_7s

@N: CG364 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":43:7:43:18|Synthesizing module b9_ORbIwXaEF in library work.

	b15_Vjxmck6TU_NC2XC=32'b00000000000000000000000000100000
	b15_Vjxmck6TU_kEZUZ=32'b10010100001010000100010011100101
	b9_VNkO_AHpU=32'b00000000000000000000000000000000
   Generated name = b9_ORbIwXaEF_32s_2485667045_0s

@N: CG364 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":400:7:400:16|Synthesizing module comm_block in library work.

@N: CG364 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":4742:7:4742:23|Synthesizing module syn_identify_core in library work.

@W: CL156 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":4565:7:4565:20|*Input b10_PbTt39_Y2x to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL247 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2171:34:2171:50|Input port bit 0 of b13_OFWNT9L_bx2TS[161:0] is unused

@N: CL159 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2158:8:2158:13|Input b3_PLy is unused.
@N: CL159 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2160:8:2160:22|Input b11_nczQ_lzxWLb is unused.
@N: CL159 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2170:44:2170:53|Input b7_OFWNT9L is unused.
@W: CL246 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2686:33:2686:38|Input port bits 166 to 161 of b3_oRB[166:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2704:27:2704:36|*Unassigned bits of b7_PRWcJ_l[5:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2684:14:2684:23|Input b7_voSc3_u is unused.
@N: CL159 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2685:14:2685:45|Input b6_nZ5I_F is unused.
@N: CL159 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2687:33:2687:40|Input b5_ofmZd is unused.
@N: CL159 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2688:14:2688:29|Input b12_3AmQIEra2_bd is unused.
@N: CL159 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2689:14:2689:24|Input b8_ofmZd_YG is unused.
@N: CL159 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":2691:14:2691:23|Input b7_PSyil9s is unused.
@W: CL246 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":3958:17:3958:28|Input port bits 0 to 159 of b9_SLyy_NrGD[0:160] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":4185:2:4185:7|Trying to extract state machine for register b13_nAzGfFM_sLsv3.
Extracted state machine for register b13_nAzGfFM_sLsv3
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   1101
@W: CL249 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":4185:2:4185:7|Initial value is not supported on state machine b13_nAzGfFM_sLsv3
@N: CL159 :"C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\instr_sources\syn_dics.v":4386:8:4386:17|Input b7_nFG0rDY is unused.
