# compile vhdl design source files
vhdl xil_defaultlib  "test_top_func_synth.vhd"
vhdl xil_defaultlib  "../../../../4bit_counter.srcs/sim_1/new/test_top.vhd"

# Do not sort compile order
nosort
