{
    "Citedpaper": [
        {
            "ArticleName": "Tzi-cker Chiueh , Randy H. Katz, Eliminating the address translation bottleneck for physical address cache, ACM SIGPLAN Notices, v.27 n.9, p.137-148, Sept. 1992", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=143501"
        }, 
        {
            "ArticleName": "H\u00e5kon O. Bugge , Ernst H. Kristiansen , Bj\u00f8rn O. Bakka, Trace-driven simulations for a two-level cache design in open bus systems, ACM SIGARCH Computer Architecture News, v.18 n.2SI, p.250-259, June 1990", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=325151"
        }, 
        {
            "ArticleName": "Feipei Lai , Chyuan-Yow Wu , Tai-Ming Parng, A memory management unit and cache controller for the MARS system, Proceedings of the 23rd annual workshop and symposium on Microprogramming and microarchitecture, p.200-208, November 27-29, 1990, Orlando, Florida, United States", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=255276"
        }, 
        {
            "ArticleName": "Jih-Kwon Peir , Windsor W. Hsu , Alan Jay Smith, Functional Implementation Techniques for CPU Cache Memories, IEEE Transactions on Computers, v.48 n.2, p.100-110, February 1999", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=297705"
        }
    ], 
    "Bibilometrics": {
        "Downloads_12Months": 5, 
        "Downloads_6Weeks": 0, 
        "Downloads_cumulative": 326, 
        "CitationCount": 4
    }, 
    "Title": "Supporting reference and dirty bits in SPUR's virtual address cache", 
    "Abstract": "Virtual address caches can provide faster access times than physical address caches, because translation is only required on cache misses. However, because we don't check the translation information on each cache access, maintaining reference and dirty bits is more difficult. In this paper we examine the trade-offs in supporting reference and dirty bits in a virtual address cache. We use measurements from a uniprocessor SPUR prototype to evaluate different alternatives. The prototype's built-in performance counters make it easy to determine the frequency of important events and to calculate performance metrics.\nOur results indicate that dirty bits can be efficiently emulated with protection, and thus require no special hardware support. Although this can lead to excess faults when previously cached blocks are written, these account for only 19% of the total faults, on average. For reference bits, a miss bit approximation, which checks the references bits only on cache misses, leads to more page faults at smaller memory sizes. However, the additional overhead required to maintain true reference bits far exceeds the benefits of a lower fault rate.\n", 
    "Published": 1989, 
    "References": [
        {
            "ArticleName": "Ozalp Babaoglu, Virtual storage management in the absence of reference bits, 1981", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=910271"
        }, 
        {
            "ArticleName": "DeMoney, M., J. Moore and J. Mashey, \"Operating System Support on a RISC\", Proceedings 1986 IEEE Compcon, pp. 138-143, March 1986"
        }, 
        {
            "ArticleName": "Mark Hill , Susan Eggers , Jim Larus , George Taylor , Glenn Adams , B. K. Bose , Garth Gibson , Paul Hansen , Jon Keller , Shing Kong , Corinna Lee , Daebum Lee , Joan Pendleton , Scott Ritchie , David Wood , Ben Zorn , Paul Hilfinger , Dave Hodges , Randy Katz , John Ousterhout , Dave Patterson, Design decisions in SPUR, Computer, v.19 n.11, p.8-22, Nov. 1986", 
            "DOIhref": "https://dx.doi.org/10.1109/MC.1986.1663096", 
            "DOIname": "10.1109/MC.1986.1663096", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=9486"
        }, 
        {
            "ArticleName": "R. H. Katz , S. J. Eggers , D. A. Wood , C. L. Perkins , R. G. Sheldon, Implementing a cache consistency protocol, Proceedings of the 12th annual international symposium on Computer architecture, p.276-283, June 17-19, 1985, Boston, Massachusetts, United States", 
            "DOIhref": "http://doi.acm.org/10.1145/327010.327237", 
            "DOIname": "10.1145/327010.327237", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=327237"
        }, 
        {
            "ArticleName": "Knapp, V., \"Virtually Addressed Caches for Multiprogramming and Multiprocessing Environments\", U. of Washington, Dept. of Computer Science, Technical Report NO. 85-06 02, June, 1985."
        }, 
        {
            "ArticleName": "Marshall K McKusick , Michael J. Karels , Samuel J. Leffler, Performance Improvements and Functional Enhancements in 4.3BSD, University of California at Berkeley, Berkeley, CA, 1985", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=894184"
        }, 
        {
            "ArticleName": "Myers, G. J., A. Y. C. 'Yu and D. L. House, \"Microprocessor Technology Trends\", Proceedings of the IEEE, Vol. 74, No. 12 , December 1986."
        }, 
        {
            "ArticleName": "Michael N Nelson, Virtual Memory for the Sprite Operating System, University of California at Berkeley, Berkeley, CA, 1986", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=894745"
        }, 
        {
            "ArticleName": "John K. Ousterhout , Andrew R. Cherenson , Frederick Douglis , Michael N. Nelson , Brent B. Welch, The Sprite Network Operating System, Computer, v.21 n.2, p.23-36, February 1988", 
            "DOIhref": "https://dx.doi.org/10.1109/2.16", 
            "DOIname": "10.1109/2.16", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=44838"
        }, 
        {
            "ArticleName": "David A. Patterson, Reduced instruction set computers, Communications of the ACM, v.28 n.1, p.8-21, Jan. 1985", 
            "DOIhref": "http://doi.acm.org/10.1145/2465.214917", 
            "DOIname": "10.1145/2465.214917", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=214917"
        }, 
        {
            "ArticleName": "Alan Jay Smith, Cache Memories, ACM Computing Surveys (CSUR), v.14 n.3, p.473-530, Sept. 1982", 
            "DOIhref": "http://doi.acm.org/10.1145/356887.356892", 
            "DOIname": "10.1145/356887.356892", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=356892"
        }, 
        {
            "ArticleName": "Sun Microsystems, Inc, Sun-3 Architecture Manual (July 1985)."
        }, 
        {
            "ArticleName": "D. A. Wood , S. J. Eggers , G. Gibson , M. D. Hill , J. M. Pendleton, An in-cache address translation mechanism, Proceedings of the 13th annual international symposium on Computer architecture, p.358-365, June 02-05, 1986, Tokyo, Japan", 
            "DOIhref": "http://doi.acm.org/10.1145/17407.17398", 
            "DOIname": "10.1145/17407.17398", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=17398"
        }, 
        {
            "ArticleName": "David A. Wood , Susan J. Eggers , Garth A. Gibson, SPUR Memory System Architecture, University of California at Berkeley, Berkeley, CA, 1988", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=894800"
        }, 
        {
            "ArticleName": "Benjamin G. Zorn , Paul N. Hilfinger, SPUR Lisp: Design and Implementation, University of California at Berkeley, Berkeley, CA, 1987", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=894779"
        }
    ], 
    "Authors": [
        {
            "Affiliation": "Computer Science Division, Electrical Engineering and Computer Science Department, University of California, Berkeley, Berkeley, CA", 
            "Name": "D. A. Wood"
        }, 
        {
            "Affiliation": "Computer Science Division, Electrical Engineering and Computer Science Department, University of California, Berkeley, Berkeley, CA", 
            "Name": "R. H. Katz"
        }
    ], 
    "Link": "https://dl.acm.org/citation.cfm?id=74940&preflayout=flat"
}