INFO: [VRFC 10-163] Analyzing VHDL file "D:/BME/MSC1/RA/HF/RendszerArch/axi_spi/axi_spi.srcs/sources_1/imports/SRC/axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BME/MSC1/RA/HF/RendszerArch/axi_spi/axi_spi.srcs/sources_1/imports/SRC/axi_spi_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_spi_top
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BME/MSC1/RA/HF/RendszerArch/axi_spi/axi_spi.srcs/sources_1/imports/SRC/spi_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BME/MSC1/RA/HF/RendszerArch/axi_spi/axi_spi.srcs/sources_1/imports/SRC/spi_if.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spi_if
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BME/MSC1/RA/HF/RendszerArch/axi_spi/axi_spi.srcs/sources_1/imports/SRC/timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity timer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BME/MSC1/RA/HF/RendszerArch/axi_spi/axi_spi.srcs/sources_1/imports/SRC/spi_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spi_top
INFO: [VRFC 10-163] Analyzing VHDL file "D:/BME/MSC1/RA/HF/RendszerArch/axi_spi/axi_spi.srcs/sim_1/imports/SRC/axi_spi_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_spi_test
