/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [3:0] celloutsig_0_5z;
  reg [9:0] celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_17z;
  wire [16:0] celloutsig_1_18z;
  reg [2:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [20:0] celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = in_data[168:164] > { in_data[128:125], celloutsig_1_2z };
  assign celloutsig_0_2z = celloutsig_0_0z[6:0] > in_data[88:82];
  assign celloutsig_1_7z = { in_data[117:99], celloutsig_1_0z, celloutsig_1_2z } * { celloutsig_1_1z[12:0], celloutsig_1_3z };
  assign celloutsig_1_8z = celloutsig_1_1z[13:2] * { celloutsig_1_1z[4:1], celloutsig_1_3z };
  assign celloutsig_0_3z = in_data[71:63] != celloutsig_0_0z;
  assign celloutsig_1_0z = in_data[149:141] != in_data[154:146];
  assign celloutsig_1_4z = celloutsig_1_3z[7:2] != { celloutsig_1_3z[2:1], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_1z[10:3] != { celloutsig_1_3z[6:3], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_1z = in_data[21:16] != celloutsig_0_0z[6:1];
  assign celloutsig_1_12z = { celloutsig_1_7z[9:8], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_6z } != celloutsig_1_8z[7:3];
  assign celloutsig_1_2z = & celloutsig_1_1z[10:6];
  assign celloutsig_1_6z = & in_data[181:173];
  assign celloutsig_1_9z = & { celloutsig_1_7z[19], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z[10:6] };
  assign celloutsig_1_10z = & { celloutsig_1_7z[19:8], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z[10:6] };
  assign celloutsig_0_0z = in_data[8:0] >>> in_data[88:80];
  assign celloutsig_1_13z = in_data[114:112] >>> { celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_9z };
  assign celloutsig_1_14z = { in_data[179:173], celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_9z } >>> { celloutsig_1_8z[10:0], celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_5z } >>> celloutsig_1_3z[5:3];
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z } >>> { in_data[149:148], celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_1z = { in_data[158:147], celloutsig_1_0z, celloutsig_1_0z } ~^ in_data[125:112];
  assign celloutsig_1_3z = in_data[138:131] ~^ { in_data[102:96], celloutsig_1_0z };
  always_latch
    if (clkin_data[64]) celloutsig_0_5z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_5z = { celloutsig_0_0z[6:5], celloutsig_0_2z, celloutsig_0_1z };
  always_latch
    if (clkin_data[96]) celloutsig_0_6z = 10'h000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_6z = { in_data[89:86], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z };
  always_latch
    if (clkin_data[128]) celloutsig_1_19z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_19z = { celloutsig_1_13z[1:0], celloutsig_1_12z };
  assign { out_data[144:128], out_data[98:96], out_data[35:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
