"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/dist_mem_gen_v8_0_12
"C:\Program Files\ModelSim\win64/vmap" dist_mem_gen_v8_0_12 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/dist_mem_gen_v8_0_12
"C:\Program Files\ModelSim\win64/vlog"  -64 +incdir+c:\Users\fei_l\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -work dist_mem_gen_v8_0_12 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/dist_mem_gen_v8_0_12/.cxl.verilog.dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12.nt64.cmf
