

================================================================
== Vitis HLS Report for 'stencil_SLR0'
================================================================
* Date:           Fri Aug  1 23:25:58 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        stencil_SLR0
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsvd1760-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.333 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+-----------+------+---------+----------+
        |                        |             |  Latency (cycles) |  Latency (absolute)  |    Interval    | Pipeline |
        |        Instance        |    Module   |   min   |   max   |    min   |    max    |  min |   max   |   Type   |
        +------------------------+-------------+---------+---------+----------+-----------+------+---------+----------+
        |grp_process_SLR_fu_152  |process_SLR  |     2585|  7208633|  8.616 us|  24.026 ms|  2416|  7208464|  dataflow|
        +------------------------+-------------+---------+---------+----------+-----------+------+---------+----------+

        * Loop: 
        +-------------------+---------+---------+----------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |    Iteration   |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |     Latency    |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_87_1  |        ?|        ?|  2587 ~ 7208635|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      40|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |      224|   613|   106413|   73940|  224|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|      25|    -|
|Register         |        -|     -|      138|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |      224|   613|   106551|   74005|  224|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |       11|    31|        5|       8|   48|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------+---------+-----+--------+-------+-----+
    |        Instance        |     Module    | BRAM_18K| DSP |   FF   |  LUT  | URAM|
    +------------------------+---------------+---------+-----+--------+-------+-----+
    |control_s_axi_U         |control_s_axi  |        0|    0|     264|    424|    0|
    |grp_process_SLR_fu_152  |process_SLR    |      224|  613|  106149|  73516|  224|
    +------------------------+---------------+---------+-----+--------+-------+-----+
    |Total                   |               |      224|  613|  106413|  73940|  224|
    +------------------------+---------------+---------+-----+--------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |itr_2_fu_241_p2                          |         +|   0|  0|  16|          16|           1|
    |grp_process_SLR_fu_152_out_r_TREADY      |       and|   0|  0|   2|           1|           1|
    |icmp_ln87_fu_251_p2                      |      icmp|   0|  0|  16|          32|          32|
    |ap_block_state1                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_process_SLR_fu_152_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_process_SLR_fu_152_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0|  40|          52|          37|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |   6|          5|    1|          5|
    |ap_done                   |   2|          2|    1|          2|
    |in_r_TREADY_int_regslice  |   2|          2|    1|          2|
    |itr_fu_112                |  15|          2|   16|         32|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  25|         11|   19|         41|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   4|   0|    4|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_rst_n_inv                                 |   1|   0|    1|          0|
    |ap_rst_reg_1                                 |   1|   0|    1|          0|
    |ap_rst_reg_2                                 |   1|   0|    1|          0|
    |ap_sync_reg_grp_process_SLR_fu_152_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_process_SLR_fu_152_ap_ready  |   1|   0|    1|          0|
    |empty_255_reg_278                            |  16|   0|   16|          0|
    |empty_256_reg_283                            |  16|   0|   16|          0|
    |empty_257_reg_288                            |  16|   0|   16|          0|
    |empty_258_reg_293                            |  16|   0|   16|          0|
    |empty_reg_273                                |  31|   0|   32|          1|
    |grp_process_SLR_fu_152_ap_start_reg          |   1|   0|    1|          0|
    |itr_fu_112                                   |  16|   0|   16|          0|
    |trunc_ln63_reg_268                           |  16|   0|   16|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 138|   0|  139|          1|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |  Source Object |    C Type    |
+-----------------------+-----+-----+---------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|         control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|    stencil_SLR0|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|    stencil_SLR0|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|    stencil_SLR0|  return value|
|in_r_TDATA             |   in|  256|           axis|   in_r_V_data_V|       pointer|
|in_r_TVALID            |   in|    1|           axis|   in_r_V_last_V|       pointer|
|in_r_TREADY            |  out|    1|           axis|   in_r_V_last_V|       pointer|
|in_r_TLAST             |   in|    1|           axis|   in_r_V_last_V|       pointer|
|in_r_TKEEP             |   in|   32|           axis|   in_r_V_keep_V|       pointer|
|in_r_TSTRB             |   in|   32|           axis|   in_r_V_strb_V|       pointer|
|out_r_TDATA            |  out|  256|           axis|  out_r_V_data_V|       pointer|
|out_r_TVALID           |  out|    1|           axis|  out_r_V_last_V|       pointer|
|out_r_TREADY           |   in|    1|           axis|  out_r_V_last_V|       pointer|
|out_r_TLAST            |  out|    1|           axis|  out_r_V_last_V|       pointer|
|out_r_TKEEP            |  out|   32|           axis|  out_r_V_keep_V|       pointer|
|out_r_TSTRB            |  out|   32|           axis|  out_r_V_strb_V|       pointer|
+-----------------------+-----+-----+---------------+----------------+--------------+

