Analysis & Synthesis report for main
Thu Jun 05 16:16:54 2014
Quartus II Version 7.2 Build 151 09/26/2007 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. Removed Registers Triggering Further Register Optimizations
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Analysis & Synthesis Messages
 13. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 05 16:16:54 2014   ;
; Quartus II Version                 ; 7.2 Build 151 09/26/2007 SJ Web Edition ;
; Revision Name                      ; main                                    ;
; Top-level Entity Name              ; main                                    ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 72                                      ;
;     Total combinational functions  ; 72                                      ;
;     Dedicated logic registers      ; 65                                      ;
; Total registers                    ; 65                                      ;
; Total pins                         ; 106                                     ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 0                                       ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                          ; main               ; main               ;
; Family name                                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                        ; Off                ;                    ;
; Use smart compilation                                                          ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                            ; 1                  ; 1                  ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; Parallel Synthesis                                                             ; Off                ; Off                ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Block Design Naming                                                            ; Auto               ; Auto               ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                               ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                           ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------+
; main.v                           ; yes             ; User Verilog HDL File  ; C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v    ;
; Rx.v                             ; yes             ; User Verilog HDL File  ; C:/Users/Jason/Documents/Github/Verilog/Ex10/Rx.v      ;
; Tx.v                             ; yes             ; User Verilog HDL File  ; C:/Users/Jason/Documents/Github/Verilog/Ex10/Tx.v      ;
; Control.v                        ; yes             ; User Verilog HDL File  ; C:/Users/Jason/Documents/Github/Verilog/Ex10/Control.v ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 72     ;
;                                             ;        ;
; Total combinational functions               ; 72     ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 23     ;
;     -- 3 input functions                    ; 16     ;
;     -- <=2 input functions                  ; 33     ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 58     ;
;     -- arithmetic mode                      ; 14     ;
;                                             ;        ;
; Total registers                             ; 65     ;
;     -- Dedicated logic registers            ; 65     ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 106    ;
; Maximum fan-out node                        ; KEY[0] ;
; Maximum fan-out                             ; 58     ;
; Total fan-out                               ; 455    ;
; Average fan-out                             ; 1.87   ;
+---------------------------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |main                      ; 72 (15)           ; 65 (9)       ; 0           ; 0            ; 0       ; 0         ; 106  ; 0            ; |main               ; work         ;
;    |Rx:r|                  ; 19 (19)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Rx:r          ; work         ;
;    |Tx:t|                  ; 22 (22)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Tx:t          ; work         ;
;    |control:c|             ; 16 (16)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|control:c     ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; control:c|Data[7]                     ; Stuck at GND due to stuck port data_in ;
; Tx:t|data[7]                          ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                            ;
+-------------------+---------------------------+----------------------------------------+
; Register name     ; Reason for Removal        ; Registers Removed due to This Register ;
+-------------------+---------------------------+----------------------------------------+
; control:c|Data[7] ; Stuck at GND              ; Tx:t|data[7]                           ;
;                   ; due to stuck port data_in ;                                        ;
+-------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 65    ;
; Number of registers using Synchronous Clear  ; 4     ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 57    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 44    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Tx:t|DataOut                           ; 2       ;
; control:c|count[3]                     ; 2       ;
; control:c|count[2]                     ; 3       ;
; control:c|count[1]                     ; 4       ;
; control:c|count[0]                     ; 5       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |main|Tx:t|count2[0]       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |main|Rx:r|sample[0]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition
    Info: Processing started: Thu Jun 05 16:16:53 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main
Info: Found 1 design units, including 1 entities, in source file main.v
    Info: Found entity 1: main
Info: Found 1 design units, including 1 entities, in source file Rx.v
    Info: Found entity 1: Rx
Info: Found 1 design units, including 1 entities, in source file Tx.v
    Info: Found entity 1: Tx
Info: Found 1 design units, including 1 entities, in source file Control.v
    Info: Found entity 1: control
Info: Elaborating entity "main" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at main.v(68): truncated value with size 32 to match size of target (8)
Warning (10034): Output port "UART_TX" at main.v(16) has no driver
Warning (10034): Output port "GPIO[4]" at main.v(18) has no driver
Warning (10034): Output port "GPIO[3]" at main.v(18) has no driver
Warning (10034): Output port "GPIO[2]" at main.v(18) has no driver
Warning (10034): Output port "GPIO[1]" at main.v(18) has no driver
Info: Elaborating entity "Rx" for hierarchy "Rx:r"
Warning (10230): Verilog HDL assignment warning at Rx.v(22): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Rx.v(39): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Rx.v(47): truncated value with size 32 to match size of target (5)
Info: Elaborating entity "control" for hierarchy "control:c"
Warning (10230): Verilog HDL assignment warning at Control.v(27): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "Tx" for hierarchy "Tx:t"
Warning (10230): Verilog HDL assignment warning at Tx.v(28): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Tx.v(40): truncated value with size 32 to match size of target (4)
Warning (14130): Reduced register "control:c|Data[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "Tx:t|data[7]" with stuck data_in port to stuck value GND
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "H0[0]" stuck at VCC
    Warning (13410): Pin "H0[1]" stuck at VCC
    Warning (13410): Pin "H0[2]" stuck at VCC
    Warning (13410): Pin "H0[3]" stuck at VCC
    Warning (13410): Pin "H0[4]" stuck at VCC
    Warning (13410): Pin "H0[5]" stuck at VCC
    Warning (13410): Pin "H0[6]" stuck at VCC
    Warning (13410): Pin "H1[0]" stuck at VCC
    Warning (13410): Pin "H1[1]" stuck at VCC
    Warning (13410): Pin "H1[2]" stuck at VCC
    Warning (13410): Pin "H1[3]" stuck at VCC
    Warning (13410): Pin "H1[4]" stuck at VCC
    Warning (13410): Pin "H1[5]" stuck at VCC
    Warning (13410): Pin "H1[6]" stuck at VCC
    Warning (13410): Pin "H2[0]" stuck at VCC
    Warning (13410): Pin "H2[1]" stuck at VCC
    Warning (13410): Pin "H2[2]" stuck at VCC
    Warning (13410): Pin "H2[3]" stuck at VCC
    Warning (13410): Pin "H2[4]" stuck at VCC
    Warning (13410): Pin "H2[5]" stuck at VCC
    Warning (13410): Pin "H2[6]" stuck at VCC
    Warning (13410): Pin "H3[0]" stuck at VCC
    Warning (13410): Pin "H3[1]" stuck at VCC
    Warning (13410): Pin "H3[2]" stuck at VCC
    Warning (13410): Pin "H3[3]" stuck at VCC
    Warning (13410): Pin "H3[4]" stuck at VCC
    Warning (13410): Pin "H3[5]" stuck at VCC
    Warning (13410): Pin "H3[6]" stuck at VCC
    Warning (13410): Pin "H4[0]" stuck at VCC
    Warning (13410): Pin "H4[1]" stuck at VCC
    Warning (13410): Pin "H4[2]" stuck at VCC
    Warning (13410): Pin "H4[3]" stuck at VCC
    Warning (13410): Pin "H4[4]" stuck at VCC
    Warning (13410): Pin "H4[5]" stuck at VCC
    Warning (13410): Pin "H4[6]" stuck at VCC
    Warning (13410): Pin "H5[0]" stuck at VCC
    Warning (13410): Pin "H5[1]" stuck at VCC
    Warning (13410): Pin "H5[2]" stuck at VCC
    Warning (13410): Pin "H5[3]" stuck at VCC
    Warning (13410): Pin "H5[4]" stuck at VCC
    Warning (13410): Pin "H5[5]" stuck at VCC
    Warning (13410): Pin "H5[6]" stuck at VCC
    Warning (13410): Pin "H6[0]" stuck at VCC
    Warning (13410): Pin "H6[1]" stuck at VCC
    Warning (13410): Pin "H6[2]" stuck at VCC
    Warning (13410): Pin "H6[3]" stuck at VCC
    Warning (13410): Pin "H6[4]" stuck at VCC
    Warning (13410): Pin "H6[5]" stuck at VCC
    Warning (13410): Pin "H6[6]" stuck at VCC
    Warning (13410): Pin "H7[0]" stuck at VCC
    Warning (13410): Pin "H7[1]" stuck at VCC
    Warning (13410): Pin "H7[2]" stuck at VCC
    Warning (13410): Pin "H7[3]" stuck at VCC
    Warning (13410): Pin "H7[4]" stuck at VCC
    Warning (13410): Pin "H7[5]" stuck at VCC
    Warning (13410): Pin "H7[6]" stuck at VCC
    Warning (13410): Pin "LED[15]" stuck at GND
    Warning (13410): Pin "UART_TX" stuck at GND
    Warning (13410): Pin "GPIO[0]" stuck at GND
    Warning (13410): Pin "GPIO[1]" stuck at GND
    Warning (13410): Pin "GPIO[2]" stuck at GND
    Warning (13410): Pin "GPIO[3]" stuck at GND
    Warning (13410): Pin "GPIO[4]" stuck at GND
Info: Generated suppressed messages file C:/Users/Jason/Documents/Github/Verilog/Ex10/main.map.smsg
Warning: Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "UART_RX"
Info: Implemented 202 device resources after synthesis - the final resource count might be different
    Info: Implemented 25 input pins
    Info: Implemented 81 output pins
    Info: Implemented 96 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 101 warnings
    Info: Allocated 201 megabytes of memory during processing
    Info: Processing ended: Thu Jun 05 16:16:54 2014
    Info: Elapsed time: 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Jason/Documents/Github/Verilog/Ex10/main.map.smsg.


