Four-bit NAND gate implementation