$comment
	File created using the following command:
		vcd file TOP.msim.vcd -direction
$end
$date
	Fri Jan 07 10:00:51 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module TOP_vlg_vec_tst $end
$var reg 4 ! In1 [3:0] $end
$var reg 4 " In2 [3:0] $end
$var wire 1 # Out [3] $end
$var wire 1 $ Out [2] $end
$var wire 1 % Out [1] $end
$var wire 1 & Out [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - Out[0]~output_o $end
$var wire 1 . Out[1]~output_o $end
$var wire 1 / Out[2]~output_o $end
$var wire 1 0 Out[3]~output_o $end
$var wire 1 1 In2[0]~input_o $end
$var wire 1 2 In2[1]~input_o $end
$var wire 1 3 In1[1]~input_o $end
$var wire 1 4 In1[0]~input_o $end
$var wire 1 5 comb_3|LessThan0~0_combout $end
$var wire 1 6 In2[2]~input_o $end
$var wire 1 7 In1[2]~input_o $end
$var wire 1 8 comb_3|LessThan0~1_combout $end
$var wire 1 9 In2[3]~input_o $end
$var wire 1 : In1[3]~input_o $end
$var wire 1 ; comb_3|LessThan0~2_combout $end
$var wire 1 < comb_4|Y[0]~2_combout $end
$var wire 1 = comb_4|Y[1]~3_combout $end
$var wire 1 > comb_4|Y[2]~4_combout $end
$var wire 1 ? comb_4|Y[3]~5_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 !
b1100 "
0&
0%
1$
1#
0'
1(
x)
1*
1+
1,
0-
0.
1/
10
01
02
13
04
15
16
07
08
19
1:
0;
0<
0=
1>
1?
$end
#1000000
