Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Jun  5 15:45:38 2023
| Host         : i80r7node2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization -file Base_Zynq_MPSoC_wrapper_utilization_placed.rpt -pb Base_Zynq_MPSoC_wrapper_utilization_placed.pb
| Design       : Base_Zynq_MPSoC_wrapper
| Device       : xczu7evffvc1156-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 96864 |     0 |    230400 | 42.04 |
|   LUT as Logic             | 95719 |     0 |    230400 | 41.54 |
|   LUT as Memory            |  1145 |     0 |    101760 |  1.13 |
|     LUT as Distributed RAM |   224 |     0 |           |       |
|     LUT as Shift Register  |   921 |     0 |           |       |
| CLB Registers              | 79687 |     0 |    460800 | 17.29 |
|   Register as Flip Flop    | 79651 |     0 |    460800 | 17.29 |
|   Register as Latch        |    36 |     0 |    460800 | <0.01 |
| CARRY8                     |  3140 |     0 |     28800 | 10.90 |
| F7 Muxes                   |   201 |     0 |    115200 |  0.17 |
| F8 Muxes                   |     0 |     0 |     57600 |  0.00 |
| F9 Muxes                   |     0 |     0 |     28800 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 1372  |          Yes |           - |          Set |
| 20863 |          Yes |           - |        Reset |
| 746   |          Yes |         Set |            - |
| 56706 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        | 16169 |     0 |     28800 | 56.14 |
|   CLBL                                     |  8584 |     0 |           |       |
|   CLBM                                     |  7585 |     0 |           |       |
| LUT as Logic                               | 95719 |     0 |    230400 | 41.54 |
|   using O5 output only                     |   561 |       |           |       |
|   using O6 output only                     | 72954 |       |           |       |
|   using O5 and O6                          | 22204 |       |           |       |
| LUT as Memory                              |  1145 |     0 |    101760 |  1.13 |
|   LUT as Distributed RAM                   |   224 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |   224 |       |           |       |
|   LUT as Shift Register                    |   921 |     0 |           |       |
|     using O5 output only                   |     3 |       |           |       |
|     using O6 output only                   |   910 |       |           |       |
|     using O5 and O6                        |     8 |       |           |       |
| CLB Registers                              | 79687 |     0 |    460800 | 17.29 |
|   Register driven from within the CLB      | 53929 |       |           |       |
|   Register driven from outside the CLB     | 25758 |       |           |       |
|     LUT in front of the register is unused | 10476 |       |           |       |
|     LUT in front of the register is used   | 15282 |       |           |       |
| Unique Control Sets                        |  1629 |       |     57600 |  2.83 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  192 |     0 |       312 | 61.54 |
|   RAMB36/FIFO*    |    0 |     0 |       312 |  0.00 |
|   RAMB18          |  384 |     0 |       624 | 61.54 |
|     RAMB18E2 only |  384 |       |           |       |
| URAM              |    0 |     0 |        96 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  513 |     0 |      1728 | 29.69 |
|   DSP48E2 only |  513 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   13 |    13 |       360 |  3.61 |
| HPIOB_M          |    0 |     0 |       144 |  0.00 |
| HPIOB_S          |    0 |     0 |       144 |  0.00 |
| HDIOB_M          |    6 |     6 |        24 | 25.00 |
|   INPUT          |    4 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |    7 |     7 |        24 | 29.17 |
|   INPUT          |    4 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       544 |  0.37 |
|   BUFGCE             |    1 |     0 |       208 |  0.48 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       144 |  0.00 |
|   BUFG_PS            |    1 |     0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |         8 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        20 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         5 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    1 |     1 |         1 | 100.00 |
| VCU             |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 56706 |            Register |
| LUT2     | 31681 |                 CLB |
| LUT3     | 25650 |                 CLB |
| LUT4     | 25499 |                 CLB |
| LUT6     | 23310 |                 CLB |
| FDCE     | 20827 |            Register |
| LUT5     | 11283 |                 CLB |
| CARRY8   |  3140 |                 CLB |
| FDPE     |  1372 |            Register |
| FDSE     |   746 |            Register |
| SRLC32E  |   528 |                 CLB |
| DSP48E2  |   513 |          Arithmetic |
| LUT1     |   500 |                 CLB |
| SRL16E   |   401 |                 CLB |
| RAMD32   |   392 |                 CLB |
| RAMB18E2 |   384 |           Block Ram |
| MUXF7    |   201 |                 CLB |
| RAMS32   |    56 |                 CLB |
| LDCE     |    36 |            Register |
| INBUF    |     8 |                 I/O |
| IBUFCTRL |     8 |              Others |
| OBUF     |     5 |                 I/O |
| SYSMONE4 |     1 |            Advanced |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
| BUFGCE   |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------------------+------+
|                  Ref Name                 | Used |
+-------------------------------------------+------+
| Base_Zynq_MPSoC_zynq_ultra_ps_e_0_0       |    1 |
| Base_Zynq_MPSoC_xbar_0                    |    1 |
| Base_Zynq_MPSoC_system_management_wiz_0_0 |    1 |
| Base_Zynq_MPSoC_rst_ps8_0_100M_0          |    1 |
| Base_Zynq_MPSoC_pwm_0_1                   |    1 |
| Base_Zynq_MPSoC_axi_gpio_2_0              |    1 |
| Base_Zynq_MPSoC_axi_gpio_1_0              |    1 |
| Base_Zynq_MPSoC_axi_gpio_0_0              |    1 |
| Base_Zynq_MPSoC_auto_pc_3                 |    1 |
| Base_Zynq_MPSoC_auto_pc_2                 |    1 |
| Base_Zynq_MPSoC_auto_pc_1                 |    1 |
| Base_Zynq_MPSoC_auto_pc_0                 |    1 |
| Base_Zynq_MPSoC_auto_ds_3                 |    1 |
| Base_Zynq_MPSoC_auto_ds_2                 |    1 |
| Base_Zynq_MPSoC_auto_ds_1                 |    1 |
| Base_Zynq_MPSoC_auto_ds_0                 |    1 |
| Base_Zynq_MPSoC_Simulated_Load_IP_Co_0_0  |    1 |
| Base_Zynq_MPSoC_Measurement_Load_0_1      |    1 |
+-------------------------------------------+------+


