# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do msim_setup.tcl 
# HostSystem_tb
# ./../
# C:/altera/13.0sp1/quartus/
# Modifying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# Modifying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# Modifying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# Modifying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# Modifying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# Modifying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# Modifying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# Modifying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# Modifying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# Modifying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# Modifying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# Modifying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# Modifying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# Modifying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# Modifying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
# [exec] file_copy 
# List Of Command Line Aliases 
# 
# file_copy                     -- Copy ROM/RAM files to simulation directory 
# 
# dev_com                       -- Compile device library files 
# 
# com                           -- Compile the design files in correct order 
# 
# elab                          -- Elaborate top level design 
# 
# elab_debug                    -- Elaborate the top level design with novopt option 
# 
# ld                            -- Compile all the design files and elaborate the top level design 
# 
# ld_debug                      -- Compile all the design files and elaborate the top level design with -novopt 
# 
# 
# 
# List Of Variables 
# 
# TOP_LEVEL_NAME                -- Top level module name. 
# 
# SYSTEM_INSTANCE_NAME          -- Instantiated system module name inside top level module. 
# 
# QSYS_SIMDIR                   -- Qsys base simulation directory. 
# 
# QUARTUS_INSTALL_DIR           -- Quartus installation directory. 
#  ld 
# [exec] dev_com 
# [exec] com 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# ** Error: (vcom-19) Failed to access library 'irq_mapper' at "irq_mapper".
# 
# No such file or directory. (errno = ENOENT)
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
#   
do c:\complib1
# Cannot open macro file: c:complib1
do c:/complib1
# ** Warning: (vlib-34) Library already exists at "HostSystem_inst_clk_bfm".
# 
ld
# [exec] dev_com 
# [exec] com 
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HostSystem_irq_mapper
# -- Compiling architecture RTL of HostSystem_irq_mapper
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HostSystem_rsp_xbar_mux
# -- Compiling architecture RTL of HostSystem_rsp_xbar_mux
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sgate_pack
# -- Compiling entity HostSystem_cmd_xbar_mux
# -- Compiling architecture RTL of HostSystem_cmd_xbar_mux
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HostSystem_cmd_xbar_demux
# -- Compiling architecture RTL of HostSystem_cmd_xbar_demux
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HostSystem_id_router_001
# -- Compiling architecture RTL of HostSystem_id_router_001
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HostSystem_id_router
# -- Compiling architecture RTL of HostSystem_id_router
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HostSystem_addr_router
# -- Compiling architecture RTL of HostSystem_addr_router
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HostSystem_exemplo_novo_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
# -- Compiling architecture RTL of HostSystem_exemplo_novo_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HostSystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
# -- Compiling architecture RTL of HostSystem_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: D:/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv(38): in protected region.
# ** Warning: D:/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv(38): in protected region.
# ** Warning: D:/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv(38): in protected region.
# ** Warning: D:/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv(38): in protected region.
# ** Warning: D:/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_merlin_slave_agent.sv(38): in protected region.
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
# Top level modules:
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador0
# -- Compiling architecture cont0 of contador0
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador1
# -- Compiling architecture cont1 of contador1
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity contador8bit
# -- Compiling architecture contador of contador8bit
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg32
# -- Compiling architecture Behavior of reg32
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg32_avalon_interface
# -- Compiling architecture Structure of reg32_avalon_interface
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Compiling entity HostSystem_cpu_register_bank_a_module
# -- Compiling architecture europa of HostSystem_cpu_register_bank_a_module
# -- Compiling entity HostSystem_cpu_register_bank_b_module
# -- Compiling architecture europa of HostSystem_cpu_register_bank_b_module
# -- Loading package altera_mf_components
# -- Compiling entity HostSystem_cpu
# -- Compiling architecture europa of HostSystem_cpu
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity HostSystem_cpu_test_bench
# -- Compiling architecture europa of HostSystem_cpu_test_bench
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity HostSystem_memory
# -- Compiling architecture europa of HostSystem_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity altera_avalon_reset_source
# -- Compiling architecture behavioral of altera_avalon_reset_source
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity altera_avalon_clock_source
# -- Compiling architecture behavioral of altera_avalon_clock_source
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity HostSystem
# -- Compiling architecture rtl of HostSystem
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_memory_s1_translator
# -- Compiling architecture rtl of hostsystem_memory_s1_translator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_exemplo_novo_0_avalon_slave_0_translator
# -- Compiling architecture rtl of hostsystem_exemplo_novo_0_avalon_slave_0_translator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_memory_s1_translator_avalon_universal_slave_0_agent
# -- Compiling architecture rtl of hostsystem_memory_s1_translator_avalon_universal_slave_0_agent
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_exemplo_novo_0_avalon_slave_0_translator_avalon_universal_slave_0_agent
# -- Compiling architecture rtl of hostsystem_exemplo_novo_0_avalon_slave_0_translator_avalon_universal_slave_0_agent
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_width_adapter
# -- Compiling architecture rtl of hostsystem_width_adapter
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_width_adapter_001
# -- Compiling architecture rtl of hostsystem_width_adapter_001
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_cpu_instruction_master_translator
# -- Compiling architecture rtl of hostsystem_cpu_instruction_master_translator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity hostsystem_cpu_data_master_translator
# -- Compiling architecture rtl of hostsystem_cpu_data_master_translator
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity HostSystem_tb
# -- Compiling architecture rtl of HostSystem_tb
# [exec] elab 
# vsim -L work -L work_lib -L irq_mapper -L width_adapter -L rsp_xbar_mux -L cmd_xbar_mux -L cmd_xbar_demux -L rst_controller -L id_router_001 -L id_router -L addr_router -L exemplo_novo_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo -L memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo -L memory_s1_translator_avalon_universal_slave_0_agent -L cpu_instruction_master_translator_avalon_universal_master_0_agent -L memory_s1_translator -L cpu_instruction_master_translator -L exemplo_novo_0 -L cpu -L memory -L HostSystem_inst_reset_bfm -L HostSystem_inst_clk_bfm -L HostSystem_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -t ps -G/HostSystem_tb/HostSystem_inst/memory/INIT_FILE=\"HostSystem_memory.hex\" HostSystem_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.hostsystem_tb(rtl)
# Loading HostSystem_inst.hostsystem(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera.altera_europa_support_lib(body)
# Loading altera_mf.altera_mf_components
# Loading memory.hostsystem_memory(europa)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading cpu.hostsystem_cpu(europa)
# Loading cpu.hostsystem_cpu_test_bench(europa)
# Loading cpu.hostsystem_cpu_register_bank_a_module(europa)
# Loading cpu.hostsystem_cpu_register_bank_b_module(europa)
# Loading exemplo_novo_0.reg32_avalon_interface(structure)
# ** Failure: (vsim-3817) Port "write" of entity "reg32_avalon_interface" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /hostsystem_tb/hostsystem_inst/exemplo_novo_0 File: D:/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/reg32_avalon_interface.vhd Line: 7
# ** Failure: (vsim-3817) Port "read" of entity "reg32_avalon_interface" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /hostsystem_tb/hostsystem_inst/exemplo_novo_0 File: D:/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/reg32_avalon_interface.vhd Line: 10
# ** Error: (vsim-3732) D:/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/HostSystem.vhd(1180): No default binding for component instance 'exemplo_novo_0'.
# 
#    The following component ports are not on the entity:
#           read_en
#           write_en
# 
#         Region: /hostsystem_tb/hostsystem_inst/exemplo_novo_0
# Loading exemplo_novo_0.reg32(behavior)
# Loading exemplo_novo_0.contador8bit(contador)
# Loading exemplo_novo_0.contador0(cont0)
# Loading exemplo_novo_0.contador1(cont1)
# Fatal error in file D:/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/reg32_avalon_interface.vhd
#  while elaborating region: /hostsystem_tb/hostsystem_inst/exemplo_novo_0
# Load interrupted
# Error loading design
