#! /usr/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f18eedb1f0 .scope module, "test" "test" 2 1;
 .timescale -9 -12;
v0x55f18ef1a220_0 .var "clk", 0 0;
v0x55f18ef1a2c0_0 .var/i "i", 31 0;
v0x55f18ef1a3a0_0 .var "rst_n", 0 0;
S_0x55f18eed0340 .scope module, "uut" "top" 2 4, 3 1 0, S_0x55f18eedb1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
P_0x55f18eed6120 .param/l "WIDTH" 0 3 4, +C4<00000000000000000000000000100000>;
L_0x55f18ee84970 .functor AND 1, L_0x55f18ef2d4b0, v0x55f18ef12c40_0, C4<1>, C4<1>;
L_0x55f18ef2da10 .functor OR 1, L_0x55f18ee84970, v0x55f18ef13130_0, C4<0>, C4<0>;
v0x55f18ef16dc0_0 .var "A", 31 0;
v0x55f18ef16ea0_0 .net "A1", 4 0, L_0x55f18ef1a830;  1 drivers
v0x55f18ef16f90_0 .net "A2", 4 0, L_0x55f18ef1a9a0;  1 drivers
v0x55f18ef17090_0 .net "A3", 4 0, L_0x55f18ef1aca0;  1 drivers
v0x55f18ef17160_0 .net "ALUControl", 2 0, v0x55f18ef11e40_0;  1 drivers
v0x55f18ef172a0_0 .net "ALUOp", 1 0, v0x55f18ef12a00_0;  1 drivers
v0x55f18ef17390_0 .var "ALUOut", 31 0;
v0x55f18ef17450_0 .net "ALUResult", 31 0, v0x55f18ef11810_0;  1 drivers
v0x55f18ef17540_0 .net "ALUSrcA", 0 0, v0x55f18ef12ae0_0;  1 drivers
v0x55f18ef175e0_0 .net "ALUSrcB", 1 0, v0x55f18ef12b80_0;  1 drivers
v0x55f18ef17680_0 .net "Adr", 31 0, L_0x55f18ef1af70;  1 drivers
v0x55f18ef17740_0 .var "B", 31 0;
v0x55f18ef17800_0 .net "Branch", 0 0, v0x55f18ef12c40_0;  1 drivers
v0x55f18ef178d0_0 .net "Funct", 5 0, L_0x55f18ef1ae80;  1 drivers
v0x55f18ef179a0_0 .var "IR", 31 0;
v0x55f18ef17a40_0 .net "IRWrite", 0 0, v0x55f18ef12d00_0;  1 drivers
v0x55f18ef17b10_0 .net "IorD", 0 0, v0x55f18ef12e10_0;  1 drivers
v0x55f18ef17cf0_0 .net "MDR", 31 0, L_0x55f18ef1b2f0;  1 drivers
v0x55f18ef17dc0_0 .net "MemWrite", 0 0, v0x55f18ef12ed0_0;  1 drivers
v0x55f18ef17e60_0 .net "MemtoReg", 0 0, v0x55f18ef12f90_0;  1 drivers
v0x55f18ef17f00_0 .var "PC", 31 0;
v0x55f18ef17fa0_0 .net "PCEn", 0 0, L_0x55f18ef2da10;  1 drivers
v0x55f18ef18040_0 .net "PCJump", 31 0, L_0x55f18ef1a670;  1 drivers
v0x55f18ef18130_0 .net "PCSrc", 1 0, v0x55f18ef13050_0;  1 drivers
v0x55f18ef18220_0 .net "PCWrite", 0 0, v0x55f18ef13130_0;  1 drivers
v0x55f18ef182c0_0 .net "RD1", 31 0, L_0x55f18ee84750;  1 drivers
v0x55f18ef18390_0 .net "RD2", 31 0, L_0x55f18ee84b90;  1 drivers
v0x55f18ef18460_0 .net "RegDst", 0 0, v0x55f18ef131f0_0;  1 drivers
v0x55f18ef18530_0 .net "RegWrite", 0 0, v0x55f18ef132b0_0;  1 drivers
v0x55f18ef18620_0 .net "SignImm", 31 0, L_0x55f18ef2d5f0;  1 drivers
v0x55f18ef186c0_0 .net "SrcA", 31 0, L_0x55f18ef1bcc0;  1 drivers
v0x55f18ef18790_0 .net "SrcB", 31 0, L_0x55f18ef2cd80;  1 drivers
v0x55f18ef18860_0 .net "Zero", 0 0, L_0x55f18ef2d4b0;  1 drivers
v0x55f18ef18b40_0 .net *"_s1", 3 0, L_0x55f18ef1a440;  1 drivers
v0x55f18ef18be0_0 .net *"_s13", 4 0, L_0x55f18ef1aa90;  1 drivers
v0x55f18ef18ca0_0 .net *"_s15", 4 0, L_0x55f18ef1ac00;  1 drivers
v0x55f18ef18d80_0 .net *"_s3", 25 0, L_0x55f18ef1a540;  1 drivers
v0x55f18ef18e60_0 .net *"_s30", 31 0, L_0x55f18ef1be80;  1 drivers
L_0x7f854a074138 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f18ef18f40_0 .net *"_s33", 29 0, L_0x7f854a074138;  1 drivers
L_0x7f854a074180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f18ef19020_0 .net/2u *"_s34", 31 0, L_0x7f854a074180;  1 drivers
v0x55f18ef19100_0 .net *"_s36", 0 0, L_0x55f18ef2c020;  1 drivers
v0x55f18ef191c0_0 .net *"_s38", 31 0, L_0x55f18ef2c1f0;  1 drivers
L_0x7f854a074018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f18ef192a0_0 .net/2u *"_s4", 1 0, L_0x7f854a074018;  1 drivers
L_0x7f854a0741c8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f18ef19380_0 .net *"_s41", 29 0, L_0x7f854a0741c8;  1 drivers
L_0x7f854a074210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f18ef19460_0 .net/2u *"_s42", 31 0, L_0x7f854a074210;  1 drivers
v0x55f18ef19540_0 .net *"_s44", 0 0, L_0x55f18ef2c2e0;  1 drivers
L_0x7f854a074258 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f18ef19600_0 .net/2u *"_s46", 31 0, L_0x7f854a074258;  1 drivers
v0x55f18ef196e0_0 .net *"_s48", 31 0, L_0x55f18ef2c4c0;  1 drivers
L_0x7f854a0742a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f18ef197c0_0 .net *"_s51", 29 0, L_0x7f854a0742a0;  1 drivers
L_0x7f854a0742e8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55f18ef198a0_0 .net/2u *"_s52", 31 0, L_0x7f854a0742e8;  1 drivers
v0x55f18ef19980_0 .net *"_s54", 0 0, L_0x55f18ef2c5f0;  1 drivers
v0x55f18ef19a40_0 .net *"_s56", 31 0, L_0x55f18ef2c7e0;  1 drivers
v0x55f18ef19b20_0 .net *"_s58", 29 0, L_0x55f18ef2c420;  1 drivers
L_0x7f854a074330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f18ef19c00_0 .net *"_s60", 1 0, L_0x7f854a074330;  1 drivers
v0x55f18ef19ce0_0 .net *"_s62", 31 0, L_0x55f18ef2c9e0;  1 drivers
v0x55f18ef19dc0_0 .net *"_s64", 31 0, L_0x55f18ef2cb20;  1 drivers
v0x55f18ef19ea0_0 .net *"_s72", 0 0, L_0x55f18ee84970;  1 drivers
v0x55f18ef19f60_0 .net "clk", 0 0, v0x55f18ef1a220_0;  1 drivers
v0x55f18ef1a000_0 .net "nextPC", 31 0, L_0x55f18ef2e130;  1 drivers
v0x55f18ef1a0f0_0 .net "rst_n", 0 0, v0x55f18ef1a3a0_0;  1 drivers
L_0x55f18ef1a440 .part v0x55f18ef17f00_0, 28, 4;
L_0x55f18ef1a540 .part v0x55f18ef179a0_0, 0, 26;
L_0x55f18ef1a670 .concat [ 2 26 4 0], L_0x7f854a074018, L_0x55f18ef1a540, L_0x55f18ef1a440;
L_0x55f18ef1a830 .part v0x55f18ef179a0_0, 21, 5;
L_0x55f18ef1a9a0 .part v0x55f18ef179a0_0, 16, 5;
L_0x55f18ef1aa90 .part v0x55f18ef179a0_0, 11, 5;
L_0x55f18ef1ac00 .part v0x55f18ef179a0_0, 16, 5;
L_0x55f18ef1aca0 .functor MUXZ 5, L_0x55f18ef1ac00, L_0x55f18ef1aa90, v0x55f18ef131f0_0, C4<>;
L_0x55f18ef1ae80 .part v0x55f18ef179a0_0, 0, 6;
L_0x55f18ef1af70 .functor MUXZ 32, v0x55f18ef17f00_0, v0x55f18ef17390_0, v0x55f18ef12e10_0, C4<>;
L_0x55f18ef1b480 .part L_0x55f18ef1af70, 2, 7;
L_0x55f18ef1b570 .part L_0x55f18ef1af70, 2, 7;
L_0x55f18ef1bbd0 .functor MUXZ 32, v0x55f18ef17390_0, L_0x55f18ef1b2f0, v0x55f18ef12f90_0, C4<>;
L_0x55f18ef1bcc0 .functor MUXZ 32, v0x55f18ef17f00_0, v0x55f18ef16dc0_0, v0x55f18ef12ae0_0, C4<>;
L_0x55f18ef1be80 .concat [ 2 30 0 0], v0x55f18ef12b80_0, L_0x7f854a074138;
L_0x55f18ef2c020 .cmp/eq 32, L_0x55f18ef1be80, L_0x7f854a074180;
L_0x55f18ef2c1f0 .concat [ 2 30 0 0], v0x55f18ef12b80_0, L_0x7f854a0741c8;
L_0x55f18ef2c2e0 .cmp/eq 32, L_0x55f18ef2c1f0, L_0x7f854a074210;
L_0x55f18ef2c4c0 .concat [ 2 30 0 0], v0x55f18ef12b80_0, L_0x7f854a0742a0;
L_0x55f18ef2c5f0 .cmp/eq 32, L_0x55f18ef2c4c0, L_0x7f854a0742e8;
L_0x55f18ef2c420 .part L_0x55f18ef2d5f0, 0, 30;
L_0x55f18ef2c7e0 .concat [ 2 30 0 0], L_0x7f854a074330, L_0x55f18ef2c420;
L_0x55f18ef2c9e0 .functor MUXZ 32, L_0x55f18ef2c7e0, L_0x55f18ef2d5f0, L_0x55f18ef2c5f0, C4<>;
L_0x55f18ef2cb20 .functor MUXZ 32, L_0x55f18ef2c9e0, L_0x7f854a074258, L_0x55f18ef2c2e0, C4<>;
L_0x55f18ef2cd80 .functor MUXZ 32, L_0x55f18ef2cb20, v0x55f18ef17740_0, L_0x55f18ef2c020, C4<>;
L_0x55f18ef2d690 .part v0x55f18ef179a0_0, 0, 16;
L_0x55f18ef2d810 .part v0x55f18ef179a0_0, 26, 6;
S_0x55f18eecfd70 .scope module, "alu" "ALU" 3 42, 4 2 0, S_0x55f18eed0340;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "alu_a"
    .port_info 1 /INPUT 32 "alu_b"
    .port_info 2 /INPUT 3 "alu_op"
    .port_info 3 /OUTPUT 32 "alu_out"
    .port_info 4 /OUTPUT 1 "zero"
P_0x55f18ee4c090 .param/l "A_ADD" 0 4 11, C4<001>;
P_0x55f18ee4c0d0 .param/l "A_AND" 0 4 13, C4<011>;
P_0x55f18ee4c110 .param/l "A_GTZ" 0 4 17, C4<111>;
P_0x55f18ee4c150 .param/l "A_NOP" 0 4 10, C4<000>;
P_0x55f18ee4c190 .param/l "A_NOR" 0 4 16, C4<110>;
P_0x55f18ee4c1d0 .param/l "A_OR" 0 4 14, C4<100>;
P_0x55f18ee4c210 .param/l "A_SUB" 0 4 12, C4<010>;
P_0x55f18ee4c250 .param/l "A_XOR" 0 4 15, C4<101>;
L_0x55f18ef1b660 .functor AND 32, L_0x55f18ef1bcc0, L_0x55f18ef2cd80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55f18ee84420 .functor OR 32, L_0x55f18ef1bcc0, L_0x55f18ef2cd80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f18ee84a80 .functor XOR 32, L_0x55f18ef1bcc0, L_0x55f18ef2cd80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f18ee84860 .functor OR 32, L_0x55f18ef1bcc0, L_0x55f18ef2cd80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f18ee84640 .functor NOT 32, L_0x55f18ee84860, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f18eef3f80_0 .net *"_s12", 31 0, L_0x55f18ee84860;  1 drivers
L_0x7f854a0743c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f18eef4020_0 .net/2s *"_s16", 31 0, L_0x7f854a0743c0;  1 drivers
v0x55f18eed5f40_0 .net *"_s18", 0 0, L_0x55f18ef2d280;  1 drivers
L_0x7f854a074408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f18ef10e20_0 .net/2s *"_s20", 31 0, L_0x7f854a074408;  1 drivers
L_0x7f854a074450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f18ef10f00_0 .net/2s *"_s22", 31 0, L_0x7f854a074450;  1 drivers
v0x55f18ef11030_0 .net/s "alu_a", 31 0, L_0x55f18ef1bcc0;  alias, 1 drivers
v0x55f18ef11110_0 .net/s "alu_add_out", 31 0, L_0x55f18ef2cf10;  1 drivers
v0x55f18ef111f0_0 .net/s "alu_and_out", 31 0, L_0x55f18ef1b660;  1 drivers
v0x55f18ef112d0_0 .net/s "alu_b", 31 0, L_0x55f18ef2cd80;  alias, 1 drivers
v0x55f18ef113b0_0 .net/s "alu_gtz_out", 31 0, L_0x55f18ef2d320;  1 drivers
L_0x7f854a074378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f18ef11490_0 .net/s "alu_nop_out", 31 0, L_0x7f854a074378;  1 drivers
v0x55f18ef11570_0 .net/s "alu_nor_out", 31 0, L_0x55f18ee84640;  1 drivers
v0x55f18ef11650_0 .net "alu_op", 2 0, v0x55f18ef11e40_0;  alias, 1 drivers
v0x55f18ef11730_0 .net/s "alu_or_out", 31 0, L_0x55f18ee84420;  1 drivers
v0x55f18ef11810_0 .var "alu_out", 31 0;
v0x55f18ef118f0_0 .net/s "alu_sub_out", 31 0, L_0x55f18ef2cfb0;  1 drivers
v0x55f18ef119d0_0 .net/s "alu_xor_out", 31 0, L_0x55f18ee84a80;  1 drivers
v0x55f18ef11ab0_0 .net "zero", 0 0, L_0x55f18ef2d4b0;  alias, 1 drivers
E_0x55f18ee850a0/0 .event edge, v0x55f18ef11650_0, v0x55f18ef11490_0, v0x55f18ef11110_0, v0x55f18ef118f0_0;
E_0x55f18ee850a0/1 .event edge, v0x55f18ef111f0_0, v0x55f18ef11730_0, v0x55f18ef119d0_0, v0x55f18ef11570_0;
E_0x55f18ee850a0/2 .event edge, v0x55f18ef113b0_0;
E_0x55f18ee850a0 .event/or E_0x55f18ee850a0/0, E_0x55f18ee850a0/1, E_0x55f18ee850a0/2;
L_0x55f18ef2cf10 .arith/sum 32, L_0x55f18ef1bcc0, L_0x55f18ef2cd80;
L_0x55f18ef2cfb0 .arith/sub 32, L_0x55f18ef1bcc0, L_0x55f18ef2cd80;
L_0x55f18ef2d280 .cmp/gt.s 32, L_0x55f18ef1bcc0, L_0x7f854a0743c0;
L_0x55f18ef2d320 .functor MUXZ 32, L_0x7f854a074450, L_0x7f854a074408, L_0x55f18ef2d280, C4<>;
L_0x55f18ef2d4b0 .part L_0x55f18ef2d320, 0, 1;
S_0x55f18ef11c10 .scope module, "alu_decoder" "ALUDecoder" 3 57, 5 2 0, S_0x55f18eed0340;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOP"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /OUTPUT 3 "ALUControl"
v0x55f18ef11e40_0 .var "ALUControl", 2 0;
v0x55f18ef11f20_0 .net "ALUOP", 1 0, v0x55f18ef12a00_0;  alias, 1 drivers
v0x55f18ef11fe0_0 .net "funct", 5 0, L_0x55f18ef1ae80;  alias, 1 drivers
E_0x55f18ee85430 .event edge, v0x55f18ef11f20_0, v0x55f18ef11fe0_0;
S_0x55f18ef12120 .scope module, "control" "Control" 3 54, 6 1 0, S_0x55f18eed0340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 6 "opcode"
    .port_info 3 /OUTPUT 1 "IorD"
    .port_info 4 /OUTPUT 1 "MemWrite"
    .port_info 5 /OUTPUT 1 "IRWrite"
    .port_info 6 /OUTPUT 1 "RegDst"
    .port_info 7 /OUTPUT 1 "MemtoReg"
    .port_info 8 /OUTPUT 1 "RegWrite"
    .port_info 9 /OUTPUT 1 "ALUSrcA"
    .port_info 10 /OUTPUT 1 "Branch"
    .port_info 11 /OUTPUT 1 "PCWrite"
    .port_info 12 /OUTPUT 2 "ALUSrcB"
    .port_info 13 /OUTPUT 2 "ALUOp"
    .port_info 14 /OUTPUT 2 "PCSrc"
P_0x55f18ef122f0 .param/l "OP_ADD" 0 6 241, C4<000000>;
P_0x55f18ef12330 .param/l "OP_ADDI" 0 6 238, C4<001000>;
P_0x55f18ef12370 .param/l "OP_BGTZ" 0 6 242, C4<000111>;
P_0x55f18ef123b0 .param/l "OP_J" 0 6 243, C4<000010>;
P_0x55f18ef123f0 .param/l "OP_LW" 0 6 239, C4<100011>;
P_0x55f18ef12430 .param/l "OP_RTYPE" 0 6 237, C4<000000>;
P_0x55f18ef12470 .param/l "OP_SW" 0 6 240, C4<101011>;
v0x55f18ef12a00_0 .var "ALUOp", 1 0;
v0x55f18ef12ae0_0 .var "ALUSrcA", 0 0;
v0x55f18ef12b80_0 .var "ALUSrcB", 1 0;
v0x55f18ef12c40_0 .var "Branch", 0 0;
v0x55f18ef12d00_0 .var "IRWrite", 0 0;
v0x55f18ef12e10_0 .var "IorD", 0 0;
v0x55f18ef12ed0_0 .var "MemWrite", 0 0;
v0x55f18ef12f90_0 .var "MemtoReg", 0 0;
v0x55f18ef13050_0 .var "PCSrc", 1 0;
v0x55f18ef13130_0 .var "PCWrite", 0 0;
v0x55f18ef131f0_0 .var "RegDst", 0 0;
v0x55f18ef132b0_0 .var "RegWrite", 0 0;
v0x55f18ef13370_0 .net "clk", 0 0, v0x55f18ef1a220_0;  alias, 1 drivers
v0x55f18ef13430_0 .var "cur_state", 3 0;
v0x55f18ef13510_0 .var "next_state", 3 0;
v0x55f18ef135f0_0 .net "opcode", 5 0, L_0x55f18ef2d810;  1 drivers
v0x55f18ef136d0_0 .net "rst_n", 0 0, v0x55f18ef1a3a0_0;  alias, 1 drivers
E_0x55f18ee842b0 .event edge, v0x55f18ef13430_0, v0x55f18ef135f0_0;
E_0x55f18eef5c30 .event edge, v0x55f18ef13430_0;
E_0x55f18eef6920/0 .event negedge, v0x55f18ef136d0_0;
E_0x55f18eef6920/1 .event posedge, v0x55f18ef13370_0;
E_0x55f18eef6920 .event/or E_0x55f18eef6920/0, E_0x55f18eef6920/1;
S_0x55f18ef139f0 .scope module, "mem1" "DM" 3 29, 7 1 0, S_0x55f18eed0340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "wea"
    .port_info 2 /INPUT 7 "addra"
    .port_info 3 /INPUT 32 "dina"
    .port_info 4 /INPUT 7 "addrb"
    .port_info 5 /OUTPUT 32 "doutb"
v0x55f18ef13cd0_0 .net *"_s0", 31 0, L_0x55f18ef1b110;  1 drivers
v0x55f18ef13dd0_0 .net *"_s2", 8 0, L_0x55f18ef1b1b0;  1 drivers
L_0x7f854a074060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f18ef13eb0_0 .net *"_s5", 1 0, L_0x7f854a074060;  1 drivers
v0x55f18ef13f70_0 .net "addra", 6 0, L_0x55f18ef1b480;  1 drivers
v0x55f18ef14050_0 .net "addrb", 6 0, L_0x55f18ef1b570;  1 drivers
v0x55f18ef14180_0 .net "clk", 0 0, v0x55f18ef1a220_0;  alias, 1 drivers
v0x55f18ef14220_0 .net "dina", 31 0, v0x55f18ef17740_0;  1 drivers
v0x55f18ef142e0_0 .net "doutb", 31 0, L_0x55f18ef1b2f0;  alias, 1 drivers
v0x55f18ef143c0 .array "mem", 127 0, 31 0;
v0x55f18ef14480_0 .net "wea", 0 0, v0x55f18ef12ed0_0;  alias, 1 drivers
E_0x55f18ef13c50 .event posedge, v0x55f18ef13370_0;
L_0x55f18ef1b110 .array/port v0x55f18ef143c0, L_0x55f18ef1b1b0;
L_0x55f18ef1b1b0 .concat [ 7 2 0 0], L_0x55f18ef1b570, L_0x7f854a074060;
L_0x55f18ef1b2f0 .functor MUXZ 32, L_0x55f18ef1b110, v0x55f18ef17740_0, v0x55f18ef12ed0_0, C4<>;
S_0x55f18ef14630 .scope module, "pc_next" "PCNext" 3 61, 8 1 0, S_0x55f18eed0340;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "PCSrc"
    .port_info 1 /INPUT 32 "ALUResult"
    .port_info 2 /INPUT 32 "ALUOut"
    .port_info 3 /INPUT 32 "PCJump"
    .port_info 4 /OUTPUT 32 "nextPC"
P_0x55f18ef14800 .param/l "WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x55f18ef148d0_0 .net "ALUOut", 31 0, v0x55f18ef17390_0;  1 drivers
v0x55f18ef149d0_0 .net "ALUResult", 31 0, v0x55f18ef11810_0;  alias, 1 drivers
v0x55f18ef14ac0_0 .net "PCJump", 31 0, L_0x55f18ef1a670;  alias, 1 drivers
v0x55f18ef14b90_0 .net "PCSrc", 1 0, v0x55f18ef13050_0;  alias, 1 drivers
v0x55f18ef14c80_0 .net *"_s0", 31 0, L_0x55f18ef2db20;  1 drivers
L_0x7f854a074528 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f18ef14d90_0 .net *"_s11", 29 0, L_0x7f854a074528;  1 drivers
L_0x7f854a074570 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f18ef14e70_0 .net/2u *"_s12", 31 0, L_0x7f854a074570;  1 drivers
v0x55f18ef14f50_0 .net *"_s14", 0 0, L_0x55f18ef2df00;  1 drivers
v0x55f18ef15010_0 .net *"_s16", 31 0, L_0x55f18ef2e040;  1 drivers
L_0x7f854a074498 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f18ef150f0_0 .net *"_s3", 29 0, L_0x7f854a074498;  1 drivers
L_0x7f854a0744e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f18ef151d0_0 .net/2u *"_s4", 31 0, L_0x7f854a0744e0;  1 drivers
v0x55f18ef152b0_0 .net *"_s6", 0 0, L_0x55f18ef2dd20;  1 drivers
v0x55f18ef15370_0 .net *"_s8", 31 0, L_0x55f18ef2de60;  1 drivers
v0x55f18ef15450_0 .net "nextPC", 31 0, L_0x55f18ef2e130;  alias, 1 drivers
L_0x55f18ef2db20 .concat [ 2 30 0 0], v0x55f18ef13050_0, L_0x7f854a074498;
L_0x55f18ef2dd20 .cmp/eq 32, L_0x55f18ef2db20, L_0x7f854a0744e0;
L_0x55f18ef2de60 .concat [ 2 30 0 0], v0x55f18ef13050_0, L_0x7f854a074528;
L_0x55f18ef2df00 .cmp/eq 32, L_0x55f18ef2de60, L_0x7f854a074570;
L_0x55f18ef2e040 .functor MUXZ 32, L_0x55f18ef1a670, v0x55f18ef17390_0, L_0x55f18ef2df00, C4<>;
L_0x55f18ef2e130 .functor MUXZ 32, L_0x55f18ef2e040, v0x55f18ef11810_0, L_0x55f18ef2dd20, C4<>;
S_0x55f18ef155d0 .scope module, "regfile" "Regfile" 3 31, 9 3 0, S_0x55f18eed0340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 5 "r1Addr"
    .port_info 3 /OUTPUT 32 "r1Dout"
    .port_info 4 /INPUT 5 "r2Addr"
    .port_info 5 /OUTPUT 32 "r2Dout"
    .port_info 6 /INPUT 5 "wAddr"
    .port_info 7 /INPUT 32 "wDin"
    .port_info 8 /INPUT 1 "wEna"
P_0x55f18ef15750 .param/l "rst_value" 0 9 16, C4<00000000000000000000000000000000>;
L_0x55f18ee84750 .functor BUFZ 32, L_0x55f18ef1b6d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f18ee84b90 .functor BUFZ 32, L_0x55f18ef1b950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f18ef15920_0 .net *"_s0", 31 0, L_0x55f18ef1b6d0;  1 drivers
v0x55f18ef15a20_0 .net *"_s10", 6 0, L_0x55f18ef1b9f0;  1 drivers
L_0x7f854a0740f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f18ef15b00_0 .net *"_s13", 1 0, L_0x7f854a0740f0;  1 drivers
v0x55f18ef15bf0_0 .net *"_s2", 6 0, L_0x55f18ef1b770;  1 drivers
L_0x7f854a0740a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f18ef15cd0_0 .net *"_s5", 1 0, L_0x7f854a0740a8;  1 drivers
v0x55f18ef15e00_0 .net *"_s8", 31 0, L_0x55f18ef1b950;  1 drivers
v0x55f18ef15ee0_0 .net "clk", 0 0, v0x55f18ef1a220_0;  alias, 1 drivers
v0x55f18ef15fd0_0 .var/i "i", 31 0;
v0x55f18ef160b0_0 .net "r1Addr", 4 0, L_0x55f18ef1a830;  alias, 1 drivers
v0x55f18ef16190_0 .net "r1Dout", 31 0, L_0x55f18ee84750;  alias, 1 drivers
v0x55f18ef16270_0 .net "r2Addr", 4 0, L_0x55f18ef1a9a0;  alias, 1 drivers
v0x55f18ef16350_0 .net "r2Dout", 31 0, L_0x55f18ee84b90;  alias, 1 drivers
v0x55f18ef16430 .array "regs", 0 31, 31 0;
v0x55f18ef164f0_0 .net "rst_n", 0 0, v0x55f18ef1a3a0_0;  alias, 1 drivers
v0x55f18ef16590_0 .net "wAddr", 4 0, L_0x55f18ef1aca0;  alias, 1 drivers
v0x55f18ef16650_0 .net "wDin", 31 0, L_0x55f18ef1bbd0;  1 drivers
v0x55f18ef16730_0 .net "wEna", 0 0, v0x55f18ef132b0_0;  alias, 1 drivers
L_0x55f18ef1b6d0 .array/port v0x55f18ef16430, L_0x55f18ef1b770;
L_0x55f18ef1b770 .concat [ 5 2 0 0], L_0x55f18ef1a830, L_0x7f854a0740a8;
L_0x55f18ef1b950 .array/port v0x55f18ef16430, L_0x55f18ef1b9f0;
L_0x55f18ef1b9f0 .concat [ 5 2 0 0], L_0x55f18ef1a9a0, L_0x7f854a0740f0;
S_0x55f18ef169e0 .scope module, "signed_ext" "SignedExt" 3 51, 10 2 0, S_0x55f18eed0340;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "input_num"
    .port_info 1 /OUTPUT 32 "output_num"
v0x55f18ef16b80_0 .net/s "input_num", 15 0, L_0x55f18ef2d690;  1 drivers
v0x55f18ef16c80_0 .net/s "output_num", 31 0, L_0x55f18ef2d5f0;  alias, 1 drivers
L_0x55f18ef2d5f0 .extend/s 32, L_0x55f18ef2d690;
    .scope S_0x55f18ef139f0;
T_0 ;
    %wait E_0x55f18ef13c50;
    %load/vec4 v0x55f18ef14480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55f18ef14220_0;
    %load/vec4 v0x55f18ef13f70_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f18ef143c0, 0, 4;
    %vpi_call 7 14 "$display", "%5d:\345\206\231dm[%h] <= %h", $time, v0x55f18ef13f70_0, v0x55f18ef14220_0 {0 0 0};
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f18ef155d0;
T_1 ;
    %wait E_0x55f18ef13c50;
    %load/vec4 v0x55f18ef164f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f18ef15fd0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x55f18ef15fd0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55f18ef15fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f18ef16430, 0, 4;
    %load/vec4 v0x55f18ef15fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f18ef15fd0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55f18ef16730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55f18ef16650_0;
    %load/vec4 v0x55f18ef16590_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f18ef16430, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f18eecfd70;
T_2 ;
    %wait E_0x55f18ee850a0;
    %load/vec4 v0x55f18ef11650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %load/vec4 v0x55f18ef11490_0;
    %assign/vec4 v0x55f18ef11810_0, 0;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x55f18ef11490_0;
    %assign/vec4 v0x55f18ef11810_0, 0;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x55f18ef11110_0;
    %assign/vec4 v0x55f18ef11810_0, 0;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x55f18ef118f0_0;
    %assign/vec4 v0x55f18ef11810_0, 0;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x55f18ef111f0_0;
    %assign/vec4 v0x55f18ef11810_0, 0;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x55f18ef11730_0;
    %assign/vec4 v0x55f18ef11810_0, 0;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x55f18ef119d0_0;
    %assign/vec4 v0x55f18ef11810_0, 0;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x55f18ef11570_0;
    %assign/vec4 v0x55f18ef11810_0, 0;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x55f18ef113b0_0;
    %assign/vec4 v0x55f18ef11810_0, 0;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55f18ef12120;
T_3 ;
    %wait E_0x55f18eef6920;
    %load/vec4 v0x55f18ef136d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f18ef13430_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55f18ef13510_0;
    %assign/vec4 v0x55f18ef13430_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f18ef12120;
T_4 ;
    %wait E_0x55f18eef5c30;
    %load/vec4 v0x55f18ef13430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef131f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef132b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef13130_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef12b80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef12a00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef13050_0, 0, 2;
    %jmp T_4.14;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef131f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef132b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef13130_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef12b80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef12a00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef13050_0, 0, 2;
    %jmp T_4.14;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef131f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef132b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef13130_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f18ef12b80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef12a00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef13050_0, 0, 2;
    %jmp T_4.14;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef131f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef132b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f18ef12ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef13130_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f18ef12b80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef12a00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef13050_0, 0, 2;
    %jmp T_4.14;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f18ef12e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef131f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef132b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef13130_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef12b80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef12a00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef13050_0, 0, 2;
    %jmp T_4.14;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef131f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f18ef12f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f18ef132b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef13130_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef12b80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef12a00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef13050_0, 0, 2;
    %jmp T_4.14;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f18ef12e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f18ef12ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef131f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef132b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef13130_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef12b80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef12a00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef13050_0, 0, 2;
    %jmp T_4.14;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef131f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef132b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f18ef12ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef13130_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef12b80_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f18ef12a00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef13050_0, 0, 2;
    %jmp T_4.14;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f18ef131f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f18ef132b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef13130_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef12b80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef12a00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef13050_0, 0, 2;
    %jmp T_4.14;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef131f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef132b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f18ef12ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f18ef12c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef13130_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef12b80_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f18ef12a00_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f18ef13050_0, 0, 2;
    %jmp T_4.14;
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef131f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef132b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f18ef12ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef13130_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f18ef12b80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef12a00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef13050_0, 0, 2;
    %jmp T_4.14;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef131f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f18ef132b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef13130_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef12b80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef12a00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef13050_0, 0, 2;
    %jmp T_4.14;
T_4.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef131f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef132b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f18ef13130_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef12b80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef12a00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f18ef13050_0, 0, 2;
    %jmp T_4.14;
T_4.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f18ef12d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef131f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef132b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef12c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f18ef13130_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f18ef12b80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef12a00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f18ef13050_0, 0, 2;
    %jmp T_4.14;
T_4.14 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55f18ef12120;
T_5 ;
    %wait E_0x55f18ee842b0;
    %load/vec4 v0x55f18ef13430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f18ef13510_0, 0, 4;
    %jmp T_5.8;
T_5.0 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55f18ef13510_0, 0, 4;
    %jmp T_5.8;
T_5.1 ;
    %load/vec4 v0x55f18ef135f0_0;
    %cmpi/e 35, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55f18ef135f0_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f18ef13510_0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x55f18ef135f0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_5.11, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55f18ef13510_0, 0, 4;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x55f18ef135f0_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_5.13, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55f18ef13510_0, 0, 4;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x55f18ef135f0_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55f18ef13510_0, 0, 4;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0x55f18ef135f0_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55f18ef13510_0, 0, 4;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f18ef13510_0, 0, 4;
T_5.18 ;
T_5.16 ;
T_5.14 ;
T_5.12 ;
T_5.10 ;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v0x55f18ef135f0_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_5.19, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55f18ef13510_0, 0, 4;
    %jmp T_5.20;
T_5.19 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55f18ef13510_0, 0, 4;
T_5.20 ;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55f18ef13510_0, 0, 4;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55f18ef13510_0, 0, 4;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55f18ef13510_0, 0, 4;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55f18ef13510_0, 0, 4;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55f18ef11c10;
T_6 ;
    %wait E_0x55f18ee85430;
    %load/vec4 v0x55f18ef11f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f18ef11e40_0, 0;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55f18ef11e40_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55f18ef11e40_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x55f18ef11fe0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f18ef11e40_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55f18ef11e40_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55f18eed0340;
T_7 ;
    %wait E_0x55f18eef6920;
    %load/vec4 v0x55f18ef1a0f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f18ef17f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f18ef179a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f18ef16dc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f18ef17740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f18ef17390_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55f18ef17fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55f18ef1a000_0;
    %assign/vec4 v0x55f18ef17f00_0, 0;
T_7.2 ;
    %load/vec4 v0x55f18ef17a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55f18ef17cf0_0;
    %assign/vec4 v0x55f18ef179a0_0, 0;
T_7.4 ;
    %load/vec4 v0x55f18ef182c0_0;
    %assign/vec4 v0x55f18ef16dc0_0, 0;
    %load/vec4 v0x55f18ef18390_0;
    %assign/vec4 v0x55f18ef17740_0, 0;
    %load/vec4 v0x55f18ef17450_0;
    %assign/vec4 v0x55f18ef17390_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55f18eedb1f0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef1a3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f18ef1a220_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f18ef1a3a0_0, 0, 1;
    %vpi_call 2 12 "$display", "%5d: reset complete.", $time {0 0 0};
    %vpi_call 2 13 "$readmemh", "mem.hex", v0x55f18ef143c0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000101011 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f18ef1a2c0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x55f18ef1a2c0_0;
    %cmpi/s 44, 0, 32;
    %jmp/0xz T_8.1, 5;
    %vpi_call 2 15 "$display", "%h", &A<v0x55f18ef143c0, v0x55f18ef1a2c0_0 > {0 0 0};
    %load/vec4 v0x55f18ef1a2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f18ef1a2c0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call 2 16 "$display", "%5d: memory initialization finished.", $time {0 0 0};
    %delay 10000000, 0;
    %vpi_call 2 18 "$display", "%5d: simulation finished!", $time {0 0 0};
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x55f18eedb1f0;
T_9 ;
    %delay 1000, 0;
    %load/vec4 v0x55f18ef1a220_0;
    %inv;
    %store/vec4 v0x55f18ef1a220_0, 0, 1;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb.v";
    "top.v";
    "ALU.v";
    "ALUDecoder.v";
    "Control.v";
    "DM.v";
    "PCNext.v";
    "Regfile.v";
    "SignedExt.v";
