#include "wake_button.h"

#if defined(TARGET_ESP32)

#include "esp_sleep.h"
#include "soc/soc_caps.h"
#include "driver/gpio.h"
#if SOC_PM_SUPPORT_EXT1_WAKEUP
#include "driver/rtc_io.h"  // RTC pull retention for ext0/ext1 pads
#endif
#include "structs.h"
#include "od_log.h"

#ifndef DEVICE_FLAG_BATTERY_LATCH
#define DEVICE_FLAG_BATTERY_LATCH (1 << 3)
#endif
#ifndef DEVICE_FLAG_PWR_LATCH_DFF
#define DEVICE_FLAG_PWR_LATCH_DFF (1 << 4)
#endif

extern struct od_config globalConfig;
extern ButtonState buttonStates[MAX_BUTTONS];
extern uint8_t buttonStateCount;

// There is no ext0 status register, so the armed pin is remembered across the
// sleep for detectButtonWake() to name. 0xFF = ext0 not armed this cycle.
RTC_DATA_ATTR static uint8_t s_ext0WakePin = 0xFF;

namespace {

bool validPin(uint8_t pin) { return pin != 0 && pin != 0xFF; }

struct WakeCandidate {
    uint8_t pin;
    bool wakeHigh;   // wake level == pressed level
    bool pullup;     // configured internal pulls (retained across sleep)
    bool pulldown;
};

#if !SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP && SOC_PM_SUPPORT_EXT1_WAKEUP
// With RTC_PERIPH powered down, IDF maintains pulls configured through the RTC
// IO registers via the HOLD feature — the digital-domain pinMode pulls do not
// survive, so re-assert them here for every armed pad. A pad with no internal
// pull depends on external hardware to idle at the released level.
void retainWakePull(const WakeCandidate& c) {
    const gpio_num_t gpio = (gpio_num_t)c.pin;
    if (c.pullup) {
        rtc_gpio_pullup_en(gpio);
        rtc_gpio_pulldown_dis(gpio);
    } else if (c.pulldown) {
        rtc_gpio_pulldown_en(gpio);
        rtc_gpio_pullup_dis(gpio);
    } else {
        od_log_warn("Wake: pin %u has no internal pull - floating wake pin may cause spurious wakes", c.pin);
    }
}

void warnUnarmedPins(uint64_t mask, const char* reason) {
    for (uint8_t pin = 0; pin < 64; pin++) {
        if (mask & (1ULL << pin)) {
            od_log_warn("Wake: pin %u not armed (%s) - timer-only for this button", pin, reason);
        }
    }
}
#endif

}  // namespace

void armButtonWakeSources() {
    if (globalConfig.power_option.sleep_flags & OD_SLEEP_FLAG_BUTTON_WAKE_DISABLE) {
        od_log_info("Button wake disabled (sleep_flags) - timer-only deep sleep");
        return;
    }
    const uint8_t deviceFlags = globalConfig.system_config.device_flags;
    const uint8_t pwrPin2 = globalConfig.system_config.pwr_pin_2;
    const uint8_t pwrPin3 = globalConfig.system_config.pwr_pin_3;

    // Candidates: every initialized button (initButtons() already excluded 0xFF
    // and the GT911 INT pin), plus the MOSFET-latch power button so it wakes
    // from timer sleep the same way it wakes from powerOff().
    WakeCandidate candidates[MAX_BUTTONS + 1];
    uint8_t candidateCount = 0;
    for (uint8_t i = 0; i < buttonStateCount && i < MAX_BUTTONS; i++) {
        const ButtonState& btn = buttonStates[i];
        if (!btn.initialized || btn.instance_index >= 4) continue;
        const BinaryInputs& input = globalConfig.binary_inputs[btn.instance_index];
        WakeCandidate& c = candidates[candidateCount++];
        c.pin = btn.pin;
        c.wakeHigh = !btn.inverted;
        c.pullup = (input.pullups & (1 << btn.pin_offset)) != 0;
        c.pulldown = (input.pulldowns & (1 << btn.pin_offset)) != 0;
    }
    if ((deviceFlags & DEVICE_FLAG_BATTERY_LATCH) && validPin(pwrPin3)) {
        WakeCandidate& c = candidates[candidateCount++];
        c.pin = pwrPin3;
        c.wakeHigh = false;      // shutdown button is active-low
        c.pullup = true;         // powerLatchBegin() keeps it INPUT_PULLUP
        c.pulldown = false;
    }

    uint64_t lowMask = 0;
    uint64_t highMask = 0;
    WakeCandidate eligible[MAX_BUTTONS + 1];
    uint8_t eligibleCount = 0;
    s_ext0WakePin = 0xFF;
    for (uint8_t i = 0; i < candidateCount; i++) {
        const WakeCandidate& c = candidates[i];
        if (validPin(pwrPin2) && c.pin == pwrPin2) {
            // pwr_pin_2 is the latch hold pin (MOSFET enable / D-FF D input);
            // it is an output, never a wake button.
            od_log_debug("Wake: pin %u is the power latch pin - not armed", c.pin);
            continue;
        }
        if ((deviceFlags & DEVICE_FLAG_PWR_LATCH_DFF) && validPin(pwrPin3) && c.pin == pwrPin3) {
            // On D-FF boards pwr_pin_3 is the 74AHC1G79 CP clock: a wake-armed
            // pull or level change could clock the latch off and cut power.
            od_log_debug("Wake: pin %u is the D-FF latch clock - not armed", c.pin);
            continue;
        }
        if (!esp_sleep_is_valid_wakeup_gpio((gpio_num_t)c.pin)) {
            od_log_debug("Wake: pin %u not wake-capable on this chip - timer-only for this button", c.pin);
            continue;
        }
        // gpio_get_level, not digitalRead: the shim's digitalRead WAS gpio_get_level with a
        // validity guard, and esp_sleep_is_valid_wakeup_gpio() above has already established
        // this pin is a real one. driver/gpio.h is included here already.
        if (gpio_get_level((gpio_num_t)c.pin) == (c.wakeHigh ? 1 : 0)) {
            // Already at its wake level: arming would wake instantly and
            // ping-pong. The pin re-qualifies next sleep entry after release.
            od_log_debug("Wake: pin %u held at sleep entry - skipped this cycle", c.pin);
            continue;
        }
        if (c.wakeHigh) highMask |= 1ULL << c.pin;
        else lowMask |= 1ULL << c.pin;
        eligible[eligibleCount++] = c;
    }

    if (lowMask == 0 && highMask == 0) {
        od_log_warn("No wake-capable buttons - timer-only deep sleep");
        return;
    }

#if SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP
    // C3/C6: LP GPIO wake; esp_deep_sleep_start() auto-enables the pull
    // opposite each wake level (CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS).
    if (lowMask) {
        esp_err_t err = esp_deep_sleep_enable_gpio_wakeup(lowMask, ESP_GPIO_WAKEUP_GPIO_LOW);
        if (err != ESP_OK) {
            od_log_warn("Wake: gpio LOW arm failed (err %d) - timer-only for mask 0x%llX", err, (unsigned long long)lowMask);
        } else {
            od_log_info("Wake: gpio LOW armed, mask 0x%llX", (unsigned long long)lowMask);
        }
    }
    if (highMask) {
        // Mixed polarity needs the second call to accumulate per-pin; on error
        // keep the LOW group and never abort the sleep.
        esp_err_t err = esp_deep_sleep_enable_gpio_wakeup(highMask, ESP_GPIO_WAKEUP_GPIO_HIGH);
        if (err != ESP_OK) {
            od_log_warn("Wake: gpio HIGH arm failed (err %d) - timer-only for mask 0x%llX", err, (unsigned long long)highMask);
        } else {
            od_log_info("Wake: gpio HIGH armed, mask 0x%llX", (unsigned long long)highMask);
        }
    }
#elif SOC_PM_SUPPORT_EXT1_WAKEUP
    uint64_t armedMask = 0;
#if CONFIG_IDF_TARGET_ESP32
    // Classic ESP32 ext1 has no ANY_LOW mode: the HIGH group rides ext1
    // ANY_HIGH; ext0 covers exactly one LOW pin (the lowest-numbered).
    if (highMask) {
        esp_sleep_enable_ext1_wakeup(highMask, ESP_EXT1_WAKEUP_ANY_HIGH);
        armedMask |= highMask;
        od_log_info("Wake: ext1 ANY_HIGH armed, mask 0x%llX", (unsigned long long)highMask);
    }
    if (lowMask) {
        const uint8_t firstLowPin = (uint8_t)__builtin_ctzll(lowMask);
        esp_sleep_enable_ext0_wakeup((gpio_num_t)firstLowPin, 0);
        s_ext0WakePin = firstLowPin;
        armedMask |= 1ULL << firstLowPin;
        od_log_info("Wake: ext0 LOW armed on pin %u", firstLowPin);
        warnUnarmedPins(lowMask & ~(1ULL << firstLowPin), "classic ESP32 ext0 takes one LOW pin");
    }
#else
    // S2/S3: one ext1 call only (a second replaces the first), so the larger
    // polarity group takes ext1 and the other group's first pin takes ext0.
    if (__builtin_popcountll(highMask) >= __builtin_popcountll(lowMask)) {
        if (highMask) {
            esp_sleep_enable_ext1_wakeup(highMask, ESP_EXT1_WAKEUP_ANY_HIGH);
            armedMask |= highMask;
            od_log_info("Wake: ext1 ANY_HIGH armed, mask 0x%llX", (unsigned long long)highMask);
        }
        if (lowMask) {
            const uint8_t firstLowPin = (uint8_t)__builtin_ctzll(lowMask);
            esp_sleep_enable_ext0_wakeup((gpio_num_t)firstLowPin, 0);
            s_ext0WakePin = firstLowPin;
            armedMask |= 1ULL << firstLowPin;
            od_log_info("Wake: ext0 LOW armed on pin %u", firstLowPin);
            warnUnarmedPins(lowMask & ~(1ULL << firstLowPin), "ext1 taken by HIGH group, ext0 takes one pin");
        }
    } else {
        esp_sleep_enable_ext1_wakeup(lowMask, ESP_EXT1_WAKEUP_ANY_LOW);
        armedMask |= lowMask;
        od_log_info("Wake: ext1 ANY_LOW armed, mask 0x%llX", (unsigned long long)lowMask);
        if (highMask) {
            const uint8_t firstHighPin = (uint8_t)__builtin_ctzll(highMask);
            esp_sleep_enable_ext0_wakeup((gpio_num_t)firstHighPin, 1);
            s_ext0WakePin = firstHighPin;
            armedMask |= 1ULL << firstHighPin;
            od_log_info("Wake: ext0 HIGH armed on pin %u", firstHighPin);
            warnUnarmedPins(highMask & ~(1ULL << firstHighPin), "ext1 taken by LOW group, ext0 takes one pin");
        }
    }
#endif
    // Re-assert configured pulls through the RTC IO registers on every armed
    // pad so each pin idles at its released level through the sleep.
    for (uint8_t i = 0; i < eligibleCount; i++) {
        if (armedMask & (1ULL << eligible[i].pin)) {
            retainWakePull(eligible[i]);
        }
    }
#endif
}

bool detectButtonWake(int wakeupCause) {
    switch ((esp_sleep_wakeup_cause_t)wakeupCause) {
        // The EXT0/EXT1 causes are guarded by hardware capability: the enum
        // values exist on every chip, but the status symbol does not link on
        // chips without ext1 (C3), and neither cause can occur where the
        // hardware is absent — the default case covers them defensively.
#if SOC_PM_SUPPORT_EXT0_WAKEUP
        case ESP_SLEEP_WAKEUP_EXT0:
            od_log_info("Wake-up reason: EXT0 button (pin %u)", s_ext0WakePin);
            return true;
#endif
#if SOC_PM_SUPPORT_EXT1_WAKEUP
        case ESP_SLEEP_WAKEUP_EXT1:
            od_log_info("Wake-up reason: EXT1 button (pin mask 0x%llX)", (unsigned long long)esp_sleep_get_ext1_wakeup_status());
            return true;
#endif
#if SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP
        case ESP_SLEEP_WAKEUP_GPIO:
            od_log_info("Wake-up reason: GPIO button (pin mask 0x%llX)", (unsigned long long)esp_sleep_get_gpio_wakeup_status());
            return true;
#endif
        case ESP_SLEEP_WAKEUP_TIMER:
            od_log_info("Wake-up reason: timer");
            return false;
        default:
            od_log_info("Wake-up reason: %d (not a button)", wakeupCause);
            return false;
    }
}

#else  // not ESP32

void armButtonWakeSources() {}

bool detectButtonWake(int wakeupCause) {
    (void)wakeupCause;
    return false;
}

#endif
