/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire [15:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_8z;
  reg [24:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  reg [7:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [25:0] celloutsig_1_5z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = in_data[105] ? celloutsig_1_5z[6] : celloutsig_1_10z[2];
  assign celloutsig_1_19z = ~(celloutsig_1_5z[18] ^ celloutsig_1_2z[2]);
  assign celloutsig_0_5z = ~(celloutsig_0_0z[2] ^ celloutsig_0_4z[1]);
  assign celloutsig_1_0z = in_data[170:168] * in_data[160:158];
  assign celloutsig_1_3z = celloutsig_1_1z[4:1] * in_data[170:167];
  assign celloutsig_1_5z[25:3] = celloutsig_1_2z[0] ? in_data[152:130] : { celloutsig_1_2z[5:1], 1'h0, celloutsig_1_2z[7:1], 1'h0, celloutsig_1_4z, celloutsig_1_2z[7:1], 1'h0 };
  assign celloutsig_1_4z = celloutsig_1_1z[9:1] !== { in_data[170], celloutsig_1_2z };
  assign celloutsig_0_4z = ~ in_data[91:76];
  assign celloutsig_0_6z = ~^ celloutsig_0_1z[8:3];
  assign celloutsig_0_11z = ^ celloutsig_0_8z[3:0];
  assign celloutsig_0_2z = ^ { in_data[63:38], celloutsig_0_0z };
  assign celloutsig_0_8z = { in_data[79:75], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z } >> { celloutsig_0_1z[5:3], 3'h7, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_14z = celloutsig_0_1z[10:3] - { celloutsig_0_1z[4:3], 3'h7, celloutsig_0_3z };
  assign celloutsig_0_3z = celloutsig_0_0z - in_data[15:13];
  assign celloutsig_0_0z = in_data[20:18] ~^ in_data[2:0];
  assign celloutsig_1_1z = in_data[145:133] ~^ { celloutsig_1_0z[1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_1z[9:3], celloutsig_0_11z } ^ { celloutsig_0_9z[16:10], celloutsig_0_2z };
  assign celloutsig_1_10z = celloutsig_1_5z[10:8] ^ celloutsig_1_3z[2:0];
  always_latch
    if (!clkin_data[32]) celloutsig_0_9z = 25'h0000000;
    else if (celloutsig_1_19z) celloutsig_0_9z = in_data[93:69];
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 8'h00;
    else if (!clkin_data[0]) celloutsig_1_2z = in_data[177:170];
  assign celloutsig_0_1z[11:3] = in_data[87:79] ~^ { in_data[19:14], celloutsig_0_0z };
  assign celloutsig_0_1z[2:0] = 3'h7;
  assign celloutsig_1_5z[2:0] = celloutsig_1_0z;
  assign { out_data[128], out_data[96], out_data[39:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
