;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -1, <-120
	SUB 12, @10
	SLT -90, @-102
	SLT -90, @-102
	JMZ 0, <20
	JMZ 0, <20
	SUB #12, @201
	SUB #12, @201
	SUB 0, 21
	SUB #12, @201
	SUB -1, <-20
	ADD -110, 909
	SUB 0, 0
	SUB @30, 4
	JMN <127, 106
	SUB @121, 103
	SUB @121, 103
	DJN @0, -2
	SUB #12, @200
	MOV -7, <-20
	SUB -207, <-120
	SUB 0, 0
	SUB #12, @200
	SLT -0, @-102
	DJN 12, #10
	SLT 12, @10
	SUB @-121, 103
	DAT #30, #4
	SLT #0, -240
	SLT #0, -240
	SPL <127, 106
	SPL <127, 106
	SLT #0, -240
	CMP #0, -240
	SUB @127, 106
	SLT #0, -240
	SUB @-127, 100
	MOV -7, <-20
	CMP 30, 9
	SUB @-127, 100
	CMP -1, <-120
	SLT 0, 20
	SUB 300, 91
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
