INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcktm/ArqComputadorasUNC/1/tp_1/tp_1.sim/sim_1/synth/func/xsim/tb_auto_alu_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module top_alu
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcktm/ArqComputadorasUNC/1/tp_1/tp_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [/home/marcktm/ArqComputadorasUNC/1/tp_1/tp_1.srcs/sources_1/new/alu.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marcktm/ArqComputadorasUNC/1/tp_1/tp_1.srcs/sim_1/new/tb_auto_alu.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'ADD' is redefined [/home/marcktm/ArqComputadorasUNC/1/tp_1/tp_1.srcs/sim_1/new/tb_auto_alu.v:3]
WARNING: [VRFC 10-9157] macro 'SUB' is redefined [/home/marcktm/ArqComputadorasUNC/1/tp_1/tp_1.srcs/sim_1/new/tb_auto_alu.v:4]
WARNING: [VRFC 10-9157] macro 'AND' is redefined [/home/marcktm/ArqComputadorasUNC/1/tp_1/tp_1.srcs/sim_1/new/tb_auto_alu.v:5]
WARNING: [VRFC 10-9157] macro 'OR' is redefined [/home/marcktm/ArqComputadorasUNC/1/tp_1/tp_1.srcs/sim_1/new/tb_auto_alu.v:6]
WARNING: [VRFC 10-9157] macro 'XOR' is redefined [/home/marcktm/ArqComputadorasUNC/1/tp_1/tp_1.srcs/sim_1/new/tb_auto_alu.v:7]
WARNING: [VRFC 10-9157] macro 'SRA' is redefined [/home/marcktm/ArqComputadorasUNC/1/tp_1/tp_1.srcs/sim_1/new/tb_auto_alu.v:8]
WARNING: [VRFC 10-9157] macro 'SRL' is redefined [/home/marcktm/ArqComputadorasUNC/1/tp_1/tp_1.srcs/sim_1/new/tb_auto_alu.v:9]
WARNING: [VRFC 10-9157] macro 'NOR' is redefined [/home/marcktm/ArqComputadorasUNC/1/tp_1/tp_1.srcs/sim_1/new/tb_auto_alu.v:10]
INFO: [VRFC 10-311] analyzing module tb_auto_alu
