// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "10/07/2024 14:31:21"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for QuestaSim (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module uart (
	clock,
	i_Tx_DV,
	i_Rx_Serial,
	signal,
	o_Tx_Done,
	o_Rx_Byte,
	o_Tx_Serial);
input 	clock;
input 	i_Tx_DV;
input 	i_Rx_Serial;
input 	signal;
output 	o_Tx_Done;
output 	[7:0] o_Rx_Byte;
output 	o_Tx_Serial;

// Design Ports Information
// o_Tx_Done	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Rx_Byte[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Rx_Byte[1]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Rx_Byte[2]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Rx_Byte[3]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Rx_Byte[4]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Rx_Byte[5]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Rx_Byte[6]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Rx_Byte[7]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_Tx_Serial	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signal	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_Tx_DV	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_Rx_Serial	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \tx|Add0~37_sumout ;
wire \tx|r_Clock_Count[3]~DUPLICATE_q ;
wire \tx|r_Clock_Count[2]~DUPLICATE_q ;
wire \tx|LessThan1~2_combout ;
wire \tx|LessThan1~1_combout ;
wire \i_Tx_DV~input_o ;
wire \tx|Selector22~0_combout ;
wire \tx|r_SM_Main.s_IDLE~q ;
wire \tx|LessThan1~0_combout ;
wire \tx|LessThan1~3_combout ;
wire \tx|r_Clock_Count[15]~0_combout ;
wire \tx|Add0~38 ;
wire \tx|Add0~33_sumout ;
wire \tx|Add0~34 ;
wire \tx|Add0~41_sumout ;
wire \tx|Add0~42 ;
wire \tx|Add0~29_sumout ;
wire \tx|Add0~30 ;
wire \tx|Add0~45_sumout ;
wire \tx|Add0~46 ;
wire \tx|Add0~21_sumout ;
wire \tx|r_Clock_Count[5]~DUPLICATE_q ;
wire \tx|Add0~22 ;
wire \tx|Add0~25_sumout ;
wire \tx|r_Clock_Count[6]~DUPLICATE_q ;
wire \tx|Add0~26 ;
wire \tx|Add0~17_sumout ;
wire \tx|r_Clock_Count[7]~DUPLICATE_q ;
wire \tx|Add0~18 ;
wire \tx|Add0~13_sumout ;
wire \tx|r_Clock_Count[8]~DUPLICATE_q ;
wire \tx|Add0~14 ;
wire \tx|Add0~9_sumout ;
wire \tx|Add0~10 ;
wire \tx|Add0~5_sumout ;
wire \tx|r_Clock_Count[10]~DUPLICATE_q ;
wire \tx|Add0~6 ;
wire \tx|Add0~61_sumout ;
wire \tx|Add0~62 ;
wire \tx|Add0~1_sumout ;
wire \tx|Add0~2 ;
wire \tx|Add0~57_sumout ;
wire \tx|Add0~58 ;
wire \tx|Add0~53_sumout ;
wire \tx|Add0~54 ;
wire \tx|Add0~49_sumout ;
wire \tx|LessThan1~4_combout ;
wire \tx|LessThan1~5_combout ;
wire \tx|Selector23~0_combout ;
wire \tx|r_SM_Main.s_TX_START_BIT~q ;
wire \tx|r_SM_Main.s_TX_DATA_BITS~DUPLICATE_q ;
wire \tx|Selector18~0_combout ;
wire \tx|Selector24~0_combout ;
wire \tx|r_SM_Main.s_TX_DATA_BITS~q ;
wire \tx|Selector20~0_combout ;
wire \tx|Selector19~0_combout ;
wire \tx|r_Bit_Index[1]~DUPLICATE_q ;
wire \tx|r_SM_Main.s_TX_STOP_BIT~0_combout ;
wire \tx|r_SM_Main.s_TX_STOP_BIT~q ;
wire \tx|r_SM_Main~9_combout ;
wire \tx|r_SM_Main.s_CLEANUP~q ;
wire \tx|Selector1~0_combout ;
wire \tx|o_Tx_Done~q ;
wire \rx|Add0~37_sumout ;
wire \rx|r_Clock_Count[15]~DUPLICATE_q ;
wire \rx|Equal0~0_combout ;
wire \rx|Equal0~1_combout ;
wire \i_Rx_Serial~input_o ;
wire \rx|r_Rx_Data_R~0_combout ;
wire \rx|r_Rx_Data_R~q ;
wire \rx|r_Rx_Data~q ;
wire \rx|Selector29~0_combout ;
wire \rx|r_SM_Main.s_RX_START_BIT~q ;
wire \rx|LessThan1~0_combout ;
wire \rx|LessThan1~1_combout ;
wire \rx|LessThan1~2_combout ;
wire \rx|LessThan1~3_combout ;
wire \rx|r_SM_Main.s_IDLE~q ;
wire \rx|r_SM_Main.s_RX_START_BIT~DUPLICATE_q ;
wire \rx|r_Bit_Index[0]~DUPLICATE_q ;
wire \rx|Decoder0~0_combout ;
wire \rx|Selector30~0_combout ;
wire \rx|r_SM_Main.s_RX_DATA_BITS~q ;
wire \rx|Selector18~0_combout ;
wire \rx|Decoder0~1_combout ;
wire \rx|r_Clock_Count[5]~1_combout ;
wire \rx|r_SM_Main.s_RX_STOP_BIT~0_combout ;
wire \rx|r_SM_Main.s_RX_STOP_BIT~1_combout ;
wire \rx|r_SM_Main.s_RX_STOP_BIT~q ;
wire \rx|Selector31~0_combout ;
wire \rx|r_SM_Main.s_CLEANUP~q ;
wire \rx|Selector28~1_combout ;
wire \rx|Equal0~2_combout ;
wire \rx|Equal0~3_combout ;
wire \rx|Selector28~0_combout ;
wire \rx|r_SM_Main.s_IDLE~DUPLICATE_q ;
wire \rx|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ;
wire \rx|r_Clock_Count[5]~0_combout ;
wire \rx|r_Clock_Count[0]~DUPLICATE_q ;
wire \rx|Add0~38 ;
wire \rx|Add0~41_sumout ;
wire \rx|r_Clock_Count[1]~DUPLICATE_q ;
wire \rx|Add0~42 ;
wire \rx|Add0~33_sumout ;
wire \rx|r_Clock_Count[2]~DUPLICATE_q ;
wire \rx|Add0~34 ;
wire \rx|Add0~29_sumout ;
wire \rx|r_Clock_Count[3]~DUPLICATE_q ;
wire \rx|Add0~30 ;
wire \rx|Add0~45_sumout ;
wire \rx|r_Clock_Count[4]~DUPLICATE_q ;
wire \rx|Add0~46 ;
wire \rx|Add0~13_sumout ;
wire \rx|Add0~14 ;
wire \rx|Add0~17_sumout ;
wire \rx|Add0~18 ;
wire \rx|Add0~21_sumout ;
wire \rx|r_Clock_Count[7]~DUPLICATE_q ;
wire \rx|Add0~22 ;
wire \rx|Add0~25_sumout ;
wire \rx|r_Clock_Count[8]~DUPLICATE_q ;
wire \rx|Add0~26 ;
wire \rx|Add0~9_sumout ;
wire \rx|Add0~10 ;
wire \rx|Add0~5_sumout ;
wire \rx|Add0~6 ;
wire \rx|Add0~49_sumout ;
wire \rx|Add0~50 ;
wire \rx|Add0~1_sumout ;
wire \rx|r_Clock_Count[12]~DUPLICATE_q ;
wire \rx|Add0~2 ;
wire \rx|Add0~53_sumout ;
wire \rx|r_Clock_Count[13]~DUPLICATE_q ;
wire \rx|Add0~54 ;
wire \rx|Add0~57_sumout ;
wire \rx|r_Clock_Count[14]~DUPLICATE_q ;
wire \rx|Add0~58 ;
wire \rx|Add0~61_sumout ;
wire \rx|LessThan1~4_combout ;
wire \rx|LessThan1~5_combout ;
wire \rx|Selector19~0_combout ;
wire \rx|Selector17~0_combout ;
wire \rx|r_Bit_Index[2]~DUPLICATE_q ;
wire \rx|Selector27~0_combout ;
wire \rx|Selector23~0_combout ;
wire \rx|Selector27~1_combout ;
wire \rx|Selector26~1_combout ;
wire \rx|Selector26~0_combout ;
wire \rx|Selector26~2_combout ;
wire \rx|Selector25~1_combout ;
wire \rx|Selector25~2_combout ;
wire \rx|Selector25~0_combout ;
wire \rx|Selector25~3_combout ;
wire \rx|Selector24~0_combout ;
wire \rx|Selector24~1_combout ;
wire \rx|Selector23~1_combout ;
wire \rx|Selector22~0_combout ;
wire \rx|Selector21~0_combout ;
wire \rx|Selector21~1_combout ;
wire \rx|Selector20~0_combout ;
wire \tx|Selector0~0_combout ;
wire \signal~input_o ;
wire \tx|Selector0~1_combout ;
wire \tx|o_Tx_Serial~q ;
wire [7:0] \rx|r_Rx_Byte ;
wire [15:0] \tx|r_Clock_Count ;
wire [2:0] \tx|r_Bit_Index ;
wire [15:0] \rx|r_Clock_Count ;
wire [2:0] \rx|r_Bit_Index ;


// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \o_Tx_Done~output (
	.i(\tx|o_Tx_Done~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Tx_Done),
	.obar());
// synopsys translate_off
defparam \o_Tx_Done~output .bus_hold = "false";
defparam \o_Tx_Done~output .open_drain_output = "false";
defparam \o_Tx_Done~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \o_Rx_Byte[0]~output (
	.i(\rx|r_Rx_Byte [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Rx_Byte[0]),
	.obar());
// synopsys translate_off
defparam \o_Rx_Byte[0]~output .bus_hold = "false";
defparam \o_Rx_Byte[0]~output .open_drain_output = "false";
defparam \o_Rx_Byte[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \o_Rx_Byte[1]~output (
	.i(\rx|r_Rx_Byte [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Rx_Byte[1]),
	.obar());
// synopsys translate_off
defparam \o_Rx_Byte[1]~output .bus_hold = "false";
defparam \o_Rx_Byte[1]~output .open_drain_output = "false";
defparam \o_Rx_Byte[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \o_Rx_Byte[2]~output (
	.i(\rx|r_Rx_Byte [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Rx_Byte[2]),
	.obar());
// synopsys translate_off
defparam \o_Rx_Byte[2]~output .bus_hold = "false";
defparam \o_Rx_Byte[2]~output .open_drain_output = "false";
defparam \o_Rx_Byte[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \o_Rx_Byte[3]~output (
	.i(\rx|r_Rx_Byte [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Rx_Byte[3]),
	.obar());
// synopsys translate_off
defparam \o_Rx_Byte[3]~output .bus_hold = "false";
defparam \o_Rx_Byte[3]~output .open_drain_output = "false";
defparam \o_Rx_Byte[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \o_Rx_Byte[4]~output (
	.i(\rx|r_Rx_Byte [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Rx_Byte[4]),
	.obar());
// synopsys translate_off
defparam \o_Rx_Byte[4]~output .bus_hold = "false";
defparam \o_Rx_Byte[4]~output .open_drain_output = "false";
defparam \o_Rx_Byte[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \o_Rx_Byte[5]~output (
	.i(\rx|r_Rx_Byte [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Rx_Byte[5]),
	.obar());
// synopsys translate_off
defparam \o_Rx_Byte[5]~output .bus_hold = "false";
defparam \o_Rx_Byte[5]~output .open_drain_output = "false";
defparam \o_Rx_Byte[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \o_Rx_Byte[6]~output (
	.i(\rx|r_Rx_Byte [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Rx_Byte[6]),
	.obar());
// synopsys translate_off
defparam \o_Rx_Byte[6]~output .bus_hold = "false";
defparam \o_Rx_Byte[6]~output .open_drain_output = "false";
defparam \o_Rx_Byte[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \o_Rx_Byte[7]~output (
	.i(\rx|r_Rx_Byte [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Rx_Byte[7]),
	.obar());
// synopsys translate_off
defparam \o_Rx_Byte[7]~output .bus_hold = "false";
defparam \o_Rx_Byte[7]~output .open_drain_output = "false";
defparam \o_Rx_Byte[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \o_Tx_Serial~output (
	.i(\tx|o_Tx_Serial~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Tx_Serial),
	.obar());
// synopsys translate_off
defparam \o_Tx_Serial~output .bus_hold = "false";
defparam \o_Tx_Serial~output .open_drain_output = "false";
defparam \o_Tx_Serial~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N0
cyclonev_lcell_comb \tx|Add0~37 (
// Equation(s):
// \tx|Add0~37_sumout  = SUM(( \tx|r_Clock_Count [0] ) + ( VCC ) + ( !VCC ))
// \tx|Add0~38  = CARRY(( \tx|r_Clock_Count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tx|r_Clock_Count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\tx|Add0~37_sumout ),
	.cout(\tx|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \tx|Add0~37 .extended_lut = "off";
defparam \tx|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \tx|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N10
dffeas \tx|r_Clock_Count[3]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx|r_Clock_Count[15]~0_combout ),
	.sload(gnd),
	.ena(!\tx|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Clock_Count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Clock_Count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \tx|r_Clock_Count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y16_N8
dffeas \tx|r_Clock_Count[2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx|r_Clock_Count[15]~0_combout ),
	.sload(gnd),
	.ena(!\tx|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Clock_Count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Clock_Count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \tx|r_Clock_Count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N27
cyclonev_lcell_comb \tx|LessThan1~2 (
// Equation(s):
// \tx|LessThan1~2_combout  = ( \tx|r_Clock_Count[2]~DUPLICATE_q  & ( (!\tx|r_Clock_Count[3]~DUPLICATE_q  & ((!\tx|r_Clock_Count [0]) # (!\tx|r_Clock_Count [1]))) ) ) # ( !\tx|r_Clock_Count[2]~DUPLICATE_q  & ( !\tx|r_Clock_Count[3]~DUPLICATE_q  ) )

	.dataa(!\tx|r_Clock_Count [0]),
	.datab(gnd),
	.datac(!\tx|r_Clock_Count[3]~DUPLICATE_q ),
	.datad(!\tx|r_Clock_Count [1]),
	.datae(gnd),
	.dataf(!\tx|r_Clock_Count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx|LessThan1~2 .extended_lut = "off";
defparam \tx|LessThan1~2 .lut_mask = 64'hF0F0F0F0F0A0F0A0;
defparam \tx|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N16
dffeas \tx|r_Clock_Count[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx|r_Clock_Count[15]~0_combout ),
	.sload(gnd),
	.ena(!\tx|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Clock_Count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Clock_Count[5] .is_wysiwyg = "true";
defparam \tx|r_Clock_Count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y16_N22
dffeas \tx|r_Clock_Count[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx|r_Clock_Count[15]~0_combout ),
	.sload(gnd),
	.ena(!\tx|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Clock_Count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Clock_Count[7] .is_wysiwyg = "true";
defparam \tx|r_Clock_Count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y16_N19
dffeas \tx|r_Clock_Count[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx|r_Clock_Count[15]~0_combout ),
	.sload(gnd),
	.ena(!\tx|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Clock_Count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Clock_Count[6] .is_wysiwyg = "true";
defparam \tx|r_Clock_Count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y16_N25
dffeas \tx|r_Clock_Count[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx|r_Clock_Count[15]~0_combout ),
	.sload(gnd),
	.ena(!\tx|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Clock_Count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Clock_Count[8] .is_wysiwyg = "true";
defparam \tx|r_Clock_Count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N12
cyclonev_lcell_comb \tx|LessThan1~1 (
// Equation(s):
// \tx|LessThan1~1_combout  = ( !\tx|r_Clock_Count [9] & ( !\tx|r_Clock_Count [8] & ( (!\tx|r_Clock_Count [7] & ((!\tx|r_Clock_Count [5]) # (!\tx|r_Clock_Count [6]))) ) ) )

	.dataa(gnd),
	.datab(!\tx|r_Clock_Count [5]),
	.datac(!\tx|r_Clock_Count [7]),
	.datad(!\tx|r_Clock_Count [6]),
	.datae(!\tx|r_Clock_Count [9]),
	.dataf(!\tx|r_Clock_Count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx|LessThan1~1 .extended_lut = "off";
defparam \tx|LessThan1~1 .lut_mask = 64'hF0C0000000000000;
defparam \tx|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \i_Tx_DV~input (
	.i(i_Tx_DV),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_Tx_DV~input_o ));
// synopsys translate_off
defparam \i_Tx_DV~input .bus_hold = "false";
defparam \i_Tx_DV~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N51
cyclonev_lcell_comb \tx|Selector22~0 (
// Equation(s):
// \tx|Selector22~0_combout  = ( !\tx|r_SM_Main.s_CLEANUP~q  & ( (\tx|r_SM_Main.s_IDLE~q ) # (\i_Tx_DV~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i_Tx_DV~input_o ),
	.datad(!\tx|r_SM_Main.s_IDLE~q ),
	.datae(gnd),
	.dataf(!\tx|r_SM_Main.s_CLEANUP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx|Selector22~0 .extended_lut = "off";
defparam \tx|Selector22~0 .lut_mask = 64'h0FFF0FFF00000000;
defparam \tx|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N53
dffeas \tx|r_SM_Main.s_IDLE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_SM_Main.s_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_SM_Main.s_IDLE .is_wysiwyg = "true";
defparam \tx|r_SM_Main.s_IDLE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y16_N32
dffeas \tx|r_Clock_Count[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx|r_Clock_Count[15]~0_combout ),
	.sload(gnd),
	.ena(!\tx|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Clock_Count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Clock_Count[10] .is_wysiwyg = "true";
defparam \tx|r_Clock_Count[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N57
cyclonev_lcell_comb \tx|LessThan1~0 (
// Equation(s):
// \tx|LessThan1~0_combout  = ( \tx|r_Clock_Count [10] & ( \tx|r_Clock_Count [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tx|r_Clock_Count [12]),
	.datae(gnd),
	.dataf(!\tx|r_Clock_Count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx|LessThan1~0 .extended_lut = "off";
defparam \tx|LessThan1~0 .lut_mask = 64'h0000000000FF00FF;
defparam \tx|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N45
cyclonev_lcell_comb \tx|LessThan1~3 (
// Equation(s):
// \tx|LessThan1~3_combout  = ( \tx|r_Clock_Count [4] & ( \tx|r_Clock_Count [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tx|r_Clock_Count [6]),
	.datae(gnd),
	.dataf(!\tx|r_Clock_Count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx|LessThan1~3 .extended_lut = "off";
defparam \tx|LessThan1~3 .lut_mask = 64'h0000000000FF00FF;
defparam \tx|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N48
cyclonev_lcell_comb \tx|r_Clock_Count[15]~0 (
// Equation(s):
// \tx|r_Clock_Count[15]~0_combout  = ( \tx|LessThan1~4_combout  & ( \tx|LessThan1~3_combout  & ( (!\tx|r_SM_Main.s_IDLE~q ) # ((\tx|LessThan1~0_combout  & ((!\tx|LessThan1~2_combout ) # (!\tx|LessThan1~1_combout )))) ) ) ) # ( !\tx|LessThan1~4_combout  & ( 
// \tx|LessThan1~3_combout  ) ) # ( \tx|LessThan1~4_combout  & ( !\tx|LessThan1~3_combout  & ( (!\tx|r_SM_Main.s_IDLE~q ) # ((!\tx|LessThan1~1_combout  & \tx|LessThan1~0_combout )) ) ) ) # ( !\tx|LessThan1~4_combout  & ( !\tx|LessThan1~3_combout  ) )

	.dataa(!\tx|LessThan1~2_combout ),
	.datab(!\tx|LessThan1~1_combout ),
	.datac(!\tx|r_SM_Main.s_IDLE~q ),
	.datad(!\tx|LessThan1~0_combout ),
	.datae(!\tx|LessThan1~4_combout ),
	.dataf(!\tx|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx|r_Clock_Count[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx|r_Clock_Count[15]~0 .extended_lut = "off";
defparam \tx|r_Clock_Count[15]~0 .lut_mask = 64'hFFFFF0FCFFFFF0FE;
defparam \tx|r_Clock_Count[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N2
dffeas \tx|r_Clock_Count[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx|r_Clock_Count[15]~0_combout ),
	.sload(gnd),
	.ena(!\tx|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Clock_Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Clock_Count[0] .is_wysiwyg = "true";
defparam \tx|r_Clock_Count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N3
cyclonev_lcell_comb \tx|Add0~33 (
// Equation(s):
// \tx|Add0~33_sumout  = SUM(( \tx|r_Clock_Count [1] ) + ( GND ) + ( \tx|Add0~38  ))
// \tx|Add0~34  = CARRY(( \tx|r_Clock_Count [1] ) + ( GND ) + ( \tx|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tx|r_Clock_Count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx|Add0~33_sumout ),
	.cout(\tx|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \tx|Add0~33 .extended_lut = "off";
defparam \tx|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \tx|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N5
dffeas \tx|r_Clock_Count[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx|r_Clock_Count[15]~0_combout ),
	.sload(gnd),
	.ena(!\tx|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Clock_Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Clock_Count[1] .is_wysiwyg = "true";
defparam \tx|r_Clock_Count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N6
cyclonev_lcell_comb \tx|Add0~41 (
// Equation(s):
// \tx|Add0~41_sumout  = SUM(( \tx|r_Clock_Count [2] ) + ( GND ) + ( \tx|Add0~34  ))
// \tx|Add0~42  = CARRY(( \tx|r_Clock_Count [2] ) + ( GND ) + ( \tx|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tx|r_Clock_Count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx|Add0~41_sumout ),
	.cout(\tx|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \tx|Add0~41 .extended_lut = "off";
defparam \tx|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \tx|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N7
dffeas \tx|r_Clock_Count[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx|r_Clock_Count[15]~0_combout ),
	.sload(gnd),
	.ena(!\tx|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Clock_Count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Clock_Count[2] .is_wysiwyg = "true";
defparam \tx|r_Clock_Count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N9
cyclonev_lcell_comb \tx|Add0~29 (
// Equation(s):
// \tx|Add0~29_sumout  = SUM(( \tx|r_Clock_Count [3] ) + ( GND ) + ( \tx|Add0~42  ))
// \tx|Add0~30  = CARRY(( \tx|r_Clock_Count [3] ) + ( GND ) + ( \tx|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tx|r_Clock_Count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx|Add0~29_sumout ),
	.cout(\tx|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \tx|Add0~29 .extended_lut = "off";
defparam \tx|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tx|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N11
dffeas \tx|r_Clock_Count[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx|r_Clock_Count[15]~0_combout ),
	.sload(gnd),
	.ena(!\tx|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Clock_Count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Clock_Count[3] .is_wysiwyg = "true";
defparam \tx|r_Clock_Count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N12
cyclonev_lcell_comb \tx|Add0~45 (
// Equation(s):
// \tx|Add0~45_sumout  = SUM(( \tx|r_Clock_Count [4] ) + ( GND ) + ( \tx|Add0~30  ))
// \tx|Add0~46  = CARRY(( \tx|r_Clock_Count [4] ) + ( GND ) + ( \tx|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tx|r_Clock_Count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx|Add0~45_sumout ),
	.cout(\tx|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \tx|Add0~45 .extended_lut = "off";
defparam \tx|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \tx|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N14
dffeas \tx|r_Clock_Count[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx|r_Clock_Count[15]~0_combout ),
	.sload(gnd),
	.ena(!\tx|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Clock_Count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Clock_Count[4] .is_wysiwyg = "true";
defparam \tx|r_Clock_Count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N15
cyclonev_lcell_comb \tx|Add0~21 (
// Equation(s):
// \tx|Add0~21_sumout  = SUM(( \tx|r_Clock_Count[5]~DUPLICATE_q  ) + ( GND ) + ( \tx|Add0~46  ))
// \tx|Add0~22  = CARRY(( \tx|r_Clock_Count[5]~DUPLICATE_q  ) + ( GND ) + ( \tx|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tx|r_Clock_Count[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx|Add0~21_sumout ),
	.cout(\tx|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \tx|Add0~21 .extended_lut = "off";
defparam \tx|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tx|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N17
dffeas \tx|r_Clock_Count[5]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx|r_Clock_Count[15]~0_combout ),
	.sload(gnd),
	.ena(!\tx|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Clock_Count[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Clock_Count[5]~DUPLICATE .is_wysiwyg = "true";
defparam \tx|r_Clock_Count[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N18
cyclonev_lcell_comb \tx|Add0~25 (
// Equation(s):
// \tx|Add0~25_sumout  = SUM(( \tx|r_Clock_Count[6]~DUPLICATE_q  ) + ( GND ) + ( \tx|Add0~22  ))
// \tx|Add0~26  = CARRY(( \tx|r_Clock_Count[6]~DUPLICATE_q  ) + ( GND ) + ( \tx|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tx|r_Clock_Count[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx|Add0~25_sumout ),
	.cout(\tx|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \tx|Add0~25 .extended_lut = "off";
defparam \tx|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tx|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N20
dffeas \tx|r_Clock_Count[6]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx|r_Clock_Count[15]~0_combout ),
	.sload(gnd),
	.ena(!\tx|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Clock_Count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Clock_Count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \tx|r_Clock_Count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N21
cyclonev_lcell_comb \tx|Add0~17 (
// Equation(s):
// \tx|Add0~17_sumout  = SUM(( \tx|r_Clock_Count[7]~DUPLICATE_q  ) + ( GND ) + ( \tx|Add0~26  ))
// \tx|Add0~18  = CARRY(( \tx|r_Clock_Count[7]~DUPLICATE_q  ) + ( GND ) + ( \tx|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tx|r_Clock_Count[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx|Add0~17_sumout ),
	.cout(\tx|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \tx|Add0~17 .extended_lut = "off";
defparam \tx|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \tx|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N23
dffeas \tx|r_Clock_Count[7]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx|r_Clock_Count[15]~0_combout ),
	.sload(gnd),
	.ena(!\tx|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Clock_Count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Clock_Count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \tx|r_Clock_Count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N24
cyclonev_lcell_comb \tx|Add0~13 (
// Equation(s):
// \tx|Add0~13_sumout  = SUM(( \tx|r_Clock_Count[8]~DUPLICATE_q  ) + ( GND ) + ( \tx|Add0~18  ))
// \tx|Add0~14  = CARRY(( \tx|r_Clock_Count[8]~DUPLICATE_q  ) + ( GND ) + ( \tx|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tx|r_Clock_Count[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx|Add0~13_sumout ),
	.cout(\tx|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \tx|Add0~13 .extended_lut = "off";
defparam \tx|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tx|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N26
dffeas \tx|r_Clock_Count[8]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx|r_Clock_Count[15]~0_combout ),
	.sload(gnd),
	.ena(!\tx|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Clock_Count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Clock_Count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \tx|r_Clock_Count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N27
cyclonev_lcell_comb \tx|Add0~9 (
// Equation(s):
// \tx|Add0~9_sumout  = SUM(( \tx|r_Clock_Count [9] ) + ( GND ) + ( \tx|Add0~14  ))
// \tx|Add0~10  = CARRY(( \tx|r_Clock_Count [9] ) + ( GND ) + ( \tx|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tx|r_Clock_Count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx|Add0~9_sumout ),
	.cout(\tx|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \tx|Add0~9 .extended_lut = "off";
defparam \tx|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tx|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N28
dffeas \tx|r_Clock_Count[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx|r_Clock_Count[15]~0_combout ),
	.sload(gnd),
	.ena(!\tx|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Clock_Count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Clock_Count[9] .is_wysiwyg = "true";
defparam \tx|r_Clock_Count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N30
cyclonev_lcell_comb \tx|Add0~5 (
// Equation(s):
// \tx|Add0~5_sumout  = SUM(( \tx|r_Clock_Count[10]~DUPLICATE_q  ) + ( GND ) + ( \tx|Add0~10  ))
// \tx|Add0~6  = CARRY(( \tx|r_Clock_Count[10]~DUPLICATE_q  ) + ( GND ) + ( \tx|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tx|r_Clock_Count[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx|Add0~5_sumout ),
	.cout(\tx|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \tx|Add0~5 .extended_lut = "off";
defparam \tx|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tx|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N31
dffeas \tx|r_Clock_Count[10]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx|r_Clock_Count[15]~0_combout ),
	.sload(gnd),
	.ena(!\tx|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Clock_Count[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Clock_Count[10]~DUPLICATE .is_wysiwyg = "true";
defparam \tx|r_Clock_Count[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N33
cyclonev_lcell_comb \tx|Add0~61 (
// Equation(s):
// \tx|Add0~61_sumout  = SUM(( \tx|r_Clock_Count [11] ) + ( GND ) + ( \tx|Add0~6  ))
// \tx|Add0~62  = CARRY(( \tx|r_Clock_Count [11] ) + ( GND ) + ( \tx|Add0~6  ))

	.dataa(!\tx|r_Clock_Count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx|Add0~61_sumout ),
	.cout(\tx|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \tx|Add0~61 .extended_lut = "off";
defparam \tx|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \tx|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N35
dffeas \tx|r_Clock_Count[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx|r_Clock_Count[15]~0_combout ),
	.sload(gnd),
	.ena(!\tx|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Clock_Count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Clock_Count[11] .is_wysiwyg = "true";
defparam \tx|r_Clock_Count[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N36
cyclonev_lcell_comb \tx|Add0~1 (
// Equation(s):
// \tx|Add0~1_sumout  = SUM(( \tx|r_Clock_Count [12] ) + ( GND ) + ( \tx|Add0~62  ))
// \tx|Add0~2  = CARRY(( \tx|r_Clock_Count [12] ) + ( GND ) + ( \tx|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tx|r_Clock_Count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx|Add0~1_sumout ),
	.cout(\tx|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \tx|Add0~1 .extended_lut = "off";
defparam \tx|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tx|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N38
dffeas \tx|r_Clock_Count[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx|r_Clock_Count[15]~0_combout ),
	.sload(gnd),
	.ena(!\tx|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Clock_Count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Clock_Count[12] .is_wysiwyg = "true";
defparam \tx|r_Clock_Count[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N39
cyclonev_lcell_comb \tx|Add0~57 (
// Equation(s):
// \tx|Add0~57_sumout  = SUM(( \tx|r_Clock_Count [13] ) + ( GND ) + ( \tx|Add0~2  ))
// \tx|Add0~58  = CARRY(( \tx|r_Clock_Count [13] ) + ( GND ) + ( \tx|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tx|r_Clock_Count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx|Add0~57_sumout ),
	.cout(\tx|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \tx|Add0~57 .extended_lut = "off";
defparam \tx|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tx|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N41
dffeas \tx|r_Clock_Count[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx|r_Clock_Count[15]~0_combout ),
	.sload(gnd),
	.ena(!\tx|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Clock_Count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Clock_Count[13] .is_wysiwyg = "true";
defparam \tx|r_Clock_Count[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N42
cyclonev_lcell_comb \tx|Add0~53 (
// Equation(s):
// \tx|Add0~53_sumout  = SUM(( \tx|r_Clock_Count [14] ) + ( GND ) + ( \tx|Add0~58  ))
// \tx|Add0~54  = CARRY(( \tx|r_Clock_Count [14] ) + ( GND ) + ( \tx|Add0~58  ))

	.dataa(gnd),
	.datab(!\tx|r_Clock_Count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx|Add0~53_sumout ),
	.cout(\tx|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \tx|Add0~53 .extended_lut = "off";
defparam \tx|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \tx|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N44
dffeas \tx|r_Clock_Count[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx|r_Clock_Count[15]~0_combout ),
	.sload(gnd),
	.ena(!\tx|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Clock_Count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Clock_Count[14] .is_wysiwyg = "true";
defparam \tx|r_Clock_Count[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N45
cyclonev_lcell_comb \tx|Add0~49 (
// Equation(s):
// \tx|Add0~49_sumout  = SUM(( \tx|r_Clock_Count [15] ) + ( GND ) + ( \tx|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tx|r_Clock_Count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tx|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tx|Add0~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx|Add0~49 .extended_lut = "off";
defparam \tx|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tx|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N47
dffeas \tx|r_Clock_Count[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\tx|r_Clock_Count[15]~0_combout ),
	.sload(gnd),
	.ena(!\tx|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Clock_Count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Clock_Count[15] .is_wysiwyg = "true";
defparam \tx|r_Clock_Count[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N54
cyclonev_lcell_comb \tx|LessThan1~4 (
// Equation(s):
// \tx|LessThan1~4_combout  = ( !\tx|r_Clock_Count [13] & ( (!\tx|r_Clock_Count [14] & (!\tx|r_Clock_Count [15] & ((!\tx|r_Clock_Count [12]) # (!\tx|r_Clock_Count [11])))) ) )

	.dataa(!\tx|r_Clock_Count [12]),
	.datab(!\tx|r_Clock_Count [14]),
	.datac(!\tx|r_Clock_Count [11]),
	.datad(!\tx|r_Clock_Count [15]),
	.datae(gnd),
	.dataf(!\tx|r_Clock_Count [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx|LessThan1~4 .extended_lut = "off";
defparam \tx|LessThan1~4 .lut_mask = 64'hC800C80000000000;
defparam \tx|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N48
cyclonev_lcell_comb \tx|LessThan1~5 (
// Equation(s):
// \tx|LessThan1~5_combout  = ( \tx|LessThan1~2_combout  & ( (\tx|LessThan1~4_combout  & ((!\tx|LessThan1~0_combout ) # (\tx|LessThan1~1_combout ))) ) ) # ( !\tx|LessThan1~2_combout  & ( (\tx|LessThan1~4_combout  & ((!\tx|LessThan1~0_combout ) # 
// ((\tx|LessThan1~1_combout  & !\tx|LessThan1~3_combout )))) ) )

	.dataa(!\tx|LessThan1~1_combout ),
	.datab(!\tx|LessThan1~3_combout ),
	.datac(!\tx|LessThan1~0_combout ),
	.datad(!\tx|LessThan1~4_combout ),
	.datae(gnd),
	.dataf(!\tx|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx|LessThan1~5 .extended_lut = "off";
defparam \tx|LessThan1~5 .lut_mask = 64'h00F400F400F500F5;
defparam \tx|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N24
cyclonev_lcell_comb \tx|Selector23~0 (
// Equation(s):
// \tx|Selector23~0_combout  = ( \tx|r_SM_Main.s_IDLE~q  & ( (\tx|LessThan1~5_combout  & \tx|r_SM_Main.s_TX_START_BIT~q ) ) ) # ( !\tx|r_SM_Main.s_IDLE~q  & ( ((\tx|LessThan1~5_combout  & \tx|r_SM_Main.s_TX_START_BIT~q )) # (\i_Tx_DV~input_o ) ) )

	.dataa(gnd),
	.datab(!\i_Tx_DV~input_o ),
	.datac(!\tx|LessThan1~5_combout ),
	.datad(!\tx|r_SM_Main.s_TX_START_BIT~q ),
	.datae(gnd),
	.dataf(!\tx|r_SM_Main.s_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx|Selector23~0 .extended_lut = "off";
defparam \tx|Selector23~0 .lut_mask = 64'h333F333F000F000F;
defparam \tx|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N26
dffeas \tx|r_SM_Main.s_TX_START_BIT (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_SM_Main.s_TX_START_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_SM_Main.s_TX_START_BIT .is_wysiwyg = "true";
defparam \tx|r_SM_Main.s_TX_START_BIT .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y16_N32
dffeas \tx|r_SM_Main.s_TX_DATA_BITS~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_SM_Main.s_TX_DATA_BITS~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_SM_Main.s_TX_DATA_BITS~DUPLICATE .is_wysiwyg = "true";
defparam \tx|r_SM_Main.s_TX_DATA_BITS~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N54
cyclonev_lcell_comb \tx|Selector18~0 (
// Equation(s):
// \tx|Selector18~0_combout  = ( \tx|r_Bit_Index [2] & ( \tx|LessThan1~5_combout  & ( (\tx|r_SM_Main.s_TX_DATA_BITS~DUPLICATE_q ) # (\tx|r_SM_Main.s_IDLE~q ) ) ) ) # ( \tx|r_Bit_Index [2] & ( !\tx|LessThan1~5_combout  & ( 
// (!\tx|r_SM_Main.s_TX_DATA_BITS~DUPLICATE_q  & (((\tx|r_SM_Main.s_IDLE~q )))) # (\tx|r_SM_Main.s_TX_DATA_BITS~DUPLICATE_q  & ((!\tx|r_Bit_Index[1]~DUPLICATE_q ) # ((!\tx|r_Bit_Index [0])))) ) ) ) # ( !\tx|r_Bit_Index [2] & ( !\tx|LessThan1~5_combout  & ( 
// (\tx|r_Bit_Index[1]~DUPLICATE_q  & (\tx|r_Bit_Index [0] & \tx|r_SM_Main.s_TX_DATA_BITS~DUPLICATE_q )) ) ) )

	.dataa(!\tx|r_Bit_Index[1]~DUPLICATE_q ),
	.datab(!\tx|r_Bit_Index [0]),
	.datac(!\tx|r_SM_Main.s_IDLE~q ),
	.datad(!\tx|r_SM_Main.s_TX_DATA_BITS~DUPLICATE_q ),
	.datae(!\tx|r_Bit_Index [2]),
	.dataf(!\tx|LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx|Selector18~0 .extended_lut = "off";
defparam \tx|Selector18~0 .lut_mask = 64'h00110FEE00000FFF;
defparam \tx|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N56
dffeas \tx|r_Bit_Index[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Bit_Index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Bit_Index[2] .is_wysiwyg = "true";
defparam \tx|r_Bit_Index[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y16_N4
dffeas \tx|r_Bit_Index[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Bit_Index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Bit_Index[1] .is_wysiwyg = "true";
defparam \tx|r_Bit_Index[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N30
cyclonev_lcell_comb \tx|Selector24~0 (
// Equation(s):
// \tx|Selector24~0_combout  = ( \tx|r_SM_Main.s_TX_DATA_BITS~q  & ( \tx|r_Bit_Index [0] & ( ((!\tx|r_Bit_Index [2]) # ((!\tx|r_Bit_Index [1]) # (\tx|LessThan1~5_combout ))) # (\tx|r_SM_Main.s_TX_START_BIT~q ) ) ) ) # ( !\tx|r_SM_Main.s_TX_DATA_BITS~q  & ( 
// \tx|r_Bit_Index [0] & ( (\tx|r_SM_Main.s_TX_START_BIT~q  & !\tx|LessThan1~5_combout ) ) ) ) # ( \tx|r_SM_Main.s_TX_DATA_BITS~q  & ( !\tx|r_Bit_Index [0] ) ) # ( !\tx|r_SM_Main.s_TX_DATA_BITS~q  & ( !\tx|r_Bit_Index [0] & ( (\tx|r_SM_Main.s_TX_START_BIT~q  
// & !\tx|LessThan1~5_combout ) ) ) )

	.dataa(!\tx|r_SM_Main.s_TX_START_BIT~q ),
	.datab(!\tx|r_Bit_Index [2]),
	.datac(!\tx|LessThan1~5_combout ),
	.datad(!\tx|r_Bit_Index [1]),
	.datae(!\tx|r_SM_Main.s_TX_DATA_BITS~q ),
	.dataf(!\tx|r_Bit_Index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx|Selector24~0 .extended_lut = "off";
defparam \tx|Selector24~0 .lut_mask = 64'h5050FFFF5050FFDF;
defparam \tx|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N31
dffeas \tx|r_SM_Main.s_TX_DATA_BITS (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_SM_Main.s_TX_DATA_BITS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_SM_Main.s_TX_DATA_BITS .is_wysiwyg = "true";
defparam \tx|r_SM_Main.s_TX_DATA_BITS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N42
cyclonev_lcell_comb \tx|Selector20~0 (
// Equation(s):
// \tx|Selector20~0_combout  = ( \tx|r_SM_Main.s_TX_DATA_BITS~q  & ( !\tx|LessThan1~5_combout  $ (\tx|r_Bit_Index [0]) ) ) # ( !\tx|r_SM_Main.s_TX_DATA_BITS~q  & ( (\tx|r_SM_Main.s_IDLE~q  & \tx|r_Bit_Index [0]) ) )

	.dataa(!\tx|r_SM_Main.s_IDLE~q ),
	.datab(gnd),
	.datac(!\tx|LessThan1~5_combout ),
	.datad(!\tx|r_Bit_Index [0]),
	.datae(gnd),
	.dataf(!\tx|r_SM_Main.s_TX_DATA_BITS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx|Selector20~0 .extended_lut = "off";
defparam \tx|Selector20~0 .lut_mask = 64'h00550055F00FF00F;
defparam \tx|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N44
dffeas \tx|r_Bit_Index[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Bit_Index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Bit_Index[0] .is_wysiwyg = "true";
defparam \tx|r_Bit_Index[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N3
cyclonev_lcell_comb \tx|Selector19~0 (
// Equation(s):
// \tx|Selector19~0_combout  = ( \tx|LessThan1~5_combout  & ( (\tx|r_Bit_Index [1] & ((\tx|r_SM_Main.s_TX_DATA_BITS~DUPLICATE_q ) # (\tx|r_SM_Main.s_IDLE~q ))) ) ) # ( !\tx|LessThan1~5_combout  & ( (!\tx|r_SM_Main.s_TX_DATA_BITS~DUPLICATE_q  & 
// (\tx|r_SM_Main.s_IDLE~q  & ((\tx|r_Bit_Index [1])))) # (\tx|r_SM_Main.s_TX_DATA_BITS~DUPLICATE_q  & ((!\tx|r_Bit_Index [0] $ (!\tx|r_Bit_Index [1])))) ) )

	.dataa(!\tx|r_SM_Main.s_IDLE~q ),
	.datab(!\tx|r_Bit_Index [0]),
	.datac(!\tx|r_SM_Main.s_TX_DATA_BITS~DUPLICATE_q ),
	.datad(!\tx|r_Bit_Index [1]),
	.datae(gnd),
	.dataf(!\tx|LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx|Selector19~0 .extended_lut = "off";
defparam \tx|Selector19~0 .lut_mask = 64'h035C035C005F005F;
defparam \tx|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N5
dffeas \tx|r_Bit_Index[1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_Bit_Index[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_Bit_Index[1]~DUPLICATE .is_wysiwyg = "true";
defparam \tx|r_Bit_Index[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N18
cyclonev_lcell_comb \tx|r_SM_Main.s_TX_STOP_BIT~0 (
// Equation(s):
// \tx|r_SM_Main.s_TX_STOP_BIT~0_combout  = ( \tx|r_SM_Main.s_TX_STOP_BIT~q  & ( \tx|r_SM_Main.s_TX_DATA_BITS~q  & ( ((\tx|r_Bit_Index[1]~DUPLICATE_q  & (\tx|r_Bit_Index [2] & \tx|r_Bit_Index [0]))) # (\tx|LessThan1~5_combout ) ) ) ) # ( 
// !\tx|r_SM_Main.s_TX_STOP_BIT~q  & ( \tx|r_SM_Main.s_TX_DATA_BITS~q  & ( (\tx|r_Bit_Index[1]~DUPLICATE_q  & (\tx|r_Bit_Index [2] & (!\tx|LessThan1~5_combout  & \tx|r_Bit_Index [0]))) ) ) ) # ( \tx|r_SM_Main.s_TX_STOP_BIT~q  & ( 
// !\tx|r_SM_Main.s_TX_DATA_BITS~q  & ( \tx|LessThan1~5_combout  ) ) )

	.dataa(!\tx|r_Bit_Index[1]~DUPLICATE_q ),
	.datab(!\tx|r_Bit_Index [2]),
	.datac(!\tx|LessThan1~5_combout ),
	.datad(!\tx|r_Bit_Index [0]),
	.datae(!\tx|r_SM_Main.s_TX_STOP_BIT~q ),
	.dataf(!\tx|r_SM_Main.s_TX_DATA_BITS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx|r_SM_Main.s_TX_STOP_BIT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx|r_SM_Main.s_TX_STOP_BIT~0 .extended_lut = "off";
defparam \tx|r_SM_Main.s_TX_STOP_BIT~0 .lut_mask = 64'h00000F0F00100F1F;
defparam \tx|r_SM_Main.s_TX_STOP_BIT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N19
dffeas \tx|r_SM_Main.s_TX_STOP_BIT (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|r_SM_Main.s_TX_STOP_BIT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_SM_Main.s_TX_STOP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_SM_Main.s_TX_STOP_BIT .is_wysiwyg = "true";
defparam \tx|r_SM_Main.s_TX_STOP_BIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N36
cyclonev_lcell_comb \tx|r_SM_Main~9 (
// Equation(s):
// \tx|r_SM_Main~9_combout  = ( \tx|LessThan1~0_combout  & ( \tx|r_SM_Main.s_TX_STOP_BIT~q  & ( (!\tx|LessThan1~4_combout ) # ((!\tx|LessThan1~1_combout ) # ((\tx|LessThan1~3_combout  & !\tx|LessThan1~2_combout ))) ) ) ) # ( !\tx|LessThan1~0_combout  & ( 
// \tx|r_SM_Main.s_TX_STOP_BIT~q  & ( !\tx|LessThan1~4_combout  ) ) )

	.dataa(!\tx|LessThan1~4_combout ),
	.datab(!\tx|LessThan1~3_combout ),
	.datac(!\tx|LessThan1~2_combout ),
	.datad(!\tx|LessThan1~1_combout ),
	.datae(!\tx|LessThan1~0_combout ),
	.dataf(!\tx|r_SM_Main.s_TX_STOP_BIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx|r_SM_Main~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx|r_SM_Main~9 .extended_lut = "off";
defparam \tx|r_SM_Main~9 .lut_mask = 64'h00000000AAAAFFBA;
defparam \tx|r_SM_Main~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N38
dffeas \tx|r_SM_Main.s_CLEANUP (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|r_SM_Main~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|r_SM_Main.s_CLEANUP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx|r_SM_Main.s_CLEANUP .is_wysiwyg = "true";
defparam \tx|r_SM_Main.s_CLEANUP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N12
cyclonev_lcell_comb \tx|Selector1~0 (
// Equation(s):
// \tx|Selector1~0_combout  = ( \tx|o_Tx_Done~q  & ( \tx|r_SM_Main.s_TX_STOP_BIT~q  ) ) # ( !\tx|o_Tx_Done~q  & ( \tx|r_SM_Main.s_TX_STOP_BIT~q  & ( (!\tx|LessThan1~5_combout ) # (\tx|r_SM_Main.s_CLEANUP~q ) ) ) ) # ( \tx|o_Tx_Done~q  & ( 
// !\tx|r_SM_Main.s_TX_STOP_BIT~q  & ( ((\tx|r_SM_Main.s_TX_DATA_BITS~DUPLICATE_q ) # (\tx|r_SM_Main.s_TX_START_BIT~q )) # (\tx|r_SM_Main.s_CLEANUP~q ) ) ) ) # ( !\tx|o_Tx_Done~q  & ( !\tx|r_SM_Main.s_TX_STOP_BIT~q  & ( \tx|r_SM_Main.s_CLEANUP~q  ) ) )

	.dataa(!\tx|r_SM_Main.s_CLEANUP~q ),
	.datab(!\tx|r_SM_Main.s_TX_START_BIT~q ),
	.datac(!\tx|LessThan1~5_combout ),
	.datad(!\tx|r_SM_Main.s_TX_DATA_BITS~DUPLICATE_q ),
	.datae(!\tx|o_Tx_Done~q ),
	.dataf(!\tx|r_SM_Main.s_TX_STOP_BIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx|Selector1~0 .extended_lut = "off";
defparam \tx|Selector1~0 .lut_mask = 64'h555577FFF5F5FFFF;
defparam \tx|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N13
dffeas \tx|o_Tx_Done (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|o_Tx_Done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx|o_Tx_Done .is_wysiwyg = "true";
defparam \tx|o_Tx_Done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N0
cyclonev_lcell_comb \rx|Add0~37 (
// Equation(s):
// \rx|Add0~37_sumout  = SUM(( \rx|r_Clock_Count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \rx|Add0~38  = CARRY(( \rx|r_Clock_Count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rx|r_Clock_Count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rx|Add0~37_sumout ),
	.cout(\rx|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \rx|Add0~37 .extended_lut = "off";
defparam \rx|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \rx|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N1
dffeas \rx|r_Clock_Count[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[0] .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N40
dffeas \rx|r_Clock_Count[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[13] .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N4
dffeas \rx|r_Clock_Count[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[1] .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N46
dffeas \rx|r_Clock_Count[15]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[15]~DUPLICATE .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N0
cyclonev_lcell_comb \rx|Equal0~0 (
// Equation(s):
// \rx|Equal0~0_combout  = ( !\rx|r_Clock_Count[14]~DUPLICATE_q  & ( !\rx|r_Clock_Count[15]~DUPLICATE_q  & ( (\rx|r_Clock_Count [0] & (!\rx|r_Clock_Count [13] & \rx|r_Clock_Count [1])) ) ) )

	.dataa(gnd),
	.datab(!\rx|r_Clock_Count [0]),
	.datac(!\rx|r_Clock_Count [13]),
	.datad(!\rx|r_Clock_Count [1]),
	.datae(!\rx|r_Clock_Count[14]~DUPLICATE_q ),
	.dataf(!\rx|r_Clock_Count[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Equal0~0 .extended_lut = "off";
defparam \rx|Equal0~0 .lut_mask = 64'h0030000000000000;
defparam \rx|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N38
dffeas \rx|r_Clock_Count[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[12] .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N51
cyclonev_lcell_comb \rx|Equal0~1 (
// Equation(s):
// \rx|Equal0~1_combout  = ( !\rx|r_Clock_Count [12] & ( \rx|r_Clock_Count [11] & ( (\rx|r_Clock_Count [9] & (\rx|r_Clock_Count [5] & (!\rx|r_Clock_Count [10] & !\rx|r_Clock_Count [6]))) ) ) )

	.dataa(!\rx|r_Clock_Count [9]),
	.datab(!\rx|r_Clock_Count [5]),
	.datac(!\rx|r_Clock_Count [10]),
	.datad(!\rx|r_Clock_Count [6]),
	.datae(!\rx|r_Clock_Count [12]),
	.dataf(!\rx|r_Clock_Count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Equal0~1 .extended_lut = "off";
defparam \rx|Equal0~1 .lut_mask = 64'h0000000010000000;
defparam \rx|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \i_Rx_Serial~input (
	.i(i_Rx_Serial),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_Rx_Serial~input_o ));
// synopsys translate_off
defparam \i_Rx_Serial~input .bus_hold = "false";
defparam \i_Rx_Serial~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N39
cyclonev_lcell_comb \rx|r_Rx_Data_R~0 (
// Equation(s):
// \rx|r_Rx_Data_R~0_combout  = ( !\i_Rx_Serial~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_Rx_Serial~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|r_Rx_Data_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|r_Rx_Data_R~0 .extended_lut = "off";
defparam \rx|r_Rx_Data_R~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rx|r_Rx_Data_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N40
dffeas \rx|r_Rx_Data_R (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|r_Rx_Data_R~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Rx_Data_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Rx_Data_R .is_wysiwyg = "true";
defparam \rx|r_Rx_Data_R .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N8
dffeas \rx|r_Rx_Data (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rx|r_Rx_Data_R~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Rx_Data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Rx_Data .is_wysiwyg = "true";
defparam \rx|r_Rx_Data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N24
cyclonev_lcell_comb \rx|Selector29~0 (
// Equation(s):
// \rx|Selector29~0_combout  = ( \rx|r_SM_Main.s_RX_START_BIT~q  & ( \rx|r_Rx_Data~q  & ( (!\rx|Equal0~0_combout ) # ((!\rx|Equal0~1_combout ) # ((!\rx|Equal0~2_combout ) # (!\rx|r_SM_Main.s_IDLE~DUPLICATE_q ))) ) ) ) # ( !\rx|r_SM_Main.s_RX_START_BIT~q  & ( 
// \rx|r_Rx_Data~q  & ( !\rx|r_SM_Main.s_IDLE~DUPLICATE_q  ) ) ) # ( \rx|r_SM_Main.s_RX_START_BIT~q  & ( !\rx|r_Rx_Data~q  & ( (!\rx|Equal0~0_combout ) # ((!\rx|Equal0~1_combout ) # (!\rx|Equal0~2_combout )) ) ) )

	.dataa(!\rx|Equal0~0_combout ),
	.datab(!\rx|Equal0~1_combout ),
	.datac(!\rx|Equal0~2_combout ),
	.datad(!\rx|r_SM_Main.s_IDLE~DUPLICATE_q ),
	.datae(!\rx|r_SM_Main.s_RX_START_BIT~q ),
	.dataf(!\rx|r_Rx_Data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Selector29~0 .extended_lut = "off";
defparam \rx|Selector29~0 .lut_mask = 64'h0000FEFEFF00FFFE;
defparam \rx|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N26
dffeas \rx|r_SM_Main.s_RX_START_BIT (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_SM_Main.s_RX_START_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_SM_Main.s_RX_START_BIT .is_wysiwyg = "true";
defparam \rx|r_SM_Main.s_RX_START_BIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N57
cyclonev_lcell_comb \rx|LessThan1~0 (
// Equation(s):
// \rx|LessThan1~0_combout  = ( \rx|r_Clock_Count [10] & ( \rx|r_Clock_Count [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rx|r_Clock_Count [12]),
	.datae(gnd),
	.dataf(!\rx|r_Clock_Count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|LessThan1~0 .extended_lut = "off";
defparam \rx|LessThan1~0 .lut_mask = 64'h0000000000FF00FF;
defparam \rx|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N26
dffeas \rx|r_Clock_Count[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[8] .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N42
cyclonev_lcell_comb \rx|LessThan1~1 (
// Equation(s):
// \rx|LessThan1~1_combout  = ( !\rx|r_Clock_Count [8] & ( (!\rx|r_Clock_Count [9] & (!\rx|r_Clock_Count[7]~DUPLICATE_q  & ((!\rx|r_Clock_Count [6]) # (!\rx|r_Clock_Count [5])))) ) )

	.dataa(!\rx|r_Clock_Count [9]),
	.datab(!\rx|r_Clock_Count [6]),
	.datac(!\rx|r_Clock_Count [5]),
	.datad(!\rx|r_Clock_Count[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rx|r_Clock_Count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|LessThan1~1 .extended_lut = "off";
defparam \rx|LessThan1~1 .lut_mask = 64'hA800A80000000000;
defparam \rx|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N8
dffeas \rx|r_Clock_Count[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[2] .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N9
cyclonev_lcell_comb \rx|LessThan1~2 (
// Equation(s):
// \rx|LessThan1~2_combout  = ( \rx|r_Clock_Count [1] & ( (!\rx|r_Clock_Count[3]~DUPLICATE_q  & ((!\rx|r_Clock_Count[0]~DUPLICATE_q ) # (!\rx|r_Clock_Count [2]))) ) ) # ( !\rx|r_Clock_Count [1] & ( !\rx|r_Clock_Count[3]~DUPLICATE_q  ) )

	.dataa(!\rx|r_Clock_Count[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rx|r_Clock_Count[3]~DUPLICATE_q ),
	.datad(!\rx|r_Clock_Count [2]),
	.datae(gnd),
	.dataf(!\rx|r_Clock_Count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|LessThan1~2 .extended_lut = "off";
defparam \rx|LessThan1~2 .lut_mask = 64'hF0F0F0F0F0A0F0A0;
defparam \rx|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N45
cyclonev_lcell_comb \rx|LessThan1~3 (
// Equation(s):
// \rx|LessThan1~3_combout  = ( \rx|r_Clock_Count [6] & ( \rx|r_Clock_Count[4]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rx|r_Clock_Count[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rx|r_Clock_Count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|LessThan1~3 .extended_lut = "off";
defparam \rx|LessThan1~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \rx|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N16
dffeas \rx|r_SM_Main.s_IDLE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_SM_Main.s_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_SM_Main.s_IDLE .is_wysiwyg = "true";
defparam \rx|r_SM_Main.s_IDLE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N25
dffeas \rx|r_SM_Main.s_RX_START_BIT~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_SM_Main.s_RX_START_BIT~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_SM_Main.s_RX_START_BIT~DUPLICATE .is_wysiwyg = "true";
defparam \rx|r_SM_Main.s_RX_START_BIT~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N37
dffeas \rx|r_Bit_Index[0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Bit_Index[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Bit_Index[0]~DUPLICATE .is_wysiwyg = "true";
defparam \rx|r_Bit_Index[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N24
cyclonev_lcell_comb \rx|Decoder0~0 (
// Equation(s):
// \rx|Decoder0~0_combout  = ( \rx|LessThan1~4_combout  & ( \rx|r_Bit_Index[0]~DUPLICATE_q  & ( (\rx|LessThan1~0_combout  & ((!\rx|LessThan1~1_combout ) # ((\rx|LessThan1~3_combout  & !\rx|LessThan1~2_combout )))) ) ) ) # ( !\rx|LessThan1~4_combout  & ( 
// \rx|r_Bit_Index[0]~DUPLICATE_q  ) )

	.dataa(!\rx|LessThan1~0_combout ),
	.datab(!\rx|LessThan1~1_combout ),
	.datac(!\rx|LessThan1~3_combout ),
	.datad(!\rx|LessThan1~2_combout ),
	.datae(!\rx|LessThan1~4_combout ),
	.dataf(!\rx|r_Bit_Index[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Decoder0~0 .extended_lut = "off";
defparam \rx|Decoder0~0 .lut_mask = 64'h00000000FFFF4544;
defparam \rx|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N12
cyclonev_lcell_comb \rx|Selector30~0 (
// Equation(s):
// \rx|Selector30~0_combout  = ( \rx|r_SM_Main.s_RX_DATA_BITS~q  & ( \rx|Decoder0~0_combout  & ( (!\rx|Decoder0~1_combout ) # ((\rx|r_SM_Main.s_RX_START_BIT~DUPLICATE_q  & (\rx|Equal0~3_combout  & \rx|r_Rx_Data~q ))) ) ) ) # ( !\rx|r_SM_Main.s_RX_DATA_BITS~q 
//  & ( \rx|Decoder0~0_combout  & ( (\rx|r_SM_Main.s_RX_START_BIT~DUPLICATE_q  & (\rx|Equal0~3_combout  & \rx|r_Rx_Data~q )) ) ) ) # ( \rx|r_SM_Main.s_RX_DATA_BITS~q  & ( !\rx|Decoder0~0_combout  ) ) # ( !\rx|r_SM_Main.s_RX_DATA_BITS~q  & ( 
// !\rx|Decoder0~0_combout  & ( (\rx|r_SM_Main.s_RX_START_BIT~DUPLICATE_q  & (\rx|Equal0~3_combout  & \rx|r_Rx_Data~q )) ) ) )

	.dataa(!\rx|Decoder0~1_combout ),
	.datab(!\rx|r_SM_Main.s_RX_START_BIT~DUPLICATE_q ),
	.datac(!\rx|Equal0~3_combout ),
	.datad(!\rx|r_Rx_Data~q ),
	.datae(!\rx|r_SM_Main.s_RX_DATA_BITS~q ),
	.dataf(!\rx|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Selector30~0 .extended_lut = "off";
defparam \rx|Selector30~0 .lut_mask = 64'h0003FFFF0003AAAB;
defparam \rx|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N14
dffeas \rx|r_SM_Main.s_RX_DATA_BITS (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_SM_Main.s_RX_DATA_BITS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_SM_Main.s_RX_DATA_BITS .is_wysiwyg = "true";
defparam \rx|r_SM_Main.s_RX_DATA_BITS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N18
cyclonev_lcell_comb \rx|Selector18~0 (
// Equation(s):
// \rx|Selector18~0_combout  = ( \rx|r_SM_Main.s_RX_DATA_BITS~q  & ( !\rx|r_Bit_Index [1] $ (((!\rx|r_Bit_Index [0]) # (\rx|LessThan1~5_combout ))) ) ) # ( !\rx|r_SM_Main.s_RX_DATA_BITS~q  & ( (\rx|r_SM_Main.s_IDLE~q  & \rx|r_Bit_Index [1]) ) )

	.dataa(!\rx|r_SM_Main.s_IDLE~q ),
	.datab(!\rx|LessThan1~5_combout ),
	.datac(!\rx|r_Bit_Index [0]),
	.datad(!\rx|r_Bit_Index [1]),
	.datae(gnd),
	.dataf(!\rx|r_SM_Main.s_RX_DATA_BITS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Selector18~0 .extended_lut = "off";
defparam \rx|Selector18~0 .lut_mask = 64'h005500550CF30CF3;
defparam \rx|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N19
dffeas \rx|r_Bit_Index[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Bit_Index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Bit_Index[1] .is_wysiwyg = "true";
defparam \rx|r_Bit_Index[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N21
cyclonev_lcell_comb \rx|Decoder0~1 (
// Equation(s):
// \rx|Decoder0~1_combout  = ( \rx|r_Bit_Index [1] & ( \rx|r_Bit_Index[2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rx|r_Bit_Index[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rx|r_Bit_Index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Decoder0~1 .extended_lut = "off";
defparam \rx|Decoder0~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \rx|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N42
cyclonev_lcell_comb \rx|r_Clock_Count[5]~1 (
// Equation(s):
// \rx|r_Clock_Count[5]~1_combout  = ( \rx|Equal0~2_combout  & ( (\rx|r_SM_Main.s_IDLE~q  & ((!\rx|r_SM_Main.s_RX_START_BIT~DUPLICATE_q ) # ((!\rx|Equal0~1_combout ) # (!\rx|Equal0~0_combout )))) ) ) # ( !\rx|Equal0~2_combout  & ( \rx|r_SM_Main.s_IDLE~q  ) )

	.dataa(!\rx|r_SM_Main.s_IDLE~q ),
	.datab(!\rx|r_SM_Main.s_RX_START_BIT~DUPLICATE_q ),
	.datac(!\rx|Equal0~1_combout ),
	.datad(!\rx|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\rx|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|r_Clock_Count[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|r_Clock_Count[5]~1 .extended_lut = "off";
defparam \rx|r_Clock_Count[5]~1 .lut_mask = 64'h5555555555545554;
defparam \rx|r_Clock_Count[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N45
cyclonev_lcell_comb \rx|r_SM_Main.s_RX_STOP_BIT~0 (
// Equation(s):
// \rx|r_SM_Main.s_RX_STOP_BIT~0_combout  = ( !\rx|r_SM_Main.s_CLEANUP~q  & ( \rx|r_SM_Main.s_RX_STOP_BIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rx|r_SM_Main.s_RX_STOP_BIT~q ),
	.datae(gnd),
	.dataf(!\rx|r_SM_Main.s_CLEANUP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|r_SM_Main.s_RX_STOP_BIT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|r_SM_Main.s_RX_STOP_BIT~0 .extended_lut = "off";
defparam \rx|r_SM_Main.s_RX_STOP_BIT~0 .lut_mask = 64'h00FF00FF00000000;
defparam \rx|r_SM_Main.s_RX_STOP_BIT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N24
cyclonev_lcell_comb \rx|r_SM_Main.s_RX_STOP_BIT~1 (
// Equation(s):
// \rx|r_SM_Main.s_RX_STOP_BIT~1_combout  = ( \rx|Selector31~0_combout  & ( \rx|r_SM_Main.s_RX_DATA_BITS~q  & ( (\rx|Decoder0~1_combout  & \rx|Decoder0~0_combout ) ) ) ) # ( !\rx|Selector31~0_combout  & ( \rx|r_SM_Main.s_RX_DATA_BITS~q  & ( 
// (!\rx|Decoder0~1_combout  & (\rx|r_Clock_Count[5]~1_combout  & (\rx|r_SM_Main.s_RX_STOP_BIT~0_combout ))) # (\rx|Decoder0~1_combout  & (((\rx|r_Clock_Count[5]~1_combout  & \rx|r_SM_Main.s_RX_STOP_BIT~0_combout )) # (\rx|Decoder0~0_combout ))) ) ) ) # ( 
// !\rx|Selector31~0_combout  & ( !\rx|r_SM_Main.s_RX_DATA_BITS~q  & ( (\rx|r_Clock_Count[5]~1_combout  & \rx|r_SM_Main.s_RX_STOP_BIT~0_combout ) ) ) )

	.dataa(!\rx|Decoder0~1_combout ),
	.datab(!\rx|r_Clock_Count[5]~1_combout ),
	.datac(!\rx|r_SM_Main.s_RX_STOP_BIT~0_combout ),
	.datad(!\rx|Decoder0~0_combout ),
	.datae(!\rx|Selector31~0_combout ),
	.dataf(!\rx|r_SM_Main.s_RX_DATA_BITS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|r_SM_Main.s_RX_STOP_BIT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|r_SM_Main.s_RX_STOP_BIT~1 .extended_lut = "off";
defparam \rx|r_SM_Main.s_RX_STOP_BIT~1 .lut_mask = 64'h0303000003570055;
defparam \rx|r_SM_Main.s_RX_STOP_BIT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N25
dffeas \rx|r_SM_Main.s_RX_STOP_BIT (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|r_SM_Main.s_RX_STOP_BIT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_SM_Main.s_RX_STOP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_SM_Main.s_RX_STOP_BIT .is_wysiwyg = "true";
defparam \rx|r_SM_Main.s_RX_STOP_BIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N27
cyclonev_lcell_comb \rx|Selector31~0 (
// Equation(s):
// \rx|Selector31~0_combout  = ( \rx|LessThan1~4_combout  & ( \rx|r_SM_Main.s_RX_STOP_BIT~q  & ( (\rx|LessThan1~0_combout  & ((!\rx|LessThan1~1_combout ) # ((!\rx|LessThan1~2_combout  & \rx|LessThan1~3_combout )))) ) ) ) # ( !\rx|LessThan1~4_combout  & ( 
// \rx|r_SM_Main.s_RX_STOP_BIT~q  ) )

	.dataa(!\rx|LessThan1~0_combout ),
	.datab(!\rx|LessThan1~1_combout ),
	.datac(!\rx|LessThan1~2_combout ),
	.datad(!\rx|LessThan1~3_combout ),
	.datae(!\rx|LessThan1~4_combout ),
	.dataf(!\rx|r_SM_Main.s_RX_STOP_BIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Selector31~0 .extended_lut = "off";
defparam \rx|Selector31~0 .lut_mask = 64'h00000000FFFF4454;
defparam \rx|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N58
dffeas \rx|r_SM_Main.s_CLEANUP (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rx|Selector31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_SM_Main.s_CLEANUP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_SM_Main.s_CLEANUP .is_wysiwyg = "true";
defparam \rx|r_SM_Main.s_CLEANUP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N9
cyclonev_lcell_comb \rx|Selector28~1 (
// Equation(s):
// \rx|Selector28~1_combout  = ( \rx|Equal0~2_combout  & ( \rx|Equal0~1_combout  & ( (!\rx|r_SM_Main.s_CLEANUP~q  & ((!\rx|r_SM_Main.s_RX_START_BIT~q ) # ((!\rx|Equal0~0_combout ) # (\rx|r_Rx_Data~q )))) ) ) ) # ( !\rx|Equal0~2_combout  & ( 
// \rx|Equal0~1_combout  & ( !\rx|r_SM_Main.s_CLEANUP~q  ) ) ) # ( \rx|Equal0~2_combout  & ( !\rx|Equal0~1_combout  & ( !\rx|r_SM_Main.s_CLEANUP~q  ) ) ) # ( !\rx|Equal0~2_combout  & ( !\rx|Equal0~1_combout  & ( !\rx|r_SM_Main.s_CLEANUP~q  ) ) )

	.dataa(!\rx|r_SM_Main.s_RX_START_BIT~q ),
	.datab(!\rx|r_Rx_Data~q ),
	.datac(!\rx|r_SM_Main.s_CLEANUP~q ),
	.datad(!\rx|Equal0~0_combout ),
	.datae(!\rx|Equal0~2_combout ),
	.dataf(!\rx|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Selector28~1 .extended_lut = "off";
defparam \rx|Selector28~1 .lut_mask = 64'hF0F0F0F0F0F0F0B0;
defparam \rx|Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N13
dffeas \rx|r_Clock_Count[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[4] .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N22
dffeas \rx|r_Clock_Count[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[7] .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N10
dffeas \rx|r_Clock_Count[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[3] .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N54
cyclonev_lcell_comb \rx|Equal0~2 (
// Equation(s):
// \rx|Equal0~2_combout  = ( !\rx|r_Clock_Count[2]~DUPLICATE_q  & ( !\rx|r_Clock_Count[8]~DUPLICATE_q  & ( (!\rx|r_Clock_Count [4] & (!\rx|r_Clock_Count [7] & \rx|r_Clock_Count [3])) ) ) )

	.dataa(!\rx|r_Clock_Count [4]),
	.datab(gnd),
	.datac(!\rx|r_Clock_Count [7]),
	.datad(!\rx|r_Clock_Count [3]),
	.datae(!\rx|r_Clock_Count[2]~DUPLICATE_q ),
	.dataf(!\rx|r_Clock_Count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Equal0~2 .extended_lut = "off";
defparam \rx|Equal0~2 .lut_mask = 64'h00A0000000000000;
defparam \rx|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N48
cyclonev_lcell_comb \rx|Equal0~3 (
// Equation(s):
// \rx|Equal0~3_combout  = ( \rx|Equal0~0_combout  & ( \rx|Equal0~1_combout  & ( \rx|Equal0~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rx|Equal0~2_combout ),
	.datad(gnd),
	.datae(!\rx|Equal0~0_combout ),
	.dataf(!\rx|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Equal0~3 .extended_lut = "off";
defparam \rx|Equal0~3 .lut_mask = 64'h0000000000000F0F;
defparam \rx|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N15
cyclonev_lcell_comb \rx|Selector28~0 (
// Equation(s):
// \rx|Selector28~0_combout  = ( \rx|r_SM_Main.s_IDLE~q  & ( \rx|r_SM_Main.s_RX_START_BIT~DUPLICATE_q  & ( (!\rx|r_SM_Main.s_CLEANUP~q  & ((!\rx|Equal0~3_combout ) # (\rx|r_Rx_Data~q ))) ) ) ) # ( !\rx|r_SM_Main.s_IDLE~q  & ( 
// \rx|r_SM_Main.s_RX_START_BIT~DUPLICATE_q  & ( (!\rx|r_SM_Main.s_CLEANUP~q  & \rx|r_Rx_Data~q ) ) ) ) # ( \rx|r_SM_Main.s_IDLE~q  & ( !\rx|r_SM_Main.s_RX_START_BIT~DUPLICATE_q  & ( !\rx|r_SM_Main.s_CLEANUP~q  ) ) ) # ( !\rx|r_SM_Main.s_IDLE~q  & ( 
// !\rx|r_SM_Main.s_RX_START_BIT~DUPLICATE_q  & ( (!\rx|r_SM_Main.s_CLEANUP~q  & \rx|r_Rx_Data~q ) ) ) )

	.dataa(!\rx|Equal0~3_combout ),
	.datab(!\rx|r_SM_Main.s_CLEANUP~q ),
	.datac(!\rx|r_Rx_Data~q ),
	.datad(gnd),
	.datae(!\rx|r_SM_Main.s_IDLE~q ),
	.dataf(!\rx|r_SM_Main.s_RX_START_BIT~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Selector28~0 .extended_lut = "off";
defparam \rx|Selector28~0 .lut_mask = 64'h0C0CCCCC0C0C8C8C;
defparam \rx|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N17
dffeas \rx|r_SM_Main.s_IDLE~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_SM_Main.s_IDLE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_SM_Main.s_IDLE~DUPLICATE .is_wysiwyg = "true";
defparam \rx|r_SM_Main.s_IDLE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N13
dffeas \rx|r_SM_Main.s_RX_DATA_BITS~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_SM_Main.s_RX_DATA_BITS~DUPLICATE .is_wysiwyg = "true";
defparam \rx|r_SM_Main.s_RX_DATA_BITS~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N54
cyclonev_lcell_comb \rx|r_Clock_Count[5]~0 (
// Equation(s):
// \rx|r_Clock_Count[5]~0_combout  = ( \rx|Equal0~3_combout  & ( \rx|LessThan1~5_combout  & ( (!\rx|r_SM_Main.s_IDLE~DUPLICATE_q ) # (\rx|r_SM_Main.s_RX_START_BIT~DUPLICATE_q ) ) ) ) # ( !\rx|Equal0~3_combout  & ( \rx|LessThan1~5_combout  & ( 
// !\rx|r_SM_Main.s_IDLE~DUPLICATE_q  ) ) ) # ( \rx|Equal0~3_combout  & ( !\rx|LessThan1~5_combout  & ( (!\rx|r_SM_Main.s_IDLE~DUPLICATE_q ) # (((\rx|r_SM_Main.s_RX_START_BIT~DUPLICATE_q ) # (\rx|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q )) # 
// (\rx|r_SM_Main.s_RX_STOP_BIT~q )) ) ) ) # ( !\rx|Equal0~3_combout  & ( !\rx|LessThan1~5_combout  & ( (!\rx|r_SM_Main.s_IDLE~DUPLICATE_q ) # ((\rx|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ) # (\rx|r_SM_Main.s_RX_STOP_BIT~q )) ) ) )

	.dataa(!\rx|r_SM_Main.s_IDLE~DUPLICATE_q ),
	.datab(!\rx|r_SM_Main.s_RX_STOP_BIT~q ),
	.datac(!\rx|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ),
	.datad(!\rx|r_SM_Main.s_RX_START_BIT~DUPLICATE_q ),
	.datae(!\rx|Equal0~3_combout ),
	.dataf(!\rx|LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|r_Clock_Count[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|r_Clock_Count[5]~0 .extended_lut = "off";
defparam \rx|r_Clock_Count[5]~0 .lut_mask = 64'hBFBFBFFFAAAAAAFF;
defparam \rx|r_Clock_Count[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N2
dffeas \rx|r_Clock_Count[0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N3
cyclonev_lcell_comb \rx|Add0~41 (
// Equation(s):
// \rx|Add0~41_sumout  = SUM(( \rx|r_Clock_Count[1]~DUPLICATE_q  ) + ( GND ) + ( \rx|Add0~38  ))
// \rx|Add0~42  = CARRY(( \rx|r_Clock_Count[1]~DUPLICATE_q  ) + ( GND ) + ( \rx|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rx|r_Clock_Count[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx|Add0~41_sumout ),
	.cout(\rx|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \rx|Add0~41 .extended_lut = "off";
defparam \rx|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \rx|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N5
dffeas \rx|r_Clock_Count[1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N6
cyclonev_lcell_comb \rx|Add0~33 (
// Equation(s):
// \rx|Add0~33_sumout  = SUM(( \rx|r_Clock_Count[2]~DUPLICATE_q  ) + ( GND ) + ( \rx|Add0~42  ))
// \rx|Add0~34  = CARRY(( \rx|r_Clock_Count[2]~DUPLICATE_q  ) + ( GND ) + ( \rx|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rx|r_Clock_Count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx|Add0~33_sumout ),
	.cout(\rx|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \rx|Add0~33 .extended_lut = "off";
defparam \rx|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \rx|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N7
dffeas \rx|r_Clock_Count[2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N9
cyclonev_lcell_comb \rx|Add0~29 (
// Equation(s):
// \rx|Add0~29_sumout  = SUM(( \rx|r_Clock_Count[3]~DUPLICATE_q  ) + ( GND ) + ( \rx|Add0~34  ))
// \rx|Add0~30  = CARRY(( \rx|r_Clock_Count[3]~DUPLICATE_q  ) + ( GND ) + ( \rx|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rx|r_Clock_Count[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx|Add0~29_sumout ),
	.cout(\rx|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \rx|Add0~29 .extended_lut = "off";
defparam \rx|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rx|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N11
dffeas \rx|r_Clock_Count[3]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N12
cyclonev_lcell_comb \rx|Add0~45 (
// Equation(s):
// \rx|Add0~45_sumout  = SUM(( \rx|r_Clock_Count[4]~DUPLICATE_q  ) + ( GND ) + ( \rx|Add0~30  ))
// \rx|Add0~46  = CARRY(( \rx|r_Clock_Count[4]~DUPLICATE_q  ) + ( GND ) + ( \rx|Add0~30  ))

	.dataa(gnd),
	.datab(!\rx|r_Clock_Count[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx|Add0~45_sumout ),
	.cout(\rx|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \rx|Add0~45 .extended_lut = "off";
defparam \rx|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \rx|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N14
dffeas \rx|r_Clock_Count[4]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N15
cyclonev_lcell_comb \rx|Add0~13 (
// Equation(s):
// \rx|Add0~13_sumout  = SUM(( \rx|r_Clock_Count [5] ) + ( GND ) + ( \rx|Add0~46  ))
// \rx|Add0~14  = CARRY(( \rx|r_Clock_Count [5] ) + ( GND ) + ( \rx|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rx|r_Clock_Count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx|Add0~13_sumout ),
	.cout(\rx|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \rx|Add0~13 .extended_lut = "off";
defparam \rx|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rx|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N17
dffeas \rx|r_Clock_Count[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[5] .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N18
cyclonev_lcell_comb \rx|Add0~17 (
// Equation(s):
// \rx|Add0~17_sumout  = SUM(( \rx|r_Clock_Count [6] ) + ( GND ) + ( \rx|Add0~14  ))
// \rx|Add0~18  = CARRY(( \rx|r_Clock_Count [6] ) + ( GND ) + ( \rx|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rx|r_Clock_Count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx|Add0~17_sumout ),
	.cout(\rx|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \rx|Add0~17 .extended_lut = "off";
defparam \rx|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rx|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N20
dffeas \rx|r_Clock_Count[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[6] .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N21
cyclonev_lcell_comb \rx|Add0~21 (
// Equation(s):
// \rx|Add0~21_sumout  = SUM(( \rx|r_Clock_Count[7]~DUPLICATE_q  ) + ( GND ) + ( \rx|Add0~18  ))
// \rx|Add0~22  = CARRY(( \rx|r_Clock_Count[7]~DUPLICATE_q  ) + ( GND ) + ( \rx|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rx|r_Clock_Count[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx|Add0~21_sumout ),
	.cout(\rx|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \rx|Add0~21 .extended_lut = "off";
defparam \rx|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \rx|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N23
dffeas \rx|r_Clock_Count[7]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N24
cyclonev_lcell_comb \rx|Add0~25 (
// Equation(s):
// \rx|Add0~25_sumout  = SUM(( \rx|r_Clock_Count[8]~DUPLICATE_q  ) + ( GND ) + ( \rx|Add0~22  ))
// \rx|Add0~26  = CARRY(( \rx|r_Clock_Count[8]~DUPLICATE_q  ) + ( GND ) + ( \rx|Add0~22  ))

	.dataa(gnd),
	.datab(!\rx|r_Clock_Count[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx|Add0~25_sumout ),
	.cout(\rx|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \rx|Add0~25 .extended_lut = "off";
defparam \rx|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \rx|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N25
dffeas \rx|r_Clock_Count[8]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N27
cyclonev_lcell_comb \rx|Add0~9 (
// Equation(s):
// \rx|Add0~9_sumout  = SUM(( \rx|r_Clock_Count [9] ) + ( GND ) + ( \rx|Add0~26  ))
// \rx|Add0~10  = CARRY(( \rx|r_Clock_Count [9] ) + ( GND ) + ( \rx|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rx|r_Clock_Count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx|Add0~9_sumout ),
	.cout(\rx|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \rx|Add0~9 .extended_lut = "off";
defparam \rx|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \rx|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N29
dffeas \rx|r_Clock_Count[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[9] .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N30
cyclonev_lcell_comb \rx|Add0~5 (
// Equation(s):
// \rx|Add0~5_sumout  = SUM(( \rx|r_Clock_Count [10] ) + ( GND ) + ( \rx|Add0~10  ))
// \rx|Add0~6  = CARRY(( \rx|r_Clock_Count [10] ) + ( GND ) + ( \rx|Add0~10  ))

	.dataa(gnd),
	.datab(!\rx|r_Clock_Count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx|Add0~5_sumout ),
	.cout(\rx|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \rx|Add0~5 .extended_lut = "off";
defparam \rx|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \rx|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N32
dffeas \rx|r_Clock_Count[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[10] .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N33
cyclonev_lcell_comb \rx|Add0~49 (
// Equation(s):
// \rx|Add0~49_sumout  = SUM(( \rx|r_Clock_Count [11] ) + ( GND ) + ( \rx|Add0~6  ))
// \rx|Add0~50  = CARRY(( \rx|r_Clock_Count [11] ) + ( GND ) + ( \rx|Add0~6  ))

	.dataa(!\rx|r_Clock_Count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx|Add0~49_sumout ),
	.cout(\rx|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \rx|Add0~49 .extended_lut = "off";
defparam \rx|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \rx|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N35
dffeas \rx|r_Clock_Count[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[11] .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N36
cyclonev_lcell_comb \rx|Add0~1 (
// Equation(s):
// \rx|Add0~1_sumout  = SUM(( \rx|r_Clock_Count[12]~DUPLICATE_q  ) + ( GND ) + ( \rx|Add0~50  ))
// \rx|Add0~2  = CARRY(( \rx|r_Clock_Count[12]~DUPLICATE_q  ) + ( GND ) + ( \rx|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rx|r_Clock_Count[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx|Add0~1_sumout ),
	.cout(\rx|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \rx|Add0~1 .extended_lut = "off";
defparam \rx|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \rx|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N37
dffeas \rx|r_Clock_Count[12]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[12]~DUPLICATE .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N39
cyclonev_lcell_comb \rx|Add0~53 (
// Equation(s):
// \rx|Add0~53_sumout  = SUM(( \rx|r_Clock_Count[13]~DUPLICATE_q  ) + ( GND ) + ( \rx|Add0~2  ))
// \rx|Add0~54  = CARRY(( \rx|r_Clock_Count[13]~DUPLICATE_q  ) + ( GND ) + ( \rx|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rx|r_Clock_Count[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx|Add0~53_sumout ),
	.cout(\rx|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \rx|Add0~53 .extended_lut = "off";
defparam \rx|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rx|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N41
dffeas \rx|r_Clock_Count[13]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[13]~DUPLICATE .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N42
cyclonev_lcell_comb \rx|Add0~57 (
// Equation(s):
// \rx|Add0~57_sumout  = SUM(( \rx|r_Clock_Count[14]~DUPLICATE_q  ) + ( GND ) + ( \rx|Add0~54  ))
// \rx|Add0~58  = CARRY(( \rx|r_Clock_Count[14]~DUPLICATE_q  ) + ( GND ) + ( \rx|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rx|r_Clock_Count[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx|Add0~57_sumout ),
	.cout(\rx|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \rx|Add0~57 .extended_lut = "off";
defparam \rx|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \rx|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N43
dffeas \rx|r_Clock_Count[14]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[14]~DUPLICATE .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N45
cyclonev_lcell_comb \rx|Add0~61 (
// Equation(s):
// \rx|Add0~61_sumout  = SUM(( \rx|r_Clock_Count [15] ) + ( GND ) + ( \rx|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rx|r_Clock_Count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rx|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rx|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Add0~61 .extended_lut = "off";
defparam \rx|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rx|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N47
dffeas \rx|r_Clock_Count[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[15] .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N44
dffeas \rx|r_Clock_Count[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rx|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\rx|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Clock_Count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Clock_Count[14] .is_wysiwyg = "true";
defparam \rx|r_Clock_Count[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N0
cyclonev_lcell_comb \rx|LessThan1~4 (
// Equation(s):
// \rx|LessThan1~4_combout  = ( !\rx|r_Clock_Count [12] & ( \rx|r_Clock_Count [11] & ( (!\rx|r_Clock_Count [15] & (!\rx|r_Clock_Count[13]~DUPLICATE_q  & !\rx|r_Clock_Count [14])) ) ) ) # ( \rx|r_Clock_Count [12] & ( !\rx|r_Clock_Count [11] & ( 
// (!\rx|r_Clock_Count [15] & (!\rx|r_Clock_Count[13]~DUPLICATE_q  & !\rx|r_Clock_Count [14])) ) ) ) # ( !\rx|r_Clock_Count [12] & ( !\rx|r_Clock_Count [11] & ( (!\rx|r_Clock_Count [15] & (!\rx|r_Clock_Count[13]~DUPLICATE_q  & !\rx|r_Clock_Count [14])) ) ) )

	.dataa(!\rx|r_Clock_Count [15]),
	.datab(gnd),
	.datac(!\rx|r_Clock_Count[13]~DUPLICATE_q ),
	.datad(!\rx|r_Clock_Count [14]),
	.datae(!\rx|r_Clock_Count [12]),
	.dataf(!\rx|r_Clock_Count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|LessThan1~4 .extended_lut = "off";
defparam \rx|LessThan1~4 .lut_mask = 64'hA000A000A0000000;
defparam \rx|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N36
cyclonev_lcell_comb \rx|LessThan1~5 (
// Equation(s):
// \rx|LessThan1~5_combout  = ( \rx|LessThan1~2_combout  & ( (\rx|LessThan1~4_combout  & ((!\rx|LessThan1~0_combout ) # (\rx|LessThan1~1_combout ))) ) ) # ( !\rx|LessThan1~2_combout  & ( (\rx|LessThan1~4_combout  & ((!\rx|LessThan1~0_combout ) # 
// ((\rx|LessThan1~1_combout  & !\rx|LessThan1~3_combout )))) ) )

	.dataa(!\rx|LessThan1~4_combout ),
	.datab(!\rx|LessThan1~1_combout ),
	.datac(!\rx|LessThan1~0_combout ),
	.datad(!\rx|LessThan1~3_combout ),
	.datae(gnd),
	.dataf(!\rx|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|LessThan1~5 .extended_lut = "off";
defparam \rx|LessThan1~5 .lut_mask = 64'h5150515051515151;
defparam \rx|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N36
cyclonev_lcell_comb \rx|Selector19~0 (
// Equation(s):
// \rx|Selector19~0_combout  = ( \rx|r_SM_Main.s_RX_DATA_BITS~q  & ( !\rx|LessThan1~5_combout  $ (\rx|r_Bit_Index [0]) ) ) # ( !\rx|r_SM_Main.s_RX_DATA_BITS~q  & ( (\rx|r_SM_Main.s_IDLE~q  & \rx|r_Bit_Index [0]) ) )

	.dataa(gnd),
	.datab(!\rx|LessThan1~5_combout ),
	.datac(!\rx|r_SM_Main.s_IDLE~q ),
	.datad(!\rx|r_Bit_Index [0]),
	.datae(gnd),
	.dataf(!\rx|r_SM_Main.s_RX_DATA_BITS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Selector19~0 .extended_lut = "off";
defparam \rx|Selector19~0 .lut_mask = 64'h000F000FCC33CC33;
defparam \rx|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N38
dffeas \rx|r_Bit_Index[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Bit_Index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Bit_Index[0] .is_wysiwyg = "true";
defparam \rx|r_Bit_Index[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N31
dffeas \rx|r_Bit_Index[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Bit_Index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Bit_Index[2] .is_wysiwyg = "true";
defparam \rx|r_Bit_Index[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N30
cyclonev_lcell_comb \rx|Selector17~0 (
// Equation(s):
// \rx|Selector17~0_combout  = ( \rx|r_Bit_Index [2] & ( \rx|r_SM_Main.s_RX_DATA_BITS~q  & ( (!\rx|r_Bit_Index [0]) # ((!\rx|r_Bit_Index [1]) # (\rx|LessThan1~5_combout )) ) ) ) # ( !\rx|r_Bit_Index [2] & ( \rx|r_SM_Main.s_RX_DATA_BITS~q  & ( 
// (\rx|r_Bit_Index [0] & (\rx|r_Bit_Index [1] & !\rx|LessThan1~5_combout )) ) ) ) # ( \rx|r_Bit_Index [2] & ( !\rx|r_SM_Main.s_RX_DATA_BITS~q  & ( \rx|r_SM_Main.s_IDLE~q  ) ) )

	.dataa(!\rx|r_Bit_Index [0]),
	.datab(!\rx|r_Bit_Index [1]),
	.datac(!\rx|r_SM_Main.s_IDLE~q ),
	.datad(!\rx|LessThan1~5_combout ),
	.datae(!\rx|r_Bit_Index [2]),
	.dataf(!\rx|r_SM_Main.s_RX_DATA_BITS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Selector17~0 .extended_lut = "off";
defparam \rx|Selector17~0 .lut_mask = 64'h00000F0F1100EEFF;
defparam \rx|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N32
dffeas \rx|r_Bit_Index[2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Bit_Index[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Bit_Index[2]~DUPLICATE .is_wysiwyg = "true";
defparam \rx|r_Bit_Index[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N39
cyclonev_lcell_comb \rx|Selector27~0 (
// Equation(s):
// \rx|Selector27~0_combout  = ( !\rx|r_Bit_Index[0]~DUPLICATE_q  & ( !\rx|LessThan1~5_combout  & ( !\rx|r_Bit_Index [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rx|r_Bit_Index [1]),
	.datad(gnd),
	.datae(!\rx|r_Bit_Index[0]~DUPLICATE_q ),
	.dataf(!\rx|LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Selector27~0 .extended_lut = "off";
defparam \rx|Selector27~0 .lut_mask = 64'hF0F0000000000000;
defparam \rx|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N30
cyclonev_lcell_comb \rx|Selector23~0 (
// Equation(s):
// \rx|Selector23~0_combout  = ( !\rx|r_Bit_Index[0]~DUPLICATE_q  & ( !\rx|LessThan1~5_combout  & ( (!\rx|r_Bit_Index [1] & (\rx|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & !\rx|r_Rx_Data~q )) ) ) )

	.dataa(gnd),
	.datab(!\rx|r_Bit_Index [1]),
	.datac(!\rx|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ),
	.datad(!\rx|r_Rx_Data~q ),
	.datae(!\rx|r_Bit_Index[0]~DUPLICATE_q ),
	.dataf(!\rx|LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Selector23~0 .extended_lut = "off";
defparam \rx|Selector23~0 .lut_mask = 64'h0C00000000000000;
defparam \rx|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N42
cyclonev_lcell_comb \rx|Selector27~1 (
// Equation(s):
// \rx|Selector27~1_combout  = ( \rx|r_Rx_Byte [0] & ( \rx|Selector23~0_combout  & ( (!\rx|r_Bit_Index[2]~DUPLICATE_q ) # ((\rx|r_SM_Main.s_IDLE~DUPLICATE_q ) # (\rx|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q )) ) ) ) # ( !\rx|r_Rx_Byte [0] & ( 
// \rx|Selector23~0_combout  & ( !\rx|r_Bit_Index[2]~DUPLICATE_q  ) ) ) # ( \rx|r_Rx_Byte [0] & ( !\rx|Selector23~0_combout  & ( (!\rx|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & (((\rx|r_SM_Main.s_IDLE~DUPLICATE_q )))) # 
// (\rx|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & (((!\rx|Selector27~0_combout )) # (\rx|r_Bit_Index[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\rx|r_Bit_Index[2]~DUPLICATE_q ),
	.datab(!\rx|Selector27~0_combout ),
	.datac(!\rx|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ),
	.datad(!\rx|r_SM_Main.s_IDLE~DUPLICATE_q ),
	.datae(!\rx|r_Rx_Byte [0]),
	.dataf(!\rx|Selector23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Selector27~1 .extended_lut = "off";
defparam \rx|Selector27~1 .lut_mask = 64'h00000DFDAAAAAFFF;
defparam \rx|Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N43
dffeas \rx|r_Rx_Byte[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Selector27~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Rx_Byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Rx_Byte[0] .is_wysiwyg = "true";
defparam \rx|r_Rx_Byte[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N39
cyclonev_lcell_comb \rx|Selector26~1 (
// Equation(s):
// \rx|Selector26~1_combout  = ( \rx|r_Bit_Index[0]~DUPLICATE_q  & ( (!\rx|r_Bit_Index [1] & !\rx|LessThan1~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rx|r_Bit_Index [1]),
	.datad(!\rx|LessThan1~5_combout ),
	.datae(gnd),
	.dataf(!\rx|r_Bit_Index[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Selector26~1 .extended_lut = "off";
defparam \rx|Selector26~1 .lut_mask = 64'h00000000F000F000;
defparam \rx|Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N54
cyclonev_lcell_comb \rx|Selector26~0 (
// Equation(s):
// \rx|Selector26~0_combout  = ( \rx|r_SM_Main.s_RX_DATA_BITS~q  & ( (!\rx|r_Bit_Index [1] & (!\rx|r_Rx_Data~q  & (\rx|r_Bit_Index[0]~DUPLICATE_q  & !\rx|LessThan1~5_combout ))) ) )

	.dataa(!\rx|r_Bit_Index [1]),
	.datab(!\rx|r_Rx_Data~q ),
	.datac(!\rx|r_Bit_Index[0]~DUPLICATE_q ),
	.datad(!\rx|LessThan1~5_combout ),
	.datae(gnd),
	.dataf(!\rx|r_SM_Main.s_RX_DATA_BITS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Selector26~0 .extended_lut = "off";
defparam \rx|Selector26~0 .lut_mask = 64'h0000000008000800;
defparam \rx|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N30
cyclonev_lcell_comb \rx|Selector26~2 (
// Equation(s):
// \rx|Selector26~2_combout  = ( \rx|r_Rx_Byte [1] & ( \rx|r_Bit_Index [2] & ( (\rx|r_SM_Main.s_RX_DATA_BITS~q ) # (\rx|r_SM_Main.s_IDLE~q ) ) ) ) # ( \rx|r_Rx_Byte [1] & ( !\rx|r_Bit_Index [2] & ( ((!\rx|r_SM_Main.s_RX_DATA_BITS~q  & (\rx|r_SM_Main.s_IDLE~q 
// )) # (\rx|r_SM_Main.s_RX_DATA_BITS~q  & ((!\rx|Selector26~1_combout )))) # (\rx|Selector26~0_combout ) ) ) ) # ( !\rx|r_Rx_Byte [1] & ( !\rx|r_Bit_Index [2] & ( \rx|Selector26~0_combout  ) ) )

	.dataa(!\rx|r_SM_Main.s_IDLE~q ),
	.datab(!\rx|Selector26~1_combout ),
	.datac(!\rx|Selector26~0_combout ),
	.datad(!\rx|r_SM_Main.s_RX_DATA_BITS~q ),
	.datae(!\rx|r_Rx_Byte [1]),
	.dataf(!\rx|r_Bit_Index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Selector26~2 .extended_lut = "off";
defparam \rx|Selector26~2 .lut_mask = 64'h0F0F5FCF000055FF;
defparam \rx|Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N31
dffeas \rx|r_Rx_Byte[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Selector26~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Rx_Byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Rx_Byte[1] .is_wysiwyg = "true";
defparam \rx|r_Rx_Byte[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N51
cyclonev_lcell_comb \rx|Selector25~1 (
// Equation(s):
// \rx|Selector25~1_combout  = ( !\rx|r_Bit_Index[2]~DUPLICATE_q  & ( \rx|r_Bit_Index [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rx|r_Bit_Index [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rx|r_Bit_Index[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Selector25~1 .extended_lut = "off";
defparam \rx|Selector25~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \rx|Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N57
cyclonev_lcell_comb \rx|Selector25~2 (
// Equation(s):
// \rx|Selector25~2_combout  = ( !\rx|LessThan1~5_combout  & ( !\rx|r_Bit_Index[2]~DUPLICATE_q  & ( (\rx|r_Bit_Index [1] & !\rx|r_Bit_Index [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rx|r_Bit_Index [1]),
	.datad(!\rx|r_Bit_Index [0]),
	.datae(!\rx|LessThan1~5_combout ),
	.dataf(!\rx|r_Bit_Index[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Selector25~2 .extended_lut = "off";
defparam \rx|Selector25~2 .lut_mask = 64'h0F00000000000000;
defparam \rx|Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N48
cyclonev_lcell_comb \rx|Selector25~0 (
// Equation(s):
// \rx|Selector25~0_combout  = ( \rx|r_SM_Main.s_RX_DATA_BITS~q  & ( (!\rx|r_Rx_Data~q  & (!\rx|r_Bit_Index [0] & !\rx|LessThan1~5_combout )) ) )

	.dataa(!\rx|r_Rx_Data~q ),
	.datab(gnd),
	.datac(!\rx|r_Bit_Index [0]),
	.datad(!\rx|LessThan1~5_combout ),
	.datae(gnd),
	.dataf(!\rx|r_SM_Main.s_RX_DATA_BITS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Selector25~0 .extended_lut = "off";
defparam \rx|Selector25~0 .lut_mask = 64'h00000000A000A000;
defparam \rx|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N12
cyclonev_lcell_comb \rx|Selector25~3 (
// Equation(s):
// \rx|Selector25~3_combout  = ( \rx|r_Rx_Byte [2] & ( \rx|Selector25~0_combout  & ( ((!\rx|r_SM_Main.s_RX_DATA_BITS~q  & (\rx|r_SM_Main.s_IDLE~q )) # (\rx|r_SM_Main.s_RX_DATA_BITS~q  & ((!\rx|Selector25~2_combout )))) # (\rx|Selector25~1_combout ) ) ) ) # ( 
// !\rx|r_Rx_Byte [2] & ( \rx|Selector25~0_combout  & ( \rx|Selector25~1_combout  ) ) ) # ( \rx|r_Rx_Byte [2] & ( !\rx|Selector25~0_combout  & ( (!\rx|r_SM_Main.s_RX_DATA_BITS~q  & (\rx|r_SM_Main.s_IDLE~q )) # (\rx|r_SM_Main.s_RX_DATA_BITS~q  & 
// ((!\rx|Selector25~2_combout ))) ) ) )

	.dataa(!\rx|r_SM_Main.s_IDLE~q ),
	.datab(!\rx|r_SM_Main.s_RX_DATA_BITS~q ),
	.datac(!\rx|Selector25~1_combout ),
	.datad(!\rx|Selector25~2_combout ),
	.datae(!\rx|r_Rx_Byte [2]),
	.dataf(!\rx|Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Selector25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Selector25~3 .extended_lut = "off";
defparam \rx|Selector25~3 .lut_mask = 64'h000077440F0F7F4F;
defparam \rx|Selector25~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N13
dffeas \rx|r_Rx_Byte[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Selector25~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Rx_Byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Rx_Byte[2] .is_wysiwyg = "true";
defparam \rx|r_Rx_Byte[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N6
cyclonev_lcell_comb \rx|Selector24~0 (
// Equation(s):
// \rx|Selector24~0_combout  = ( \rx|r_SM_Main.s_RX_DATA_BITS~q  & ( (!\rx|r_Rx_Data~q  & (\rx|r_Bit_Index[0]~DUPLICATE_q  & !\rx|LessThan1~5_combout )) ) )

	.dataa(gnd),
	.datab(!\rx|r_Rx_Data~q ),
	.datac(!\rx|r_Bit_Index[0]~DUPLICATE_q ),
	.datad(!\rx|LessThan1~5_combout ),
	.datae(gnd),
	.dataf(!\rx|r_SM_Main.s_RX_DATA_BITS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Selector24~0 .extended_lut = "off";
defparam \rx|Selector24~0 .lut_mask = 64'h000000000C000C00;
defparam \rx|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N18
cyclonev_lcell_comb \rx|Selector24~1 (
// Equation(s):
// \rx|Selector24~1_combout  = ( \rx|r_Rx_Byte [3] & ( \rx|r_SM_Main.s_RX_DATA_BITS~q  & ( ((!\rx|Decoder0~0_combout ) # (!\rx|Selector25~1_combout )) # (\rx|Selector24~0_combout ) ) ) ) # ( !\rx|r_Rx_Byte [3] & ( \rx|r_SM_Main.s_RX_DATA_BITS~q  & ( 
// (\rx|Selector24~0_combout  & \rx|Selector25~1_combout ) ) ) ) # ( \rx|r_Rx_Byte [3] & ( !\rx|r_SM_Main.s_RX_DATA_BITS~q  & ( ((\rx|Selector24~0_combout  & \rx|Selector25~1_combout )) # (\rx|r_SM_Main.s_IDLE~q ) ) ) ) # ( !\rx|r_Rx_Byte [3] & ( 
// !\rx|r_SM_Main.s_RX_DATA_BITS~q  & ( (\rx|Selector24~0_combout  & \rx|Selector25~1_combout ) ) ) )

	.dataa(!\rx|r_SM_Main.s_IDLE~q ),
	.datab(!\rx|Selector24~0_combout ),
	.datac(!\rx|Decoder0~0_combout ),
	.datad(!\rx|Selector25~1_combout ),
	.datae(!\rx|r_Rx_Byte [3]),
	.dataf(!\rx|r_SM_Main.s_RX_DATA_BITS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Selector24~1 .extended_lut = "off";
defparam \rx|Selector24~1 .lut_mask = 64'h003355770033FFF3;
defparam \rx|Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N19
dffeas \rx|r_Rx_Byte[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Rx_Byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Rx_Byte[3] .is_wysiwyg = "true";
defparam \rx|r_Rx_Byte[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N18
cyclonev_lcell_comb \rx|Selector23~1 (
// Equation(s):
// \rx|Selector23~1_combout  = ( \rx|r_Rx_Byte [4] & ( \rx|Selector23~0_combout  & ( ((\rx|r_SM_Main.s_IDLE~DUPLICATE_q ) # (\rx|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q )) # (\rx|r_Bit_Index[2]~DUPLICATE_q ) ) ) ) # ( !\rx|r_Rx_Byte [4] & ( 
// \rx|Selector23~0_combout  & ( \rx|r_Bit_Index[2]~DUPLICATE_q  ) ) ) # ( \rx|r_Rx_Byte [4] & ( !\rx|Selector23~0_combout  & ( (!\rx|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & (((\rx|r_SM_Main.s_IDLE~DUPLICATE_q )))) # (\rx|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q 
//  & ((!\rx|r_Bit_Index[2]~DUPLICATE_q ) # ((!\rx|Selector27~0_combout )))) ) ) )

	.dataa(!\rx|r_Bit_Index[2]~DUPLICATE_q ),
	.datab(!\rx|Selector27~0_combout ),
	.datac(!\rx|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ),
	.datad(!\rx|r_SM_Main.s_IDLE~DUPLICATE_q ),
	.datae(!\rx|r_Rx_Byte [4]),
	.dataf(!\rx|Selector23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Selector23~1 .extended_lut = "off";
defparam \rx|Selector23~1 .lut_mask = 64'h00000EFE55555FFF;
defparam \rx|Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N19
dffeas \rx|r_Rx_Byte[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Selector23~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Rx_Byte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Rx_Byte[4] .is_wysiwyg = "true";
defparam \rx|r_Rx_Byte[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N48
cyclonev_lcell_comb \rx|Selector22~0 (
// Equation(s):
// \rx|Selector22~0_combout  = ( \rx|r_Rx_Byte [5] & ( \rx|r_Bit_Index [2] & ( ((!\rx|r_SM_Main.s_RX_DATA_BITS~q  & ((\rx|r_SM_Main.s_IDLE~q ))) # (\rx|r_SM_Main.s_RX_DATA_BITS~q  & (!\rx|Selector26~1_combout ))) # (\rx|Selector26~0_combout ) ) ) ) # ( 
// !\rx|r_Rx_Byte [5] & ( \rx|r_Bit_Index [2] & ( \rx|Selector26~0_combout  ) ) ) # ( \rx|r_Rx_Byte [5] & ( !\rx|r_Bit_Index [2] & ( (\rx|r_SM_Main.s_RX_DATA_BITS~q ) # (\rx|r_SM_Main.s_IDLE~q ) ) ) )

	.dataa(!\rx|Selector26~0_combout ),
	.datab(!\rx|Selector26~1_combout ),
	.datac(!\rx|r_SM_Main.s_IDLE~q ),
	.datad(!\rx|r_SM_Main.s_RX_DATA_BITS~q ),
	.datae(!\rx|r_Rx_Byte [5]),
	.dataf(!\rx|r_Bit_Index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Selector22~0 .extended_lut = "off";
defparam \rx|Selector22~0 .lut_mask = 64'h00000FFF55555FDD;
defparam \rx|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N49
dffeas \rx|r_Rx_Byte[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Rx_Byte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Rx_Byte[5] .is_wysiwyg = "true";
defparam \rx|r_Rx_Byte[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N39
cyclonev_lcell_comb \rx|Selector21~0 (
// Equation(s):
// \rx|Selector21~0_combout  = ( \rx|r_Bit_Index [1] & ( (!\rx|r_Bit_Index [0] & (\rx|r_Bit_Index[2]~DUPLICATE_q  & !\rx|LessThan1~5_combout )) ) )

	.dataa(!\rx|r_Bit_Index [0]),
	.datab(gnd),
	.datac(!\rx|r_Bit_Index[2]~DUPLICATE_q ),
	.datad(!\rx|LessThan1~5_combout ),
	.datae(gnd),
	.dataf(!\rx|r_Bit_Index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Selector21~0 .extended_lut = "off";
defparam \rx|Selector21~0 .lut_mask = 64'h000000000A000A00;
defparam \rx|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N6
cyclonev_lcell_comb \rx|Selector21~1 (
// Equation(s):
// \rx|Selector21~1_combout  = ( \rx|r_Rx_Byte [6] & ( \rx|Selector25~0_combout  & ( ((!\rx|r_SM_Main.s_RX_DATA_BITS~q  & (\rx|r_SM_Main.s_IDLE~q )) # (\rx|r_SM_Main.s_RX_DATA_BITS~q  & ((!\rx|Selector21~0_combout )))) # (\rx|Decoder0~1_combout ) ) ) ) # ( 
// !\rx|r_Rx_Byte [6] & ( \rx|Selector25~0_combout  & ( \rx|Decoder0~1_combout  ) ) ) # ( \rx|r_Rx_Byte [6] & ( !\rx|Selector25~0_combout  & ( (!\rx|r_SM_Main.s_RX_DATA_BITS~q  & (\rx|r_SM_Main.s_IDLE~q )) # (\rx|r_SM_Main.s_RX_DATA_BITS~q  & 
// ((!\rx|Selector21~0_combout ))) ) ) )

	.dataa(!\rx|Decoder0~1_combout ),
	.datab(!\rx|r_SM_Main.s_RX_DATA_BITS~q ),
	.datac(!\rx|r_SM_Main.s_IDLE~q ),
	.datad(!\rx|Selector21~0_combout ),
	.datae(!\rx|r_Rx_Byte [6]),
	.dataf(!\rx|Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Selector21~1 .extended_lut = "off";
defparam \rx|Selector21~1 .lut_mask = 64'h00003F0C55557F5D;
defparam \rx|Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N7
dffeas \rx|r_Rx_Byte[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Rx_Byte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Rx_Byte[6] .is_wysiwyg = "true";
defparam \rx|r_Rx_Byte[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N0
cyclonev_lcell_comb \rx|Selector20~0 (
// Equation(s):
// \rx|Selector20~0_combout  = ( \rx|r_Rx_Byte [7] & ( \rx|Decoder0~0_combout  & ( (!\rx|r_SM_Main.s_RX_DATA_BITS~q  & (((\rx|r_SM_Main.s_IDLE~q )))) # (\rx|r_SM_Main.s_RX_DATA_BITS~q  & ((!\rx|r_Rx_Data~q ) # ((!\rx|Decoder0~1_combout )))) ) ) ) # ( 
// !\rx|r_Rx_Byte [7] & ( \rx|Decoder0~0_combout  & ( (!\rx|r_Rx_Data~q  & (\rx|r_SM_Main.s_RX_DATA_BITS~q  & \rx|Decoder0~1_combout )) ) ) ) # ( \rx|r_Rx_Byte [7] & ( !\rx|Decoder0~0_combout  & ( (\rx|r_SM_Main.s_IDLE~q ) # (\rx|r_SM_Main.s_RX_DATA_BITS~q ) 
// ) ) )

	.dataa(!\rx|r_Rx_Data~q ),
	.datab(!\rx|r_SM_Main.s_RX_DATA_BITS~q ),
	.datac(!\rx|Decoder0~1_combout ),
	.datad(!\rx|r_SM_Main.s_IDLE~q ),
	.datae(!\rx|r_Rx_Byte [7]),
	.dataf(!\rx|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rx|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rx|Selector20~0 .extended_lut = "off";
defparam \rx|Selector20~0 .lut_mask = 64'h000033FF020232FE;
defparam \rx|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N1
dffeas \rx|r_Rx_Byte[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\rx|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rx|r_Rx_Byte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rx|r_Rx_Byte[7] .is_wysiwyg = "true";
defparam \rx|r_Rx_Byte[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N0
cyclonev_lcell_comb \tx|Selector0~0 (
// Equation(s):
// \tx|Selector0~0_combout  = ( !\tx|r_SM_Main.s_TX_STOP_BIT~q  & ( (\tx|r_SM_Main.s_IDLE~q  & ((!\tx|r_SM_Main.s_CLEANUP~q ) # (!\tx|o_Tx_Serial~q ))) ) )

	.dataa(!\tx|r_SM_Main.s_IDLE~q ),
	.datab(gnd),
	.datac(!\tx|r_SM_Main.s_CLEANUP~q ),
	.datad(!\tx|o_Tx_Serial~q ),
	.datae(gnd),
	.dataf(!\tx|r_SM_Main.s_TX_STOP_BIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx|Selector0~0 .extended_lut = "off";
defparam \tx|Selector0~0 .lut_mask = 64'h5550555000000000;
defparam \tx|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \signal~input (
	.i(signal),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\signal~input_o ));
// synopsys translate_off
defparam \signal~input .bus_hold = "false";
defparam \signal~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N6
cyclonev_lcell_comb \tx|Selector0~1 (
// Equation(s):
// \tx|Selector0~1_combout  = ( \tx|r_Bit_Index[1]~DUPLICATE_q  & ( \tx|r_SM_Main.s_TX_DATA_BITS~q  & ( (!\tx|Selector0~0_combout ) # ((\signal~input_o  & (\tx|r_Bit_Index [2] & !\tx|r_Bit_Index [0]))) ) ) ) # ( !\tx|r_Bit_Index[1]~DUPLICATE_q  & ( 
// \tx|r_SM_Main.s_TX_DATA_BITS~q  & ( (!\tx|Selector0~0_combout ) # ((!\tx|r_Bit_Index [2] & !\tx|r_Bit_Index [0])) ) ) ) # ( \tx|r_Bit_Index[1]~DUPLICATE_q  & ( !\tx|r_SM_Main.s_TX_DATA_BITS~q  & ( !\tx|Selector0~0_combout  ) ) ) # ( 
// !\tx|r_Bit_Index[1]~DUPLICATE_q  & ( !\tx|r_SM_Main.s_TX_DATA_BITS~q  & ( !\tx|Selector0~0_combout  ) ) )

	.dataa(!\tx|Selector0~0_combout ),
	.datab(!\signal~input_o ),
	.datac(!\tx|r_Bit_Index [2]),
	.datad(!\tx|r_Bit_Index [0]),
	.datae(!\tx|r_Bit_Index[1]~DUPLICATE_q ),
	.dataf(!\tx|r_SM_Main.s_TX_DATA_BITS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx|Selector0~1 .extended_lut = "off";
defparam \tx|Selector0~1 .lut_mask = 64'hAAAAAAAAFAAAABAA;
defparam \tx|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y16_N8
dffeas \tx|o_Tx_Serial (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx|o_Tx_Serial~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tx|o_Tx_Serial .is_wysiwyg = "true";
defparam \tx|o_Tx_Serial .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
