// Seed: 232412530
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    input wand id_2,
    output wor id_3,
    output tri1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    output uwire id_7,
    input tri id_8,
    input uwire id_9,
    output supply0 id_10,
    input wire id_11,
    input tri0 id_12,
    input tri id_13
    , id_26,
    input wand id_14,
    output tri0 id_15,
    output uwire id_16,
    input tri0 id_17,
    output supply1 id_18,
    input tri1 id_19,
    output tri1 id_20,
    input tri id_21,
    input supply0 id_22
    , id_27,
    input tri0 id_23,
    input supply1 id_24
);
  logic id_28;
  ;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_24 = 0;
endmodule
