# mips-pipelined
MIPS based 5 stage pipelined processor implementation

Designed and implemented a 32-bit 5-stage pipelined MIPS processor using Verilog HDL.
Added hazard detection unit and data forwarding unit to resolve hazards in R-type instructions.


