###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       144406   # Number of WRITE/WRITEP commands
num_reads_done                 =      1925101   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1505694   # Number of read row buffer hits
num_read_cmds                  =      1925088   # Number of READ/READP commands
num_writes_done                =       144407   # Number of read requests issued
num_write_row_hits             =       100035   # Number of write row buffer hits
num_act_cmds                   =       466993   # Number of ACT commands
num_pre_cmds                   =       466966   # Number of PRE commands
num_ondemand_pres              =       440251   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9645813   # Cyles of rank active rank.0
rank_active_cycles.1           =      9638050   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       354187   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       361950   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1926170   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        60619   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        20761   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        14381   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        12858   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8492   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5806   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4112   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2644   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1976   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        11689   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            8   # Write cmd latency (cycles)
write_latency[20-39]           =           25   # Write cmd latency (cycles)
write_latency[40-59]           =           40   # Write cmd latency (cycles)
write_latency[60-79]           =           73   # Write cmd latency (cycles)
write_latency[80-99]           =          143   # Write cmd latency (cycles)
write_latency[100-119]         =          246   # Write cmd latency (cycles)
write_latency[120-139]         =          325   # Write cmd latency (cycles)
write_latency[140-159]         =          393   # Write cmd latency (cycles)
write_latency[160-179]         =          509   # Write cmd latency (cycles)
write_latency[180-199]         =          618   # Write cmd latency (cycles)
write_latency[200-]            =       142026   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       398714   # Read request latency (cycles)
read_latency[40-59]            =       175509   # Read request latency (cycles)
read_latency[60-79]            =       198786   # Read request latency (cycles)
read_latency[80-99]            =       125620   # Read request latency (cycles)
read_latency[100-119]          =       103331   # Read request latency (cycles)
read_latency[120-139]          =        93385   # Read request latency (cycles)
read_latency[140-159]          =        76048   # Read request latency (cycles)
read_latency[160-179]          =        64174   # Read request latency (cycles)
read_latency[180-199]          =        55307   # Read request latency (cycles)
read_latency[200-]             =       634215   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.20875e+08   # Write energy
read_energy                    =  7.76195e+09   # Read energy
act_energy                     =  1.27769e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.7001e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.73736e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01899e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01414e+09   # Active standby energy rank.1
average_read_latency           =      251.952   # Average read request latency (cycles)
average_interarrival           =      4.83192   # Average request interarrival latency (cycles)
total_energy                   =   2.2842e+10   # Total energy (pJ)
average_power                  =       2284.2   # Average power (mW)
average_bandwidth              =      17.6598   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       151457   # Number of WRITE/WRITEP commands
num_reads_done                 =      2014184   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1589360   # Number of read row buffer hits
num_read_cmds                  =      2014175   # Number of READ/READP commands
num_writes_done                =       151485   # Number of read requests issued
num_write_row_hits             =       104685   # Number of write row buffer hits
num_act_cmds                   =       475397   # Number of ACT commands
num_pre_cmds                   =       475368   # Number of PRE commands
num_ondemand_pres              =       448008   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646667   # Cyles of rank active rank.0
rank_active_cycles.1           =      9644056   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353333   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       355944   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2024097   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        62465   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        19980   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        14016   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        12512   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7876   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5369   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3786   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2488   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1866   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        11250   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =           21   # Write cmd latency (cycles)
write_latency[40-59]           =           34   # Write cmd latency (cycles)
write_latency[60-79]           =           73   # Write cmd latency (cycles)
write_latency[80-99]           =          147   # Write cmd latency (cycles)
write_latency[100-119]         =          232   # Write cmd latency (cycles)
write_latency[120-139]         =          328   # Write cmd latency (cycles)
write_latency[140-159]         =          447   # Write cmd latency (cycles)
write_latency[160-179]         =          545   # Write cmd latency (cycles)
write_latency[180-199]         =          669   # Write cmd latency (cycles)
write_latency[200-]            =       148957   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       379291   # Read request latency (cycles)
read_latency[40-59]            =       172815   # Read request latency (cycles)
read_latency[60-79]            =       194027   # Read request latency (cycles)
read_latency[80-99]            =       128151   # Read request latency (cycles)
read_latency[100-119]          =       104829   # Read request latency (cycles)
read_latency[120-139]          =        93239   # Read request latency (cycles)
read_latency[140-159]          =        75637   # Read request latency (cycles)
read_latency[160-179]          =        64442   # Read request latency (cycles)
read_latency[180-199]          =        56464   # Read request latency (cycles)
read_latency[200-]             =       745281   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.56073e+08   # Write energy
read_energy                    =  8.12115e+09   # Read energy
act_energy                     =  1.30069e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    1.696e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.70853e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01952e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01789e+09   # Active standby energy rank.1
average_read_latency           =      296.515   # Average read request latency (cycles)
average_interarrival           =       4.6173   # Average request interarrival latency (cycles)
total_energy                   =  2.32604e+10   # Total energy (pJ)
average_power                  =      2326.04   # Average power (mW)
average_bandwidth              =      18.4804   # Average bandwidth
