

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Tue Jun  1 17:10:04 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HW2_2_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 3         |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 4         |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 5         |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 6         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 6.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 6.1.1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    678|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     144|    232|
|Memory           |       16|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    311|
|Register         |        -|      -|    1043|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       16|      1|    1187|   1221|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|   ~0  |       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |matrixmul_AXILiteS_s_axi_U  |matrixmul_AXILiteS_s_axi  |        0|      0|  144|  232|
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |Total                       |                          |        0|      0|  144|  232|
    +----------------------------+--------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_mac_mulbkb_U1  |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------+-------------+---------+---+----+-------+-----+------+-------------+
    | Memory|    Module   | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------+-------------+---------+---+----+-------+-----+------+-------------+
    |A_U    |matrixmul_A  |        8|  0|   0|  16384|    8|     1|       131072|
    |B_U    |matrixmul_A  |        8|  0|   0|  16384|    8|     1|       131072|
    +-------+-------------+---------+---+----+-------+-----+------+-------------+
    |Total  |             |       16|  0|   0|  32768|   16|     2|       262144|
    +-------+-------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_296_p2             |     +    |      0|  0|  38|          31|           1|
    |i_2_fu_351_p2             |     +    |      0|  0|  38|          31|           1|
    |i_3_fu_406_p2             |     +    |      0|  0|  38|          31|           1|
    |i_4_fu_427_p2             |     +    |      0|  0|  38|          31|           1|
    |i_5_fu_448_p2             |     +    |      0|  0|  38|          31|           1|
    |i_6_fu_470_p2             |     +    |      0|  0|  38|          31|           1|
    |j_1_fu_323_p2             |     +    |      0|  0|  38|          31|           1|
    |j_2_fu_378_p2             |     +    |      0|  0|  38|          31|           1|
    |j_3_fu_498_p2             |     +    |      0|  0|  38|          31|           1|
    |k_1_fu_518_p2             |     +    |      0|  0|  38|          31|           1|
    |tmp_13_fu_388_p2          |     +    |      0|  0|  23|          16|          16|
    |tmp_15_fu_528_p2          |     +    |      0|  0|  23|          16|          16|
    |tmp_17_fu_550_p2          |     +    |      0|  0|  23|          16|          16|
    |tmp_6_fu_333_p2           |     +    |      0|  0|  23|          16|          16|
    |AB_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |AB_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |Input_r_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |Input_r_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_io       |    and   |      0|  0|   2|           1|           1|
    |AB_1_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |Input_r_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_10_fu_464_p2          |   icmp   |      0|  0|  18|          32|          32|
    |tmp_12_fu_492_p2          |   icmp   |      0|  0|  18|          32|          32|
    |tmp_14_fu_512_p2          |   icmp   |      0|  0|  18|          32|          32|
    |tmp_2_fu_318_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_3_fu_346_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_5_fu_401_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_7_fu_422_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_8_fu_443_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_291_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_s_fu_373_p2           |   icmp   |      0|  0|  18|          32|          32|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 678|         703|         401|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |AB_1_data_out        |   9|          2|   32|         64|
    |AB_1_state           |  15|          3|    2|          6|
    |AB_TDATA_blk_n       |   9|          2|    1|          2|
    |A_address0           |  15|          3|   14|         42|
    |B_address0           |  15|          3|   14|         42|
    |Input_r_0_data_out   |   9|          2|    8|         16|
    |Input_r_0_state      |  15|          3|    2|          6|
    |Input_r_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm            |  89|         18|    1|         18|
    |i1_reg_149           |   9|          2|   31|         62|
    |i3_reg_171           |   9|          2|   31|         62|
    |i4_reg_194           |   9|          2|   31|         62|
    |i5_reg_229           |   9|          2|   31|         62|
    |i6_reg_240           |   9|          2|   31|         62|
    |i_reg_127            |   9|          2|   31|         62|
    |j2_reg_160           |   9|          2|   31|         62|
    |j7_reg_251           |   9|          2|   31|         62|
    |j_reg_138            |   9|          2|   31|         62|
    |k_reg_276            |   9|          2|   31|         62|
    |m_reg_182            |   9|          2|   32|         64|
    |n_reg_205            |   9|          2|   32|         64|
    |p_reg_217            |   9|          2|   32|         64|
    |sum_reg_262          |   9|          2|   32|         64|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 311|         66|  513|       1074|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |AB_1_payload_A        |  32|   0|   32|          0|
    |AB_1_payload_B        |  32|   0|   32|          0|
    |AB_1_sel_rd           |   1|   0|    1|          0|
    |AB_1_sel_wr           |   1|   0|    1|          0|
    |AB_1_state            |   2|   0|    2|          0|
    |A_load_reg_728        |   8|   0|    8|          0|
    |B_load_reg_733        |   8|   0|    8|          0|
    |Input_r_0_payload_A   |   8|   0|    8|          0|
    |Input_r_0_payload_B   |   8|   0|    8|          0|
    |Input_r_0_sel_rd      |   1|   0|    1|          0|
    |Input_r_0_sel_wr      |   1|   0|    1|          0|
    |Input_r_0_state       |   2|   0|    2|          0|
    |ap_CS_fsm             |  17|   0|   17|          0|
    |i1_reg_149            |  31|   0|   31|          0|
    |i3_reg_171            |  31|   0|   31|          0|
    |i4_reg_194            |  31|   0|   31|          0|
    |i5_reg_229            |  31|   0|   31|          0|
    |i6_reg_240            |  31|   0|   31|          0|
    |i_1_reg_596           |  31|   0|   31|          0|
    |i_2_reg_622           |  31|   0|   31|          0|
    |i_6_reg_687           |  31|   0|   31|          0|
    |i_reg_127             |  31|   0|   31|          0|
    |j2_reg_160            |  31|   0|   31|          0|
    |j7_reg_251            |  31|   0|   31|          0|
    |j_1_reg_609           |  31|   0|   31|          0|
    |j_2_reg_635           |  31|   0|   31|          0|
    |j_3_reg_700           |  31|   0|   31|          0|
    |j_reg_138             |  31|   0|   31|          0|
    |k_1_reg_713           |  31|   0|   31|          0|
    |k_reg_276             |  31|   0|   31|          0|
    |lm_0_data_reg         |  32|   0|   32|          0|
    |lm_0_vld_reg          |   0|   0|    1|          1|
    |lm_read_reg_587       |  32|   0|   32|          0|
    |ln_0_data_reg         |  32|   0|   32|          0|
    |ln_0_vld_reg          |   0|   0|    1|          1|
    |ln_read_reg_580       |  32|   0|   32|          0|
    |lp_0_data_reg         |  32|   0|   32|          0|
    |lp_0_vld_reg          |   0|   0|    1|          1|
    |lp_read_reg_574       |  32|   0|   32|          0|
    |m_reg_182             |  32|   0|   32|          0|
    |n_reg_205             |  32|   0|   32|          0|
    |p_reg_217             |  32|   0|   32|          0|
    |sum_reg_262           |  32|   0|   32|          0|
    |tmp_13_reg_640        |  16|   0|   16|          0|
    |tmp_18_cast1_reg_627  |   9|   0|   16|          7|
    |tmp_20_reg_705        |  16|   0|   16|          0|
    |tmp_24_cast_reg_692   |   9|   0|   16|          7|
    |tmp_6_reg_614         |  16|   0|   16|          0|
    |tmp_9_cast_reg_601    |   9|   0|   16|          7|
    +----------------------+----+----+-----+-----------+
    |Total                 |1043|   0| 1067|         24|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start                |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done                 | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready                | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|Input_r_TDATA           |  in |    8|    axis    |    Input_r   |    pointer   |
|Input_r_TVALID          |  in |    1|    axis    |    Input_r   |    pointer   |
|Input_r_TREADY          | out |    1|    axis    |    Input_r   |    pointer   |
|AB_TDATA                | out |   32|    axis    |      AB      |    pointer   |
|AB_TVALID               | out |    1|    axis    |      AB      |    pointer   |
|AB_TREADY               |  in |    1|    axis    |      AB      |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

