{
  "creator": "Yosys 0.52 (git sha1 fee39a328, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
  "modules": {
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "test10_memory_multiport.v:1.1-14.10"
      },
      "ports": {
        "signal_1_1": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "signal_1_2": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "signal_2_1": {
          "direction": "output",
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
        },
        "signal_2_2": {
          "direction": "output",
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ]
        }
      },
      "cells": {
        "memory": {
          "hide_name": 0,
          "type": "$mem_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000000111",
            "INIT": "0000000000000000000000000100000000000000000000000000000000111111000000000000000000000000001111100000000000000000000000000011110100000000000000000000000000111100000000000000000000000000001110110000000000000000000000000011101000000000000000000000000000111001000000000000000000000000001110000000000000000000000000000011011100000000000000000000000000110110000000000000000000000000001101010000000000000000000000000011010000000000000000000000000000110011000000000000000000000000001100100000000000000000000000000011000100000000000000000000000000110000000000000000000000000000001011110000000000000000000000000010111000000000000000000000000000101101000000000000000000000000001011000000000000000000000000000010101100000000000000000000000000101010000000000000000000000000001010010000000000000000000000000010100000000000000000000000000000100111000000000000000000000000001001100000000000000000000000000010010100000000000000000000000000100100000000000000000000000000001000110000000000000000000000000010001000000000000000000000000000100001000000000000000000000000001000000000000000000000000000000001111100000000000000000000000000011110000000000000000000000000000111010000000000000000000000000001110000000000000000000000000000011011000000000000000000000000000110100000000000000000000000000001100100000000000000000000000000011000000000000000000000000000000101110000000000000000000000000001011000000000000000000000000000010101000000000000000000000000000101000000000000000000000000000001001100000000000000000000000000010010000000000000000000000000000100010000000000000000000000000001001100000000000000000000000000001111000000000000000000000000000011100000000000000000000000000000110100000000000000000000000000001100000000000000000000000000000010110000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000000110000000000000000000000000000000110000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000011",
            "MEMID": "\\memory",
            "OFFSET": "00000000000000000000000000000000",
            "RD_ARST_VALUE": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "RD_CE_OVER_SRST": "00",
            "RD_CLK_ENABLE": "00",
            "RD_CLK_POLARITY": "00",
            "RD_COLLISION_X_MASK": "0",
            "RD_INIT_VALUE": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "RD_PORTS": "00000000000000000000000000000010",
            "RD_SRST_VALUE": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "RD_TRANSPARENCY_MASK": "0",
            "RD_WIDE_CONTINUATION": "00",
            "SIZE": "00000000000000000000000001000001",
            "WIDTH": "00000000000000000000000000100000",
            "WR_CLK_ENABLE": "0",
            "WR_CLK_POLARITY": "0",
            "WR_PORTS": "00000000000000000000000000000000",
            "WR_PRIORITY_MASK": "0",
            "WR_WIDE_CONTINUATION": "0"
          },
          "attributes": {
            "speed": "00000000000000000000000000000001",
            "src": "test10_memory_multiport.v:8.25-8.31"
          },
          "port_directions": {
            "RD_ADDR": "input",
            "RD_ARST": "input",
            "RD_CLK": "input",
            "RD_DATA": "output",
            "RD_EN": "input",
            "RD_SRST": "input",
            "WR_ADDR": "input",
            "WR_CLK": "input",
            "WR_DATA": "input",
            "WR_EN": "input"
          },
          "connections": {
            "RD_ADDR": [ 34, 35, 36, 37, 38, 39, 40, 2, 3, 4, 5, 6, 7, 8 ],
            "RD_ARST": [ "0", "0" ],
            "RD_CLK": [ "x", "x" ],
            "RD_DATA": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
            "RD_EN": [ "1", "1" ],
            "RD_SRST": [ "0", "0" ],
            "WR_ADDR": [ ],
            "WR_CLK": [ ],
            "WR_DATA": [ ],
            "WR_EN": [ ]
          }
        }
      },
      "netnames": {
        "signal_1_1": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "test10_memory_multiport.v:2.15-2.25"
          }
        },
        "signal_1_2": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "test10_memory_multiport.v:3.15-3.25"
          }
        },
        "signal_2_1": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "src": "test10_memory_multiport.v:4.20-4.30"
          }
        },
        "signal_2_2": {
          "hide_name": 0,
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
          "attributes": {
            "src": "test10_memory_multiport.v:5.20-5.30"
          }
        }
      }
    }
  }
}
