Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "T:/Lab2_Feb_28th - Phase 2/testBench_isim_beh.exe" -prj "T:/Lab2_Feb_28th - Phase 2/testBench_beh.prj" "work.testBench" 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "T:/Lab2_Feb_28th - Phase 2/SevenSegDecoder.vhd" into library work
Parsing VHDL file "T:/Lab2_Feb_28th - Phase 2/shifter.vhd" into library work
Parsing VHDL file "T:/Lab2_Feb_28th - Phase 2/SevenSegController.vhd" into library work
Parsing VHDL file "T:/Lab2_Feb_28th - Phase 2/regFile.vhd" into library work
Parsing VHDL file "T:/Lab2_Feb_28th - Phase 2/PCreg.vhd" into library work
Parsing VHDL file "T:/Lab2_Feb_28th - Phase 2/MUX_2to1_3bit.vhd" into library work
Parsing VHDL file "T:/Lab2_Feb_28th - Phase 2/MUX_2to1_16bit.vhd" into library work
Parsing VHDL file "T:/Lab2_Feb_28th - Phase 2/mem_wbReg.vhd" into library work
Parsing VHDL file "T:/Lab2_Feb_28th - Phase 2/IRreg.vhd" into library work
Parsing VHDL file "T:/Lab2_Feb_28th - Phase 2/InstructionMem.vhd" into library work
Parsing VHDL file "T:/Lab2_Feb_28th - Phase 2/incrementor.vhd" into library work
Parsing VHDL file "T:/Lab2_Feb_28th - Phase 2/id_exReg.vhd" into library work
Parsing VHDL file "T:/Lab2_Feb_28th - Phase 2/hazardDetect.vhd" into library work
Parsing VHDL file "T:/Lab2_Feb_28th - Phase 2/forwardingUnit.vhd" into library work
Parsing VHDL file "T:/Lab2_Feb_28th - Phase 2/ex_memReg.vhd" into library work
Parsing VHDL file "T:/Lab2_Feb_28th - Phase 2/DataMem.vhd" into library work
Parsing VHDL file "T:/Lab2_Feb_28th - Phase 2/Controller.vhd" into library work
Parsing VHDL file "T:/Lab2_Feb_28th - Phase 2/ALU_Behavioural.vhd" into library work
Parsing VHDL file "T:/Lab2_Feb_28th - Phase 2/aluBInpuMux_4to1_16bit.vhd" into library work
Parsing VHDL file "T:/Lab2_Feb_28th - Phase 2/aluAInputMux_4to1_16bit.vhd" into library work
Parsing VHDL file "T:/Lab2_Feb_28th - Phase 2/Processor.vhd" into library work
Parsing VHDL file "T:/Lab2_Feb_28th - Phase 2/testBench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package std_logic_signed
Compiling architecture description of entity PCreg [pcreg_default]
Compiling architecture behavioral of entity incrementor [incrementor_default]
Compiling architecture behavioral of entity shifter [shifter_default]
Compiling architecture behavioural of entity InstructionMem [\InstructionMem(16,8)\]
Compiling architecture behavioral of entity ALU_Behavioural [\ALU_Behavioural(16)\]
Compiling architecture behavioral of entity regFile [\regFile(16,3)\]
Compiling architecture behavioural of entity DataMem [\DataMem(16,8)\]
Compiling architecture behavioral of entity MUX_2to1_16bit [mux_2to1_16bit_default]
Compiling architecture behavioral of entity MUX_2to1_3bit [mux_2to1_3bit_default]
Compiling architecture behavioral of entity Controller [controller_default]
Compiling architecture behavioral of entity SevenSegDecoder [sevensegdecoder_default]
Compiling architecture behavioral of entity SevenSegController [sevensegcontroller_default]
Compiling architecture description of entity IRreg [irreg_default]
Compiling architecture description of entity id_exReg [id_exreg_default]
Compiling architecture description of entity ex_memReg [ex_memreg_default]
Compiling architecture description of entity mem_wbReg [mem_wbreg_default]
Compiling architecture description of entity hazardDetect [hazarddetect_default]
Compiling architecture behavioral of entity aluAInputMux_4to1_16bit [aluainputmux_4to1_16bit_default]
Compiling architecture behavioral of entity aluBInputMux_4to1_16bit [alubinputmux_4to1_16bit_default]
Compiling architecture behavioral of entity forwardingUnit [forwardingunit_default]
Compiling architecture behavioral of entity Processor [processor_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 49 VHDL Units
Built simulation executable T:/Lab2_Feb_28th - Phase 2/testBench_isim_beh.exe
Fuse Memory Usage: 37708 KB
Fuse CPU Usage: 686 ms
