var searchData=
[
  ['xcvr_5fcalib_5ftx_33990',['xcvr_calib_tx',['../altera__adxcvr_8c.html#aecd3c23ef57fd83ab95939ea6322532d',1,'xcvr_calib_tx(struct adxcvr *xcvr):&#160;altera_adxcvr.c'],['../altera__adxcvr_8h.html#aecd3c23ef57fd83ab95939ea6322532d',1,'xcvr_calib_tx(struct adxcvr *xcvr):&#160;altera_adxcvr.c']]],
  ['xil_5fgpio_5fdirection_5finput_33991',['xil_gpio_direction_input',['../xilinx__gpio_8c.html#a178319a70c14754c5a775bdef5a9b756',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5fdirection_5foutput_33992',['xil_gpio_direction_output',['../xilinx__gpio_8c.html#a2b4158f1478f62805b99c51ce391afbe',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5fget_33993',['xil_gpio_get',['../xilinx__gpio_8c.html#aeaaf49c85023a67dd97a60a3fbe20c13',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5fget_5fdirection_33994',['xil_gpio_get_direction',['../xilinx__gpio_8c.html#a1df16bfbe1bb6a60c1ff28b3895a045a',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5fget_5foptional_33995',['xil_gpio_get_optional',['../xilinx__gpio_8c.html#a6718d8e1a8d32fef8e6898a4f6788508',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5fget_5fvalue_33996',['xil_gpio_get_value',['../xilinx__gpio_8c.html#a60ef0a717b0353f898459f16f68ace5d',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5firq_5fctrl_5finit_33997',['xil_gpio_irq_ctrl_init',['../xilinx__gpio__irq_8c.html#a449e62eb84f1d98d40007632abb2b51c',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5firq_5fctrl_5fremove_33998',['xil_gpio_irq_ctrl_remove',['../xilinx__gpio__irq_8c.html#a607992ac5707856c00e5c9ae436269e9',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5firq_5fdisable_33999',['xil_gpio_irq_disable',['../xilinx__gpio__irq_8c.html#a429e65d62b495f6b93508ef2175f18eb',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5firq_5fenable_34000',['xil_gpio_irq_enable',['../xilinx__gpio__irq_8c.html#a44f3ebbccad63a89f5aaff95153a54ea',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5firq_5fregister_5fcallback_34001',['xil_gpio_irq_register_callback',['../xilinx__gpio__irq_8c.html#ae5f7b38938393620556af9ba91f0951a',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5firq_5ftrigger_5flevel_5fset_34002',['xil_gpio_irq_trigger_level_set',['../xilinx__gpio__irq_8c.html#a9763c2fc643ee98448c45185f6610e72',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5firq_5funregister_5fcallback_34003',['xil_gpio_irq_unregister_callback',['../xilinx__gpio__irq_8c.html#ac2e8f715e89a1842fbca041f24bd6fe1',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5fremove_34004',['xil_gpio_remove',['../xilinx__gpio_8c.html#a599eb5f9d8379232fe9f261ab2fac9ec',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5fset_5fvalue_34005',['xil_gpio_set_value',['../xilinx__gpio_8c.html#ae60f5d4caa657e5b805805e3ee551ae0',1,'xilinx_gpio.c']]],
  ['xil_5fi2c_5finit_34006',['xil_i2c_init',['../xilinx__i2c_8c.html#a958cc79fc65643791ca95a4d8fe577a9',1,'xil_i2c_init(struct no_os_i2c_desc **desc, const struct no_os_i2c_init_param *param):&#160;xilinx_i2c.c'],['../xilinx__i2c_8h.html#a958cc79fc65643791ca95a4d8fe577a9',1,'xil_i2c_init(struct no_os_i2c_desc **desc, const struct no_os_i2c_init_param *param):&#160;xilinx_i2c.c']]],
  ['xil_5fi2c_5fread_34007',['xil_i2c_read',['../xilinx__i2c_8c.html#a507f55c3a8b06d9debf8a116fd2fca02',1,'xil_i2c_read(struct no_os_i2c_desc *desc, uint8_t *data, uint8_t bytes_number, uint8_t stop_bit):&#160;xilinx_i2c.c'],['../xilinx__i2c_8h.html#a507f55c3a8b06d9debf8a116fd2fca02',1,'xil_i2c_read(struct no_os_i2c_desc *desc, uint8_t *data, uint8_t bytes_number, uint8_t stop_bit):&#160;xilinx_i2c.c']]],
  ['xil_5fi2c_5fremove_34008',['xil_i2c_remove',['../xilinx__i2c_8c.html#a8ced143e198b6c9ecae91926e741e997',1,'xil_i2c_remove(struct no_os_i2c_desc *desc):&#160;xilinx_i2c.c'],['../xilinx__i2c_8h.html#a8ced143e198b6c9ecae91926e741e997',1,'xil_i2c_remove(struct no_os_i2c_desc *desc):&#160;xilinx_i2c.c']]],
  ['xil_5fi2c_5fwrite_34009',['xil_i2c_write',['../xilinx__i2c_8c.html#a6c215de9df06742481f0ac7f5e02ee3b',1,'xil_i2c_write(struct no_os_i2c_desc *desc, uint8_t *data, uint8_t bytes_number, uint8_t stop_bit):&#160;xilinx_i2c.c'],['../xilinx__i2c_8h.html#a6c215de9df06742481f0ac7f5e02ee3b',1,'xil_i2c_write(struct no_os_i2c_desc *desc, uint8_t *data, uint8_t bytes_number, uint8_t stop_bit):&#160;xilinx_i2c.c']]],
  ['xil_5firq_5fctrl_5finit_34010',['xil_irq_ctrl_init',['../xilinx__irq_8c.html#a916d9dccdf90831846d0a89393218fcd',1,'xilinx_irq.c']]],
  ['xil_5firq_5fctrl_5fremove_34011',['xil_irq_ctrl_remove',['../xilinx__irq_8c.html#a32286510e0435b58089f9c8637df9515',1,'xilinx_irq.c']]],
  ['xil_5firq_5fdisable_34012',['xil_irq_disable',['../xilinx__irq_8c.html#a489d8284984fe929d1712f7f8804033b',1,'xilinx_irq.c']]],
  ['xil_5firq_5fenable_34013',['xil_irq_enable',['../xilinx__irq_8c.html#a861cfdb7983f53745fd3e77dc5431de0',1,'xilinx_irq.c']]],
  ['xil_5firq_5fglobal_5fdisable_34014',['xil_irq_global_disable',['../xilinx__irq_8c.html#a2a204c0c2abece7dba1dee83d36b2807',1,'xilinx_irq.c']]],
  ['xil_5firq_5fglobal_5fenable_34015',['xil_irq_global_enable',['../xilinx__irq_8c.html#a34d1d1b0d3d9df36c5d4f11d07a40609',1,'xilinx_irq.c']]],
  ['xil_5firq_5fregister_5fcallback_34016',['xil_irq_register_callback',['../xilinx__irq_8c.html#a0080c675fecf03ba8cb8b47883d6b5f8',1,'xilinx_irq.c']]],
  ['xil_5firq_5ftrigger_5flevel_5fset_34017',['xil_irq_trigger_level_set',['../xilinx__irq_8c.html#a07a05d81de9fc95ebce5835105df69ba',1,'xilinx_irq.c']]],
  ['xil_5firq_5funregister_5fcallback_34018',['xil_irq_unregister_callback',['../xilinx__irq_8c.html#aa30b96705dac43e13d6890c63fa24259',1,'xilinx_irq.c']]],
  ['xil_5fspi_5finit_34019',['xil_spi_init',['../xilinx__spi_8c.html#a5e0598018bad712bff60938b3676eefd',1,'xilinx_spi.c']]],
  ['xil_5fspi_5fremove_34020',['xil_spi_remove',['../xilinx__spi_8c.html#a1b3f4705061bb827e32598cde971b0be',1,'xilinx_spi.c']]],
  ['xil_5fspi_5fwrite_5fand_5fread_34021',['xil_spi_write_and_read',['../xilinx__spi_8c.html#aa38dcad5a487a0ffae02e9a147ebf2e4',1,'xilinx_spi.c']]],
  ['xilinx_5ftimer_5fcount_5fclk_5fget_34022',['xilinx_timer_count_clk_get',['../xilinx__timer_8c.html#acd7bb8dc985c434f2c10bc5fc87cfac9',1,'xilinx_timer.c']]],
  ['xilinx_5ftimer_5fcount_5fclk_5fset_34023',['xilinx_timer_count_clk_set',['../xilinx__timer_8c.html#a2fa2b5033b2156d8bf7861806c503712',1,'xilinx_timer.c']]],
  ['xilinx_5ftimer_5fcounter_5fget_34024',['xilinx_timer_counter_get',['../xilinx__timer_8c.html#a441df347ffcf6c10ce6e9bd36ed4464a',1,'xilinx_timer.c']]],
  ['xilinx_5ftimer_5fcounter_5fset_34025',['xilinx_timer_counter_set',['../xilinx__timer_8c.html#a7754d0e4c74c4f9eafea7a90e2a65201',1,'xilinx_timer.c']]],
  ['xilinx_5ftimer_5fget_5felapsed_5ftime_5fnsec_34026',['xilinx_timer_get_elapsed_time_nsec',['../xilinx__timer_8c.html#a0df37c4c17e5a632af851ac1bb66f0be',1,'xilinx_timer.c']]],
  ['xilinx_5ftimer_5finit_34027',['xilinx_timer_init',['../xilinx__timer_8c.html#a14232d1169f3a5a0d8c859b153799aaf',1,'xilinx_timer.c']]],
  ['xilinx_5ftimer_5fremove_34028',['xilinx_timer_remove',['../xilinx__timer_8c.html#a245a760ea10767eca802f6f6b7a6d385',1,'xilinx_timer.c']]],
  ['xilinx_5ftimer_5fstart_34029',['xilinx_timer_start',['../xilinx__timer_8c.html#ad9c902e482770b721f54e5f90eab9b73',1,'xilinx_timer.c']]],
  ['xilinx_5ftimer_5fstop_34030',['xilinx_timer_stop',['../xilinx__timer_8c.html#a0588377bee0dcb2dbedc70ff3cb9820a',1,'xilinx_timer.c']]],
  ['xilinx_5fxcvr_5fcalc_5fcpll_5fconfig_34031',['xilinx_xcvr_calc_cpll_config',['../xilinx__transceiver_8c.html#ab26fbad05695bf5751885eb3b3944257',1,'xilinx_xcvr_calc_cpll_config(struct xilinx_xcvr *xcvr, uint32_t refclk_khz, uint32_t lane_rate_khz, struct xilinx_xcvr_cpll_config *conf, uint32_t *out_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#ab26fbad05695bf5751885eb3b3944257',1,'xilinx_xcvr_calc_cpll_config(struct xilinx_xcvr *xcvr, uint32_t refclk_khz, uint32_t lane_rate_khz, struct xilinx_xcvr_cpll_config *conf, uint32_t *out_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fcalc_5fqpll_5fconfig_34032',['xilinx_xcvr_calc_qpll_config',['../xilinx__transceiver_8c.html#ae40f2e3055fb45f601189c7b0f2bb433',1,'xilinx_xcvr_calc_qpll_config(struct xilinx_xcvr *xcvr, uint32_t sys_clk_sel, uint32_t refclk_khz, uint32_t lane_rate_khz, struct xilinx_xcvr_qpll_config *conf, uint32_t *out_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#ae40f2e3055fb45f601189c7b0f2bb433',1,'xilinx_xcvr_calc_qpll_config(struct xilinx_xcvr *xcvr, uint32_t sys_clk_sel, uint32_t refclk_khz, uint32_t lane_rate_khz, struct xilinx_xcvr_qpll_config *conf, uint32_t *out_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fconfigure_5fcdr_34033',['xilinx_xcvr_configure_cdr',['../xilinx__transceiver_8c.html#ac8696906f8592f1a1d669dde3e55c3c4',1,'xilinx_xcvr_configure_cdr(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t lane_rate, uint32_t out_div, bool lpm_enable):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#ac8696906f8592f1a1d669dde3e55c3c4',1,'xilinx_xcvr_configure_cdr(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t lane_rate, uint32_t out_div, bool lpm_enable):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fconfigure_5flpm_5fdfe_5fmode_34034',['xilinx_xcvr_configure_lpm_dfe_mode',['../xilinx__transceiver_8c.html#a56710788c7a0273417da36bfc617e947',1,'xilinx_xcvr_configure_lpm_dfe_mode(struct xilinx_xcvr *xcvr, uint32_t drp_port, bool lpm):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a56710788c7a0273417da36bfc617e947',1,'xilinx_xcvr_configure_lpm_dfe_mode(struct xilinx_xcvr *xcvr, uint32_t drp_port, bool lpm):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fcpll_5fcalc_5flane_5frate_34035',['xilinx_xcvr_cpll_calc_lane_rate',['../xilinx__transceiver_8c.html#a73116345fd630fbd28de51c8813ac664',1,'xilinx_xcvr_cpll_calc_lane_rate(struct xilinx_xcvr *xcvr, uint32_t refclk_hz, const struct xilinx_xcvr_cpll_config *conf, uint32_t out_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a73116345fd630fbd28de51c8813ac664',1,'xilinx_xcvr_cpll_calc_lane_rate(struct xilinx_xcvr *xcvr, uint32_t refclk_hz, const struct xilinx_xcvr_cpll_config *conf, uint32_t out_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fcpll_5fread_5fconfig_34036',['xilinx_xcvr_cpll_read_config',['../xilinx__transceiver_8c.html#a2d4565a1795a2575f5edb957e13dcd2c',1,'xilinx_xcvr_cpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, struct xilinx_xcvr_cpll_config *conf):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a2d4565a1795a2575f5edb957e13dcd2c',1,'xilinx_xcvr_cpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, struct xilinx_xcvr_cpll_config *conf):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fcpll_5fwrite_5fconfig_34037',['xilinx_xcvr_cpll_write_config',['../xilinx__transceiver_8c.html#a5c43d7789e0817ec1ca3c358603a192f',1,'xilinx_xcvr_cpll_write_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, const struct xilinx_xcvr_cpll_config *conf):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a5c43d7789e0817ec1ca3c358603a192f',1,'xilinx_xcvr_cpll_write_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, const struct xilinx_xcvr_cpll_config *conf):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fdrp_5fupdate_34038',['xilinx_xcvr_drp_update',['../xilinx__transceiver_8c.html#a3abaa1e09f40dd5598eca52abd84ffc3',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgtx2_5fcpll_5fread_5fconfig_34039',['xilinx_xcvr_gtx2_cpll_read_config',['../xilinx__transceiver_8c.html#a6ebf872e0f86fb52388adece14c60198',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fprbs_5ferr_5fcnt_5fget_34040',['xilinx_xcvr_prbs_err_cnt_get',['../xilinx__transceiver_8c.html#ad3e216a8280238af18b96e5ae822df9f',1,'xilinx_xcvr_prbs_err_cnt_get(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t *cnt):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#ad3e216a8280238af18b96e5ae822df9f',1,'xilinx_xcvr_prbs_err_cnt_get(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t *cnt):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fprbsel_5fenc_5fget_34041',['xilinx_xcvr_prbsel_enc_get',['../xilinx__transceiver_8c.html#aba83e06ecfdd35edcb4df5aaf7876a06',1,'xilinx_xcvr_prbsel_enc_get(struct xilinx_xcvr *xcvr, uint32_t prbs, bool reverse_lu):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#aba83e06ecfdd35edcb4df5aaf7876a06',1,'xilinx_xcvr_prbsel_enc_get(struct xilinx_xcvr *xcvr, uint32_t prbs, bool reverse_lu):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fqpll_5fcalc_5flane_5frate_34042',['xilinx_xcvr_qpll_calc_lane_rate',['../xilinx__transceiver_8c.html#aef135caf3def390eb92092e620cad9ef',1,'xilinx_xcvr_qpll_calc_lane_rate(struct xilinx_xcvr *xcvr, uint32_t refclk_hz, const struct xilinx_xcvr_qpll_config *conf, uint32_t out_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#aef135caf3def390eb92092e620cad9ef',1,'xilinx_xcvr_qpll_calc_lane_rate(struct xilinx_xcvr *xcvr, uint32_t refclk_hz, const struct xilinx_xcvr_qpll_config *conf, uint32_t out_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fqpll_5fread_5fconfig_34043',['xilinx_xcvr_qpll_read_config',['../xilinx__transceiver_8c.html#ac7f36c8ef83fdae0b5278ba0297d6f90',1,'xilinx_xcvr_qpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t sys_clk_sel, struct xilinx_xcvr_qpll_config *conf):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#ac7f36c8ef83fdae0b5278ba0297d6f90',1,'xilinx_xcvr_qpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t sys_clk_sel, struct xilinx_xcvr_qpll_config *conf):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fqpll_5fwrite_5fconfig_34044',['xilinx_xcvr_qpll_write_config',['../xilinx__transceiver_8c.html#a3c60823c3072f5c2659d11cc46fe5cd9',1,'xilinx_xcvr_qpll_write_config(struct xilinx_xcvr *xcvr, uint32_t sys_clk_sel, uint32_t drp_port, const struct xilinx_xcvr_qpll_config *conf):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a3c60823c3072f5c2659d11cc46fe5cd9',1,'xilinx_xcvr_qpll_write_config(struct xilinx_xcvr *xcvr, uint32_t sys_clk_sel, uint32_t drp_port, const struct xilinx_xcvr_qpll_config *conf):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fread_5fout_5fdiv_34045',['xilinx_xcvr_read_out_div',['../xilinx__transceiver_8c.html#a5030d2e39bd1a460fc60f6a73e41f65b',1,'xilinx_xcvr_read_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t *rx_out_div, uint32_t *tx_out_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a5030d2e39bd1a460fc60f6a73e41f65b',1,'xilinx_xcvr_read_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t *rx_out_div, uint32_t *tx_out_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fwrite_5fasync_5fgearbox_5fen_34046',['xilinx_xcvr_write_async_gearbox_en',['../xilinx__transceiver_8c.html#a37ecb1a0b21ef897e64c9da13d651337',1,'xilinx_xcvr_write_async_gearbox_en(struct xilinx_xcvr *xcvr, uint32_t drp_port, bool en):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a37ecb1a0b21ef897e64c9da13d651337',1,'xilinx_xcvr_write_async_gearbox_en(struct xilinx_xcvr *xcvr, uint32_t drp_port, bool en):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fwrite_5fout_5fdiv_34047',['xilinx_xcvr_write_out_div',['../xilinx__transceiver_8c.html#a1a09e5e79892d50615df84ca48581560',1,'xilinx_xcvr_write_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, int32_t rx_out_div, int32_t tx_out_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a1a09e5e79892d50615df84ca48581560',1,'xilinx_xcvr_write_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, int32_t rx_out_div, int32_t tx_out_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fwrite_5fprog_5fdiv_34048',['xilinx_xcvr_write_prog_div',['../xilinx__transceiver_8c.html#a4dfe999f8f6bed543f804f3719a369cf',1,'xilinx_xcvr_write_prog_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, int32_t rx_prog_div, int32_t tx_prog_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a4dfe999f8f6bed543f804f3719a369cf',1,'xilinx_xcvr_write_prog_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, int32_t rx_prog_div, int32_t tx_prog_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fwrite_5fprog_5fdiv_5frate_34049',['xilinx_xcvr_write_prog_div_rate',['../xilinx__transceiver_8c.html#a4233a21407eb085a8b98e19dcb3e7756',1,'xilinx_xcvr_write_prog_div_rate(struct xilinx_xcvr *xcvr, uint32_t drp_port, int32_t rx_rate, int32_t tx_rate):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a4233a21407eb085a8b98e19dcb3e7756',1,'xilinx_xcvr_write_prog_div_rate(struct xilinx_xcvr *xcvr, uint32_t drp_port, int32_t rx_rate, int32_t tx_rate):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fwrite_5frx_5fclk25_5fdiv_34050',['xilinx_xcvr_write_rx_clk25_div',['../xilinx__transceiver_8c.html#a22eb29ee4aa66d7e868746472208a287',1,'xilinx_xcvr_write_rx_clk25_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a22eb29ee4aa66d7e868746472208a287',1,'xilinx_xcvr_write_rx_clk25_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fwrite_5ftx_5fclk25_5fdiv_34051',['xilinx_xcvr_write_tx_clk25_div',['../xilinx__transceiver_8c.html#a63f1a76decbe4996b80d57fd1f3cfb88',1,'xilinx_xcvr_write_tx_clk25_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a63f1a76decbe4996b80d57fd1f3cfb88',1,'xilinx_xcvr_write_tx_clk25_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t div):&#160;xilinx_transceiver.c']]]
];
