#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Aug 27 09:54:00 2024
# Process ID: 2436
# Current directory: C:/Users/hp/Desktop/vivado project/MFT/project_official_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20788 C:\Users\hp\Desktop\vivado project\MFT\project_official_1\project_official_1.xpr
# Log file: C:/Users/hp/Desktop/vivado project/MFT/project_official_1/vivado.log
# Journal file: C:/Users/hp/Desktop/vivado project/MFT/project_official_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/hp/Desktop/ÑÐ¶þ/MFT/project_official_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00001cc83ea901
set_property PROGRAM.FILE {C:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.runs/impl_1/mft_final_top.bit} [get_hw_devices xc7k70t_0]
set_property PROBES.FILE {C:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.runs/impl_1/mft_final_top.ltx} [get_hw_devices xc7k70t_0]
set_property FULL_PROBES.FILE {C:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.runs/impl_1/mft_final_top.ltx} [get_hw_devices xc7k70t_0]
current_hw_device [get_hw_devices xc7k70t_0]
refresh_hw_device [lindex [get_hw_devices xc7k70t_0] 0]
INFO: [Labtools 27-2302] Device xc7k70t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7k70t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k70t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k70t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Aug-27 10:01:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k70t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k70t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Aug-27 10:01:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k70t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Aug-27 10:01:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k70t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k70t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Aug-27 10:01:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbg484-1
INFO: [Device 21-403] Loading part xc7k70tfbg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/sources_1/ip/clk_buf_40/clk_buf_40.dcp' for cell 'INST_CLK_BUF/instance_name'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/sources_1/ip/fifo_cg/fifo_cg.dcp' for cell 'INST_FIFO/INST_FIFO_CG'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'inst_gt/vio_gt_inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/sources_1/ip/gtwizard_0/gtwizard_0.dcp' for cell 'inst_gt/gtwizard_0_support_i/gtwizard_0_init_i'
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, INST_CLK_BUF/instance_name/inst/clkin1_ibufg, from the path connected to top-level port: sysclk_p 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'INST_CLK_BUF/instance_name/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_25_DT' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool.
INFO: [Chipscope 16-324] Core: inst_gt/vio_gt_inst UUID: 8643c0cd-a419-57c4-bd3c-84c70de4e162 
Parsing XDC File [c:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst'
Finished Parsing XDC File [c:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'inst_gt/gtwizard_0_support_i/gtwizard_0_init_i/inst'
Parsing XDC File [c:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'inst_gt/vio_gt_inst'
Finished Parsing XDC File [c:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'inst_gt/vio_gt_inst'
Parsing XDC File [c:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/sources_1/ip/clk_buf_40/clk_buf_40_board.xdc] for cell 'INST_CLK_BUF/instance_name/inst'
Finished Parsing XDC File [c:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/sources_1/ip/clk_buf_40/clk_buf_40_board.xdc] for cell 'INST_CLK_BUF/instance_name/inst'
Parsing XDC File [c:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/sources_1/ip/clk_buf_40/clk_buf_40.xdc] for cell 'INST_CLK_BUF/instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/sources_1/ip/clk_buf_40/clk_buf_40.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/sources_1/ip/clk_buf_40/clk_buf_40.xdc:57]
get_clocks: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3268.902 ; gain = 586.113
Finished Parsing XDC File [c:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/sources_1/ip/clk_buf_40/clk_buf_40.xdc] for cell 'INST_CLK_BUF/instance_name/inst'
Parsing XDC File [c:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/sources_1/ip/fifo_cg/fifo_cg.xdc] for cell 'INST_FIFO/INST_FIFO_CG/U0'
Finished Parsing XDC File [c:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/sources_1/ip/fifo_cg/fifo_cg.xdc] for cell 'INST_FIFO/INST_FIFO_CG/U0'
Parsing XDC File [C:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/constrs_1/new/conb.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *reset_on_error_in_r*}'. [C:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/constrs_1/new/conb.xdc:53]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~*D -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_on_error_in_r*}]'. [C:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/constrs_1/new/conb.xdc:53]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins -filter REF_PIN_NAME=~*D -of_objects [get_cells -hierarchical -filter {NAME =~ *reset_on_error_in_r*}]]'. [C:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/constrs_1/new/conb.xdc:53]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'GT_CUSTOM_support_i/GT_CUSTOM_init_i/inst/GT_CUSTOM_i/gt0_GT_CUSTOM_i/gtxe2_i'. [C:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/constrs_1/new/conb.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/constrs_1/new/conb.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, the positive port (P-side) 'HIT[31]' of a differential pair cannot be placed on a negative package pin 'T16' (IOBS). [C:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/constrs_1/new/conb.xdc:167]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, the positive port (P-side) 'HIT[30]' of a differential pair cannot be placed on a negative package pin 'B13' (IOBS). [C:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/constrs_1/new/conb.xdc:168]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, the positive port (P-side) 'HIT[29]' of a differential pair cannot be placed on a negative package pin 'Y17' (IOBS). [C:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/constrs_1/new/conb.xdc:169]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, the positive port (P-side) 'HIT[28]' of a differential pair cannot be placed on a negative package pin 'Y16' (IOBS). [C:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/constrs_1/new/conb.xdc:170]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, the positive port (P-side) 'HIT[25]' of a differential pair cannot be placed on a negative package pin 'U18' (IOBS). [C:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/constrs_1/new/conb.xdc:173]
WARNING: [Vivado 12-507] No nets matched 'INST_CLK_BUF/instance_name/inst/clk_in1_clk_buf_40'. [C:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/constrs_1/new/conb.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/constrs_1/new/conb.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'INST_CLK_BUF/clk_in'. [C:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/constrs_1/new/conb.xdc:261]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/constrs_1/new/conb.xdc:261]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clk_in'. [C:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/constrs_1/new/conb.xdc:262]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/constrs_1/new/conb.xdc:262]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/constrs_1/new/conb.xdc]
Parsing XDC File [c:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/sources_1/ip/fifo_cg/fifo_cg_clocks.xdc] for cell 'INST_FIFO/INST_FIFO_CG/U0'
Finished Parsing XDC File [c:/Users/hp/Desktop/vivado project/MFT/project_official_1/project_official_1.srcs/sources_1/ip/fifo_cg/fifo_cg_clocks.xdc] for cell 'INST_FIFO/INST_FIFO_CG/U0'
Sourcing Tcl File [D:/vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'INST_FIFO/INST_FIFO_CG/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3268.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 3321.457 ; gain = 883.355
set_property mark_debug false [get_nets [list {data_to_mgt[6]} {data_to_mgt[7]} {data_to_mgt[9]} {data_to_mgt[11]} {data_to_mgt[15]} {data_to_mgt[17]} {data_to_mgt[24]} {data_to_mgt[29]} {data_to_mgt[1]} {data_to_mgt[2]} {data_to_mgt[4]} {data_to_mgt[5]} {data_to_mgt[8]} {data_to_mgt[21]} {data_to_mgt[22]} {data_to_mgt[16]} {data_to_mgt[3]} {data_to_mgt[14]} {data_to_mgt[19]} {data_to_mgt[20]} {data_to_mgt[23]} {data_to_mgt[26]} {data_to_mgt[27]} {data_to_mgt[31]} {data_to_mgt[10]} {data_to_mgt[12]} {data_to_mgt[13]} {data_to_mgt[18]} {data_to_mgt[25]} {data_to_mgt[28]} {data_to_mgt[30]} {data_to_mgt[0]}]]
set_property mark_debug true [get_nets [list {data_to_mgt[6]} {data_to_mgt[7]} {data_to_mgt[9]} {data_to_mgt[11]} {data_to_mgt[15]} {data_to_mgt[17]} {data_to_mgt[24]} {data_to_mgt[29]} {data_to_mgt[1]} {data_to_mgt[2]} {data_to_mgt[4]} {data_to_mgt[5]} {data_to_mgt[8]} {data_to_mgt[21]} {data_to_mgt[22]} {data_to_mgt[16]} {data_to_mgt[3]} {data_to_mgt[14]} {data_to_mgt[19]} {data_to_mgt[20]} {data_to_mgt[23]} {data_to_mgt[26]} {data_to_mgt[27]} {data_to_mgt[31]} {data_to_mgt[10]} {data_to_mgt[12]} {data_to_mgt[13]} {data_to_mgt[18]} {data_to_mgt[25]} {data_to_mgt[28]} {data_to_mgt[30]} {data_to_mgt[0]}]]
set_property mark_debug true [get_nets [list refclk_875_n_IBUF]]
set_property mark_debug false [get_nets [list refclk_875_n_IBUF]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 27 16:27:18 2024...
