

================================================================
== Vivado HLS Report for 'initial_ddr'
================================================================
* Date:           Tue Jun 16 15:40:20 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        final
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     1043|    49208| 10.430 us | 0.492 ms |  1043|  49208|   none  |
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- Loop 1  |     1041|    49206|        10|          3|          1| 345 ~ 16400 |    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    274|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    144|    -|
|Register         |        0|      -|     346|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     346|    450|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +----------------------------+----------------------+--------------+
    |          Instance          |        Module        |  Expression  |
    +----------------------------+----------------------+--------------+
    |Thinker_mac_muladncg_U1993  |Thinker_mac_muladncg  | i0 + i1 * i2 |
    +----------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_198_p2                    |     *    |      0|  0|  50|           9|           8|
    |add_ln150_fu_230_p2                |     +    |      0|  0|  22|          15|           1|
    |add_ln321_6_fu_284_p2              |     +    |      0|  0|  35|          28|          28|
    |add_ln321_7_fu_288_p2              |     +    |      0|  0|  35|          28|          28|
    |add_ln321_fu_269_p2                |     +    |      0|  0|  35|          28|          28|
    |i_fu_302_p2                        |     +    |      0|  0|  15|           8|           1|
    |j_fu_236_p2                        |     +    |      0|  0|  15|           7|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage2_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_255                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_279                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_288                   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln150_fu_225_p2               |   icmp   |      0|  0|  13|          15|          15|
    |icmp_ln153_fu_220_p2               |   icmp   |      0|  0|  13|           9|           9|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_io                 |    or    |      0|  0|   2|           1|           1|
    |select_ln150_1_fu_250_p3           |  select  |      0|  0|   7|           1|           7|
    |select_ln150_fu_242_p3             |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 274|         162|         148|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter3                  |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_183_p4             |   9|          2|    8|         16|
    |ap_phi_mux_indvar_flatten_phi_fu_161_p4  |   9|          2|   15|         30|
    |ap_phi_mux_j_0_phi_fu_172_p4             |   9|          2|    7|         14|
    |i_0_reg_179                              |   9|          2|    8|         16|
    |image_port_0_V_blk_n_AW                  |   9|          2|    1|          2|
    |image_port_0_V_blk_n_B                   |   9|          2|    1|          2|
    |image_port_0_V_blk_n_W                   |   9|          2|    1|          2|
    |indvar_flatten_reg_157                   |   9|          2|   15|         30|
    |j_0_reg_168                              |   9|          2|    7|         14|
    |m_axi_image_port_0_V_AWADDR              |  21|          4|   32|        128|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 144|         30|   97|        262|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln150_reg_359        |  15|   0|   15|          0|
    |add_ln321_6_reg_391      |  28|   0|   28|          0|
    |add_ln321_7_reg_396      |  28|   0|   28|          0|
    |add_ln321_reg_380        |  28|   0|   28|          0|
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |bound_reg_335            |  15|   0|   15|          0|
    |i_0_reg_179              |   8|   0|    8|          0|
    |i_reg_407                |   8|   0|    8|          0|
    |icmp_ln150_reg_355       |   1|   0|    1|          0|
    |indvar_flatten_reg_157   |  15|   0|   15|          0|
    |j_0_reg_168              |   7|   0|    7|          0|
    |select_ln150_1_reg_369   |   7|   0|    7|          0|
    |select_ln150_reg_364     |   8|   0|    8|          0|
    |zext_ln150_1_reg_350     |  27|   0|   28|          1|
    |zext_ln159_reg_330       |   9|   0|   15|          6|
    |zext_ln321_12_reg_345    |  27|   0|   28|          1|
    |zext_ln321_13_reg_374    |  15|   0|   28|         13|
    |zext_ln321_reg_340       |  27|   0|   28|          1|
    |icmp_ln150_reg_355       |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 346|  32|  305|         22|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |      initial_ddr      | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |      initial_ddr      | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |      initial_ddr      | return value |
|ap_done                        | out |    1| ap_ctrl_hs |      initial_ddr      | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |      initial_ddr      | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |      initial_ddr      | return value |
|m_axi_image_port_0_V_AWVALID   | out |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_AWREADY   |  in |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_AWADDR    | out |   32|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_AWID      | out |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_AWLEN     | out |   32|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_AWSIZE    | out |    3|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_AWBURST   | out |    2|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_AWLOCK    | out |    2|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_AWCACHE   | out |    4|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_AWPROT    | out |    3|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_AWQOS     | out |    4|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_AWREGION  | out |    4|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_AWUSER    | out |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_WVALID    | out |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_WREADY    |  in |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_WDATA     | out |  256|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_WSTRB     | out |   32|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_WLAST     | out |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_WID       | out |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_WUSER     | out |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARVALID   | out |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARREADY   |  in |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARADDR    | out |   32|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARID      | out |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARLEN     | out |   32|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARSIZE    | out |    3|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARBURST   | out |    2|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARLOCK    | out |    2|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARCACHE   | out |    4|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARPROT    | out |    3|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARQOS     | out |    4|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARREGION  | out |    4|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_ARUSER    | out |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_RVALID    |  in |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_RREADY    | out |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_RDATA     |  in |  256|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_RLAST     |  in |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_RID       |  in |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_RUSER     |  in |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_RRESP     |  in |    2|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_BVALID    |  in |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_BREADY    | out |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_BRESP     |  in |    2|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_BID       |  in |    1|    m_axi   |     image_port_0_V    |    pointer   |
|m_axi_image_port_0_V_BUSER     |  in |    1|    m_axi   |     image_port_0_V    |    pointer   |
|image_port_0_V_offset          |  in |   27|   ap_none  | image_port_0_V_offset |    scalar    |
|image_port_1_V_offset          |  in |   27|   ap_none  | image_port_1_V_offset |    scalar    |
|image_port_2_V_offset          |  in |   27|   ap_none  | image_port_2_V_offset |    scalar    |
|allw                           |  in |    9|   ap_none  |          allw         |    scalar    |
|allh                           |  in |    8|   ap_none  |          allh         |    scalar    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

