============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Apr 01 2024  11:47:20 am
  Module:                 scr1_core_top
  Technology library:     tsmc18 1.0
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                Leakage     Dynamic        Total     
        Instance         Cells Power(nW)   Power(nW)     Power(nW)   
---------------------------------------------------------------------
scr1_core_top            28940 19977.304 318262154.831 318282132.136 
  i_dm                    2083  1407.516  35266066.383  35267473.899 
  i_pipe_top_i_pipe_ipic  1041   685.474  16453525.811  16454211.285 
  i_pipe_top_i_pipe_ifu    995   617.623  14342177.827  14342795.450 
  i_tapc                   344   288.263   1643802.225   1644090.488 
  i_pipe_top_i_pipe_idu    539   208.684   3050164.383   3050373.067 

