
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 2.17

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
    10    0.04    0.36    0.75    0.95 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.36    0.00    0.95 ^ rd_ptr[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.95   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rd_ptr[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.40    0.40   library removal time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)


Startpoint: wr_data[0] (input port clocked by core_clock)
Endpoint: mem[0][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    16    0.03    0.00    0.00    0.20 ^ wr_data[0] (in)
                                         wr_data[0] (net)
                  0.00    0.00    0.20 ^ mem[0][0]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem[0][0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.10   -0.10   library hold time
                                 -0.10   data required time
-----------------------------------------------------------------------------
                                 -0.10   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
    10    0.04    0.36    0.75    0.95 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.36    0.00    0.95 ^ rd_ptr[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.95   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ rd_ptr[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.13    5.13   library recovery time
                                  5.13   data required time
-----------------------------------------------------------------------------
                                  5.13   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  4.18   slack (MET)


Startpoint: wr_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[10][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ wr_ptr[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.07    0.38    0.38 v wr_ptr[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         wr_ptr[0] (net)
                  0.07    0.00    0.38 v _181_/A (sky130_fd_sc_hd__inv_1)
     4    0.01    0.12    0.12    0.50 ^ _181_/Y (sky130_fd_sc_hd__inv_1)
                                         _016_ (net)
                  0.12    0.00    0.50 ^ _269_/B (sky130_fd_sc_hd__ha_1)
     2    0.00    0.06    0.17    0.67 ^ _269_/COUT (sky130_fd_sc_hd__ha_1)
                                         _129_ (net)
                  0.06    0.00    0.67 ^ _177_/A (sky130_fd_sc_hd__inv_1)
     1    0.00    0.03    0.05    0.71 v _177_/Y (sky130_fd_sc_hd__inv_1)
                                         _110_ (net)
                  0.03    0.00    0.71 v _260_/CIN (sky130_fd_sc_hd__fa_1)
     2    0.01    0.11    0.41    1.12 v _260_/COUT (sky130_fd_sc_hd__fa_1)
                                         _111_ (net)
                  0.11    0.00    1.12 v _138_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.04    0.21    1.33 v _138_/X (sky130_fd_sc_hd__a21o_1)
                                         _033_ (net)
                  0.04    0.00    1.33 v _139_/A2 (sky130_fd_sc_hd__a21oi_2)
     1    0.01    0.15    0.17    1.50 ^ _139_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _034_ (net)
                  0.15    0.00    1.50 ^ _141_/A (sky130_fd_sc_hd__xor2_2)
     6    0.02    0.26    0.25    1.75 ^ _141_/X (sky130_fd_sc_hd__xor2_2)
                                         _036_ (net)
                  0.26    0.00    1.75 ^ _142_/A (sky130_fd_sc_hd__inv_2)
     8    0.02    0.09    0.11    1.87 v _142_/Y (sky130_fd_sc_hd__inv_2)
                                         data_count[4] (net)
                  0.09    0.00    1.87 v _150_/A1 (sky130_fd_sc_hd__a21boi_4)
     5    0.01    0.13    0.16    2.03 ^ _150_/Y (sky130_fd_sc_hd__a21boi_4)
                                         _042_ (net)
                  0.13    0.00    2.03 ^ _157_/A (sky130_fd_sc_hd__buf_4)
    10    0.02    0.06    0.16    2.19 ^ _157_/X (sky130_fd_sc_hd__buf_4)
                                         _045_ (net)
                  0.06    0.00    2.19 ^ _166_/B (sky130_fd_sc_hd__and3_1)
     8    0.03    0.27    0.31    2.50 ^ _166_/X (sky130_fd_sc_hd__and3_1)
                                         _001_ (net)
                  0.27    0.00    2.50 ^ mem[10][0]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  2.50   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ mem[10][0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.33    4.67   library setup time
                                  4.67   data required time
-----------------------------------------------------------------------------
                                  4.67   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                  2.17   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
    10    0.04    0.36    0.75    0.95 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.36    0.00    0.95 ^ rd_ptr[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.95   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ rd_ptr[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.13    5.13   library recovery time
                                  5.13   data required time
-----------------------------------------------------------------------------
                                  5.13   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  4.18   slack (MET)


Startpoint: wr_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[10][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ wr_ptr[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.07    0.38    0.38 v wr_ptr[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         wr_ptr[0] (net)
                  0.07    0.00    0.38 v _181_/A (sky130_fd_sc_hd__inv_1)
     4    0.01    0.12    0.12    0.50 ^ _181_/Y (sky130_fd_sc_hd__inv_1)
                                         _016_ (net)
                  0.12    0.00    0.50 ^ _269_/B (sky130_fd_sc_hd__ha_1)
     2    0.00    0.06    0.17    0.67 ^ _269_/COUT (sky130_fd_sc_hd__ha_1)
                                         _129_ (net)
                  0.06    0.00    0.67 ^ _177_/A (sky130_fd_sc_hd__inv_1)
     1    0.00    0.03    0.05    0.71 v _177_/Y (sky130_fd_sc_hd__inv_1)
                                         _110_ (net)
                  0.03    0.00    0.71 v _260_/CIN (sky130_fd_sc_hd__fa_1)
     2    0.01    0.11    0.41    1.12 v _260_/COUT (sky130_fd_sc_hd__fa_1)
                                         _111_ (net)
                  0.11    0.00    1.12 v _138_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.04    0.21    1.33 v _138_/X (sky130_fd_sc_hd__a21o_1)
                                         _033_ (net)
                  0.04    0.00    1.33 v _139_/A2 (sky130_fd_sc_hd__a21oi_2)
     1    0.01    0.15    0.17    1.50 ^ _139_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _034_ (net)
                  0.15    0.00    1.50 ^ _141_/A (sky130_fd_sc_hd__xor2_2)
     6    0.02    0.26    0.25    1.75 ^ _141_/X (sky130_fd_sc_hd__xor2_2)
                                         _036_ (net)
                  0.26    0.00    1.75 ^ _142_/A (sky130_fd_sc_hd__inv_2)
     8    0.02    0.09    0.11    1.87 v _142_/Y (sky130_fd_sc_hd__inv_2)
                                         data_count[4] (net)
                  0.09    0.00    1.87 v _150_/A1 (sky130_fd_sc_hd__a21boi_4)
     5    0.01    0.13    0.16    2.03 ^ _150_/Y (sky130_fd_sc_hd__a21boi_4)
                                         _042_ (net)
                  0.13    0.00    2.03 ^ _157_/A (sky130_fd_sc_hd__buf_4)
    10    0.02    0.06    0.16    2.19 ^ _157_/X (sky130_fd_sc_hd__buf_4)
                                         _045_ (net)
                  0.06    0.00    2.19 ^ _166_/B (sky130_fd_sc_hd__and3_1)
     8    0.03    0.27    0.31    2.50 ^ _166_/X (sky130_fd_sc_hd__and3_1)
                                         _001_ (net)
                  0.27    0.00    2.50 ^ mem[10][0]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  2.50   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ mem[10][0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.33    4.67   library setup time
                                  4.67   data required time
-----------------------------------------------------------------------------
                                  4.67   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                  2.17   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.45e-03   4.80e-05   1.27e-09   1.49e-03  55.2%
Combinational          7.50e-04   4.61e-04   8.12e-10   1.21e-03  44.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.20e-03   5.09e-04   2.09e-09   2.71e-03 100.0%
                          81.2%      18.8%       0.0%
