#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001dbfb40b440 .scope module, "sar_logic_tb" "sar_logic_tb" 2 1;
 .timescale 0 0;
P_000001dbfb2f8a20 .param/l "CLK_PERIOD" 1 2 4, +C4<00000000000000000000000000001010>;
P_000001dbfb2f8a58 .param/l "N" 1 2 3, +C4<00000000000000000000000000001000>;
v000001dbfb476300_0 .net "busy", 0 0, v000001dbfb40a250_0;  1 drivers
v000001dbfb476ee0_0 .var "clk", 0 0;
v000001dbfb476bc0_0 .var "comp_out", 0 0;
v000001dbfb476a80_0 .net "done", 0 0, v000001dbfb2f72b0_0;  1 drivers
v000001dbfb4763a0_0 .var/i "i", 31 0;
v000001dbfb476080_0 .var "rst", 0 0;
v000001dbfb476da0_0 .net "sample", 0 0, v000001dbfb40d020_0;  1 drivers
v000001dbfb476c60_0 .net "sar_code", 7 0, v000001dbfb40d520_0;  1 drivers
v000001dbfb476f80_0 .var "start", 0 0;
v000001dbfb476620_0 .var "test_vector", 7 0;
E_000001dbfb408be0 .event anyedge, v000001dbfb2f72b0_0;
E_000001dbfb408c20 .event anyedge, v000001dbfb40d020_0;
S_000001dbfb40b5d0 .scope module, "dut" "sar_logic" 2 20, 3 1 0, S_000001dbfb40b440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "comp_out";
    .port_info 4 /OUTPUT 1 "sample";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 8 "sar_code";
P_000001dbfb40d8d0 .param/l "N" 0 3 1, +C4<00000000000000000000000000001000>;
P_000001dbfb40d908 .param/l "S_DECIDE" 1 3 14, C4<011>;
P_000001dbfb40d940 .param/l "S_DONE" 1 3 15, C4<100>;
P_000001dbfb40d978 .param/l "S_IDLE" 1 3 11, C4<000>;
P_000001dbfb40d9b0 .param/l "S_SAMPLE" 1 3 12, C4<001>;
P_000001dbfb40d9e8 .param/l "S_TRIAL" 1 3 13, C4<010>;
v000001dbfb40a250_0 .var "busy", 0 0;
v000001dbfb40b120_0 .net "clk", 0 0, v000001dbfb476ee0_0;  1 drivers
v000001dbfb2fb100_0 .net "comp_out", 0 0, v000001dbfb476bc0_0;  1 drivers
v000001dbfb2f72b0_0 .var "done", 0 0;
v000001dbfb2f6ec0_0 .var "next_state", 2 0;
v000001dbfb409f80_0 .net "rst", 0 0, v000001dbfb476080_0;  1 drivers
v000001dbfb40d020_0 .var "sample", 0 0;
v000001dbfb40d520_0 .var "sar_code", 7 0;
v000001dbfb40da30_0 .net "start", 0 0, v000001dbfb476f80_0;  1 drivers
v000001dbfb40dad0_0 .var "state", 2 0;
v000001dbfb40db70_0 .var "trial_bit_pointer", 7 0;
E_000001dbfb408c60 .event anyedge, v000001dbfb40dad0_0;
E_000001dbfb408060 .event posedge, v000001dbfb40b120_0;
E_000001dbfb408ca0 .event anyedge, v000001dbfb40dad0_0, v000001dbfb40da30_0, v000001dbfb40db70_0;
    .scope S_000001dbfb40b5d0;
T_0 ;
    %wait E_000001dbfb408060;
    %load/vec4 v000001dbfb409f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dbfb40dad0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001dbfb2f6ec0_0;
    %assign/vec4 v000001dbfb40dad0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001dbfb40b5d0;
T_1 ;
    %wait E_000001dbfb408ca0;
    %load/vec4 v000001dbfb40dad0_0;
    %store/vec4 v000001dbfb2f6ec0_0, 0, 3;
    %load/vec4 v000001dbfb40dad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001dbfb2f6ec0_0, 0, 3;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v000001dbfb40da30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001dbfb2f6ec0_0, 0, 3;
T_1.7 ;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001dbfb2f6ec0_0, 0, 3;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001dbfb2f6ec0_0, 0, 3;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v000001dbfb40db70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001dbfb2f6ec0_0, 0, 3;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001dbfb2f6ec0_0, 0, 3;
T_1.10 ;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001dbfb2f6ec0_0, 0, 3;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001dbfb40b5d0;
T_2 ;
    %wait E_000001dbfb408060;
    %load/vec4 v000001dbfb409f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dbfb40d520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dbfb40db70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001dbfb40dad0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dbfb40d520_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v000001dbfb40db70_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v000001dbfb40d520_0;
    %load/vec4 v000001dbfb40db70_0;
    %or;
    %assign/vec4 v000001dbfb40d520_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v000001dbfb2fb100_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.7, 4;
    %load/vec4 v000001dbfb40d520_0;
    %load/vec4 v000001dbfb40db70_0;
    %inv;
    %and;
    %assign/vec4 v000001dbfb40d520_0, 0;
T_2.7 ;
    %load/vec4 v000001dbfb40db70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001dbfb40db70_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001dbfb40db70_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001dbfb40b5d0;
T_3 ;
    %wait E_000001dbfb408c60;
    %load/vec4 v000001dbfb40dad0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001dbfb40d020_0, 0, 1;
    %load/vec4 v000001dbfb40dad0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001dbfb2f72b0_0, 0, 1;
    %load/vec4 v000001dbfb40dad0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001dbfb40dad0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001dbfb40dad0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v000001dbfb40a250_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001dbfb40b440;
T_4 ;
    %pushi/vec4 177, 0, 8;
    %store/vec4 v000001dbfb476620_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_000001dbfb40b440;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dbfb476ee0_0, 0, 1;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000001dbfb476ee0_0;
    %inv;
    %store/vec4 v000001dbfb476ee0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001dbfb40b440;
T_6 ;
    %vpi_call 2 29 "$display", "Simulation Started: Initializing inputs..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dbfb476080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dbfb476f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dbfb476bc0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dbfb476080_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 38 "$display", "Reset released." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dbfb476f80_0, 0, 1;
    %wait E_000001dbfb408060;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dbfb476f80_0, 0, 1;
T_6.0 ;
    %load/vec4 v000001dbfb476da0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.1, 6;
    %wait E_000001dbfb408c20;
    %jmp T_6.0;
T_6.1 ;
    %vpi_call 2 45 "$display", "Sample pulse detected. Begin Successive approximation" {0 0 0};
    %wait E_000001dbfb408060;
    %wait E_000001dbfb408060;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v000001dbfb4763a0_0, 0, 32;
T_6.2 ;
    %load/vec4 v000001dbfb4763a0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_6.3, 5;
    %load/vec4 v000001dbfb476620_0;
    %load/vec4 v000001dbfb4763a0_0;
    %part/s 1;
    %assign/vec4 v000001dbfb476bc0_0, 0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v000001dbfb4763a0_0;
    %sub;
    %vpi_call 2 52 "$display", "Comp %0d: %b", S<0,vec4,s32>, &PV<v000001dbfb476620_0, v000001dbfb4763a0_0, 1> {1 0 0};
    %wait E_000001dbfb408060;
    %wait E_000001dbfb408060;
    %load/vec4 v000001dbfb4763a0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001dbfb4763a0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .thread T_6;
    .scope S_000001dbfb40b440;
T_7 ;
T_7.0 ;
    %load/vec4 v000001dbfb476a80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.1, 6;
    %wait E_000001dbfb408be0;
    %jmp T_7.0;
T_7.1 ;
    %wait E_000001dbfb408060;
    %wait E_000001dbfb408060;
    %vpi_call 2 64 "$display", "Final sar_code = %b", v000001dbfb476c60_0 {0 0 0};
    %vpi_call 2 65 "$display", "outputs: %b , %b , %b", v000001dbfb476da0_0, v000001dbfb476300_0, v000001dbfb476a80_0 {0 0 0};
    %load/vec4 v000001dbfb476c60_0;
    %load/vec4 v000001dbfb476620_0;
    %cmp/e;
    %jmp/0xz  T_7.2, 4;
    %vpi_call 2 68 "$display", "TEST PASSED!" {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call 2 70 "$display", "TEST FAILED! Expected %b, got %b", v000001dbfb476620_0, v000001dbfb476c60_0 {0 0 0};
T_7.3 ;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001dbfb40b440;
T_8 ;
    %vpi_call 2 77 "$dumpfile", "sar_logic.vcd" {0 0 0};
    %vpi_call 2 78 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001dbfb40b440 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sar_logic_tb.v";
    "sar_logic.v";
