Information: Updating graph... (UID-83)
 
****************************************
Report : qor
Design : s9234
Version: L-2016.03-SP5-1
Date   : Sat Mar  9 15:44:07 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.47
  Critical Path Slack:           1.98
  Critical Path Clk Period:      6.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        211
  Hierarchical Port Count:       1055
  Leaf Cell Count:               1059
  Buf/Inv Cell Count:             194
  Buf Cell Count:                   1
  Inv Cell Count:                 193
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       848
  Sequential Cell Count:          211
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1830.345092
  Noncombinational Area:  1394.234030
  Buf/Inv Area:            248.044545
  Total Buffer Area:             2.03
  Total Inverter Area:         246.01
  Macro/Black Box Area:      0.000000
  Net Area:                635.217347
  Net XLength        :        7448.66
  Net YLength        :        7261.58
  -----------------------------------
  Cell Area:              3224.579122
  Design Area:            3859.796469
  Net Length        :        14710.24


  Design Rules
  -----------------------------------
  Total Number of Nets:          1100
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.01
  Logic Optimization:                  1.52
  Mapping Optimization:                1.65
  -----------------------------------------
  Overall Compile Time:                5.11
  Overall Compile Wall Clock Time:     5.38

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
