

================================================================
== Vivado HLS Report for 'createRoundKey'
================================================================
* Date:           Mon Nov 18 20:33:12 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        encrypt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.923 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       41|       41| 0.410 us | 0.410 us |   41|   41|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       40|       40|        10|          -|          -|     4|    no    |
        | + Loop 1.1  |        8|        8|         2|          -|          -|     4|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     71|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     45|    -|
|Register         |        -|      -|      33|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      33|    116|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln304_1_fu_136_p2  |     +    |      0|  0|   8|           8|           8|
    |add_ln304_2_fu_158_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln304_fu_131_p2    |     +    |      0|  0|   8|           8|           8|
    |i_fu_93_p2             |     +    |      0|  0|  12|           3|           1|
    |j_fu_125_p2            |     +    |      0|  0|  12|           3|           1|
    |icmp_ln300_fu_87_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln303_fu_119_p2   |   icmp   |      0|  0|   9|           3|           4|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  71|          32|          30|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  27|          5|    1|          5|
    |i_0_reg_57  |   9|          2|    3|          6|
    |j_0_reg_68  |   9|          2|    3|          6|
    +------------+----+-----------+-----+-----------+
    |Total       |  45|          9|    7|         17|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |add_ln304_2_reg_203   |  4|   0|    4|          0|
    |ap_CS_fsm             |  4|   0|    4|          0|
    |i_0_reg_57            |  3|   0|    3|          0|
    |i_reg_180             |  3|   0|    3|          0|
    |j_0_reg_68            |  3|   0|    3|          0|
    |j_reg_193             |  3|   0|    3|          0|
    |trunc_ln304_reg_167   |  8|   0|    8|          0|
    |zext_ln300_reg_172    |  3|   0|    4|          1|
    |zext_ln304_1_reg_185  |  2|   0|    8|          6|
    +----------------------+---+----+-----+-----------+
    |Total                 | 33|   0|   40|          7|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | createRoundKey | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | createRoundKey | return value |
|ap_start              |  in |    1| ap_ctrl_hs | createRoundKey | return value |
|ap_done               | out |    1| ap_ctrl_hs | createRoundKey | return value |
|ap_idle               | out |    1| ap_ctrl_hs | createRoundKey | return value |
|ap_ready              | out |    1| ap_ctrl_hs | createRoundKey | return value |
|expandedKey_address0  | out |    8|  ap_memory |   expandedKey  |     array    |
|expandedKey_ce0       | out |    1|  ap_memory |   expandedKey  |     array    |
|expandedKey_q0        |  in |    8|  ap_memory |   expandedKey  |     array    |
|roundKey_address0     | out |    4|  ap_memory |    roundKey    |     array    |
|roundKey_ce0          | out |    1|  ap_memory |    roundKey    |     array    |
|roundKey_we0          | out |    1|  ap_memory |    roundKey    |     array    |
|roundKey_d0           | out |    8|  ap_memory |    roundKey    |     array    |
|ptr                   |  in |   10|   ap_none  |       ptr      |    scalar    |
+----------------------+-----+-----+------------+----------------+--------------+

