

================================================================
== Vitis HLS Report for 'kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2'
================================================================
* Date:           Fri Jul 14 14:26:42 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        fpga
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_1_VITIS_LOOP_28_2  |      256|      256|         2|          1|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      37|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      12|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      12|      82|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln27_fu_97_p2          |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln27_fu_91_p2         |      icmp|   0|  0|  17|           9|          10|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  37|          20|          14|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |gmem0_blk_n_W                         |   9|          2|    1|          2|
    |indvar_flatten_fu_54                  |   9|          2|    9|         18|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  45|         10|   21|         42|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |indvar_flatten_fu_54     |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 12|   0|   12|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   64|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    8|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   64|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                                            gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                                            gmem0|       pointer|
|sext_ln27             |   in|   61|     ap_none|                                        sext_ln27|        scalar|
+----------------------+-----+-----+------------+-------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 5 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln27_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln27"   --->   Operation 6 'read' 'sext_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln27_cast = sext i61 %sext_ln27_read"   --->   Operation 7 'sext' 'sext_ln27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 256, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [fpga/kernel.cpp:27->fpga/kernel.cpp:60]   --->   Operation 11 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem0"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln27_cast" [fpga/kernel.cpp:27->fpga/kernel.cpp:60]   --->   Operation 13 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.77ns)   --->   "%icmp_ln27 = icmp_eq  i9 %indvar_flatten_load, i9 256" [fpga/kernel.cpp:27->fpga/kernel.cpp:60]   --->   Operation 15 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.77ns)   --->   "%add_ln27 = add i9 %indvar_flatten_load, i9 1" [fpga/kernel.cpp:27->fpga/kernel.cpp:60]   --->   Operation 16 'add' 'add_ln27' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc5.i, void %_Z8creatingPd.exit.exitStub" [fpga/kernel.cpp:27->fpga/kernel.cpp:60]   --->   Operation 17 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln28 = store i9 %add_ln27, i9 %indvar_flatten" [fpga/kernel.cpp:28->fpga/kernel.cpp:60]   --->   Operation 18 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_27_1_VITIS_LOOP_28_2_str"   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [fpga/kernel.cpp:28->fpga/kernel.cpp:60]   --->   Operation 22 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (7.30ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %gmem0_addr, i64 0, i8 255" [fpga/kernel.cpp:29->fpga/kernel.cpp:60]   --->   Operation 23 'write' 'write_ln29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc.i" [fpga/kernel.cpp:28->fpga/kernel.cpp:60]   --->   Operation 24 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten        (alloca           ) [ 010]
sext_ln27_read        (read             ) [ 000]
sext_ln27_cast        (sext             ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten_load   (load             ) [ 000]
specbitsmap_ln0       (specbitsmap      ) [ 000]
gmem0_addr            (getelementptr    ) [ 011]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln27             (icmp             ) [ 010]
add_ln27              (add              ) [ 000]
br_ln27               (br               ) [ 000]
store_ln28            (store            ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
specloopname_ln28     (specloopname     ) [ 000]
write_ln29            (write            ) [ 000]
br_ln28               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln27">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_27_1_VITIS_LOOP_28_2_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="indvar_flatten_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sext_ln27_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="61" slack="0"/>
<pin id="60" dir="0" index="1" bw="61" slack="0"/>
<pin id="61" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln27_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln29_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="1"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="0" index="3" bw="1" slack="0"/>
<pin id="69" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="sext_ln27_cast_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="61" slack="0"/>
<pin id="75" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_cast/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln0_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="9" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvar_flatten_load_load_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="9" slack="0"/>
<pin id="84" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="gmem0_addr_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="64" slack="0"/>
<pin id="87" dir="0" index="1" bw="64" slack="0"/>
<pin id="88" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="icmp_ln27_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="9" slack="0"/>
<pin id="93" dir="0" index="1" bw="9" slack="0"/>
<pin id="94" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="add_ln27_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="9" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln28_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="9" slack="0"/>
<pin id="105" dir="0" index="1" bw="9" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="108" class="1005" name="indvar_flatten_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="9" slack="0"/>
<pin id="110" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="115" class="1005" name="gmem0_addr_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="1"/>
<pin id="117" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="48" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="50" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="72"><net_src comp="52" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="76"><net_src comp="58" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="73" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="82" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="34" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="82" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="97" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="54" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="113"><net_src comp="108" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="114"><net_src comp="108" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="118"><net_src comp="85" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="64" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {2 }
 - Input state : 
	Port: kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 : gmem0 | {}
	Port: kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 : sext_ln27 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		indvar_flatten_load : 1
		gmem0_addr : 1
		icmp_ln27 : 2
		add_ln27 : 2
		br_ln27 : 3
		store_ln28 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln27_fu_91      |    0    |    16   |
|----------|---------------------------|---------|---------|
|    add   |       add_ln27_fu_97      |    0    |    16   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln27_read_read_fu_58 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln29_write_fu_64  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln27_cast_fu_73   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    32   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  gmem0_addr_reg_115  |   64   |
|indvar_flatten_reg_108|    9   |
+----------------------+--------+
|         Total        |   73   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   32   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   73   |    -   |
+-----------+--------+--------+
|   Total   |   73   |   32   |
+-----------+--------+--------+
