design_1_vga_core_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_vga_core_0_0/sim/design_1_vga_core_0_0.v,incdir="$ref_dir/../../../../display_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../display_test.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="$ref_dir/../../../../display_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../display_test.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_c_counter_binary_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd,incdir="$ref_dir/../../../../display_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../display_test.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v,incdir="$ref_dir/../../../../display_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../display_test.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_xlslice_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v,incdir="$ref_dir/../../../../display_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../display_test.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_xlslice_0_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v,incdir="$ref_dir/../../../../display_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../display_test.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_xlslice_0_3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_3/sim/design_1_xlslice_0_3.v,incdir="$ref_dir/../../../../display_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../display_test.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_clk_wiz_1_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_clk_wiz.v,incdir="$ref_dir/../../../../display_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../display_test.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_clk_wiz_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.v,incdir="$ref_dir/../../../../display_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../display_test.srcs/sources_1/bd/design_1/ipshared/c923"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../display_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../display_test.srcs/sources_1/bd/design_1/ipshared/c923"
glbl.v,Verilog,xil_defaultlib,glbl.v
