Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Aug 29 16:18:27 2024
| Host         : Lolo running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_methodology -file printeo_methodology_drc_routed.rpt -pb printeo_methodology_drc_routed.pb -rpx printeo_methodology_drc_routed.rpx
| Design       : printeo
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 16
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 16         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on d_2[0] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on d_2[1] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on d_2[2] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on d_2[3] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on hab_cont_boton relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on hab_cont_llave relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on load_2 relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on suma_o_baja relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on syn_clr_2 relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on display[0] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on display[1] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on display[2] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on display[3] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on display[4] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on display[5] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on display[6] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>


