

================================================================
== Vitis HLS Report for 'updateWeightBias_8_4_s'
================================================================
* Date:           Sat Apr 12 12:18:50 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.698 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.300 us|  0.300 us|   30|   30|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%transposed_0_8_loc = alloca i64 1"   --->   Operation 7 'alloca' 'transposed_0_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%transposed_0_9_loc = alloca i64 1"   --->   Operation 8 'alloca' 'transposed_0_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%transposed_0_10_loc = alloca i64 1"   --->   Operation 9 'alloca' 'transposed_0_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%transposed_0_11_loc = alloca i64 1"   --->   Operation 10 'alloca' 'transposed_0_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%transposed_0_12_loc = alloca i64 1"   --->   Operation 11 'alloca' 'transposed_0_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%transposed_0_13_loc = alloca i64 1"   --->   Operation 12 'alloca' 'transposed_0_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%transposed_0_14_loc = alloca i64 1"   --->   Operation 13 'alloca' 'transposed_0_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%transposed_0_15_loc = alloca i64 1"   --->   Operation 14 'alloca' 'transposed_0_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%transposed_0 = alloca i64 1" [../layer.h:41->../layer.h:232]   --->   Operation 15 'alloca' 'transposed_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%transposed_0_1 = alloca i64 1" [../layer.h:41->../layer.h:232]   --->   Operation 16 'alloca' 'transposed_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%transposed_0_2 = alloca i64 1" [../layer.h:41->../layer.h:232]   --->   Operation 17 'alloca' 'transposed_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%transposed_0_3 = alloca i64 1" [../layer.h:41->../layer.h:232]   --->   Operation 18 'alloca' 'transposed_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%transposed_0_4 = alloca i64 1" [../layer.h:41->../layer.h:232]   --->   Operation 19 'alloca' 'transposed_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%transposed_0_5 = alloca i64 1" [../layer.h:41->../layer.h:232]   --->   Operation 20 'alloca' 'transposed_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%transposed_0_6 = alloca i64 1" [../layer.h:41->../layer.h:232]   --->   Operation 21 'alloca' 'transposed_0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%transposed_0_7 = alloca i64 1" [../layer.h:41->../layer.h:232]   --->   Operation 22 'alloca' 'transposed_0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%update_temp_mat = alloca i64 1" [../layer.h:233]   --->   Operation 23 'alloca' 'update_temp_mat' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%update_temp_mat_8 = alloca i64 1" [../layer.h:233]   --->   Operation 24 'alloca' 'update_temp_mat_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%update_temp_mat_9 = alloca i64 1" [../layer.h:233]   --->   Operation 25 'alloca' 'update_temp_mat_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%update_temp_mat_10 = alloca i64 1" [../layer.h:233]   --->   Operation 26 'alloca' 'update_temp_mat_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%update_temp_mat_11 = alloca i64 1" [../layer.h:233]   --->   Operation 27 'alloca' 'update_temp_mat_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%update_temp_mat_12 = alloca i64 1" [../layer.h:233]   --->   Operation 28 'alloca' 'update_temp_mat_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%update_temp_mat_13 = alloca i64 1" [../layer.h:233]   --->   Operation 29 'alloca' 'update_temp_mat_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%update_temp_mat_14 = alloca i64 1" [../layer.h:233]   --->   Operation 30 'alloca' 'update_temp_mat_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%update_temp_mat_addr = getelementptr i25 %update_temp_mat, i64 0, i64 0"   --->   Operation 31 'getelementptr' 'update_temp_mat_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%update_temp_mat_8_addr = getelementptr i25 %update_temp_mat_8, i64 0, i64 0"   --->   Operation 32 'getelementptr' 'update_temp_mat_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%update_temp_mat_9_addr = getelementptr i25 %update_temp_mat_9, i64 0, i64 0"   --->   Operation 33 'getelementptr' 'update_temp_mat_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%update_temp_mat_10_addr = getelementptr i25 %update_temp_mat_10, i64 0, i64 0"   --->   Operation 34 'getelementptr' 'update_temp_mat_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%update_temp_mat_11_addr = getelementptr i25 %update_temp_mat_11, i64 0, i64 0"   --->   Operation 35 'getelementptr' 'update_temp_mat_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%update_temp_mat_12_addr = getelementptr i25 %update_temp_mat_12, i64 0, i64 0"   --->   Operation 36 'getelementptr' 'update_temp_mat_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%update_temp_mat_13_addr = getelementptr i25 %update_temp_mat_13, i64 0, i64 0"   --->   Operation 37 'getelementptr' 'update_temp_mat_13_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%update_temp_mat_14_addr = getelementptr i25 %update_temp_mat_14, i64 0, i64 0"   --->   Operation 38 'getelementptr' 'update_temp_mat_14_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (0.00ns)   --->   "%call_ln0 = call void @updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1, i24 %input_0, i25 %transposed_0_15_loc, i25 %transposed_0_14_loc, i25 %transposed_0_13_loc, i25 %transposed_0_12_loc, i25 %transposed_0_11_loc, i25 %transposed_0_10_loc, i25 %transposed_0_9_loc, i25 %transposed_0_8_loc"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i25 %update_temp_mat, i64 0, i64 1"   --->   Operation 40 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i25 %update_temp_mat_8, i64 0, i64 1"   --->   Operation 41 'getelementptr' 'C_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr i25 %update_temp_mat_9, i64 0, i64 1"   --->   Operation 42 'getelementptr' 'C_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr i25 %update_temp_mat_10, i64 0, i64 1"   --->   Operation 43 'getelementptr' 'C_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr i25 %update_temp_mat_11, i64 0, i64 1"   --->   Operation 44 'getelementptr' 'C_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr i25 %update_temp_mat_12, i64 0, i64 1"   --->   Operation 45 'getelementptr' 'C_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr i25 %update_temp_mat_13, i64 0, i64 1"   --->   Operation 46 'getelementptr' 'C_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr i25 %update_temp_mat_14, i64 0, i64 1"   --->   Operation 47 'getelementptr' 'C_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %update_temp_mat_addr"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %update_temp_mat_8_addr"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 50 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %update_temp_mat_9_addr"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 51 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %update_temp_mat_10_addr"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 52 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %update_temp_mat_11_addr"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 53 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %update_temp_mat_12_addr"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 54 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %update_temp_mat_13_addr"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 55 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %update_temp_mat_14_addr"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 56 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_addr"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 57 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_1_addr"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 58 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_2_addr"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 59 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_3_addr"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 60 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_4_addr"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 61 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_5_addr"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 62 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_6_addr"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 63 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_7_addr"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>

State 2 <SV = 1> <Delay = 1.84>
ST_2 : Operation 64 [1/2] (1.84ns)   --->   "%call_ln0 = call void @updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1, i24 %input_0, i25 %transposed_0_15_loc, i25 %transposed_0_14_loc, i25 %transposed_0_13_loc, i25 %transposed_0_12_loc, i25 %transposed_0_11_loc, i25 %transposed_0_10_loc, i25 %transposed_0_9_loc, i25 %transposed_0_8_loc"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 1.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i25 %update_temp_mat, i64 0, i64 2"   --->   Operation 65 'getelementptr' 'C_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%C_1_addr_1 = getelementptr i25 %update_temp_mat_8, i64 0, i64 2"   --->   Operation 66 'getelementptr' 'C_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%C_2_addr_1 = getelementptr i25 %update_temp_mat_9, i64 0, i64 2"   --->   Operation 67 'getelementptr' 'C_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%C_3_addr_1 = getelementptr i25 %update_temp_mat_10, i64 0, i64 2"   --->   Operation 68 'getelementptr' 'C_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%C_4_addr_1 = getelementptr i25 %update_temp_mat_11, i64 0, i64 2"   --->   Operation 69 'getelementptr' 'C_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%C_5_addr_1 = getelementptr i25 %update_temp_mat_12, i64 0, i64 2"   --->   Operation 70 'getelementptr' 'C_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%C_6_addr_1 = getelementptr i25 %update_temp_mat_13, i64 0, i64 2"   --->   Operation 71 'getelementptr' 'C_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%C_7_addr_1 = getelementptr i25 %update_temp_mat_14, i64 0, i64 2"   --->   Operation 72 'getelementptr' 'C_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%C_addr_2 = getelementptr i25 %update_temp_mat, i64 0, i64 3"   --->   Operation 73 'getelementptr' 'C_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%C_1_addr_2 = getelementptr i25 %update_temp_mat_8, i64 0, i64 3"   --->   Operation 74 'getelementptr' 'C_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%C_2_addr_2 = getelementptr i25 %update_temp_mat_9, i64 0, i64 3"   --->   Operation 75 'getelementptr' 'C_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%C_3_addr_2 = getelementptr i25 %update_temp_mat_10, i64 0, i64 3"   --->   Operation 76 'getelementptr' 'C_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%C_4_addr_2 = getelementptr i25 %update_temp_mat_11, i64 0, i64 3"   --->   Operation 77 'getelementptr' 'C_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%C_5_addr_2 = getelementptr i25 %update_temp_mat_12, i64 0, i64 3"   --->   Operation 78 'getelementptr' 'C_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%C_6_addr_2 = getelementptr i25 %update_temp_mat_13, i64 0, i64 3"   --->   Operation 79 'getelementptr' 'C_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%C_7_addr_2 = getelementptr i25 %update_temp_mat_14, i64 0, i64 3"   --->   Operation 80 'getelementptr' 'C_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_addr_1"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 82 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_1_addr_1"   --->   Operation 82 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 83 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_2_addr_1"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 84 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_3_addr_1"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 85 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_4_addr_1"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 86 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_5_addr_1"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 87 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_6_addr_1"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 88 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_7_addr_1"   --->   Operation 88 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 89 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_addr_2"   --->   Operation 89 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 90 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_1_addr_2"   --->   Operation 90 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 91 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_2_addr_2"   --->   Operation 91 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 92 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_3_addr_2"   --->   Operation 92 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 93 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_4_addr_2"   --->   Operation 93 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 94 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_5_addr_2"   --->   Operation 94 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 95 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_6_addr_2"   --->   Operation 95 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 96 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_7_addr_2"   --->   Operation 96 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 5.20>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%p_read_7 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read3"   --->   Operation 97 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%p_read_8 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read2"   --->   Operation 98 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%p_read_9 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read1"   --->   Operation 99 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%p_read_10 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read"   --->   Operation 100 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%transposed_0_15 = load i25 %transposed_0_15_loc"   --->   Operation 101 'load' 'transposed_0_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%transposed_0_14 = load i25 %transposed_0_14_loc"   --->   Operation 102 'load' 'transposed_0_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%transposed_0_13 = load i25 %transposed_0_13_loc"   --->   Operation 103 'load' 'transposed_0_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%transposed_0_12 = load i25 %transposed_0_12_loc"   --->   Operation 104 'load' 'transposed_0_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%transposed_0_11 = load i25 %transposed_0_11_loc"   --->   Operation 105 'load' 'transposed_0_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%transposed_0_10 = load i25 %transposed_0_10_loc"   --->   Operation 106 'load' 'transposed_0_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%transposed_0_9 = load i25 %transposed_0_9_loc"   --->   Operation 107 'load' 'transposed_0_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%transposed_0_8 = load i25 %transposed_0_8_loc"   --->   Operation 108 'load' 'transposed_0_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %transposed_0_8, i25 %transposed_0_6" [../layer.h:46->../layer.h:232]   --->   Operation 109 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %transposed_0_9, i25 %transposed_0_5" [../layer.h:46->../layer.h:232]   --->   Operation 110 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %transposed_0_10, i25 %transposed_0_4" [../layer.h:46->../layer.h:232]   --->   Operation 111 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %transposed_0_11, i25 %transposed_0_3" [../layer.h:46->../layer.h:232]   --->   Operation 112 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %transposed_0_12, i25 %transposed_0_2" [../layer.h:46->../layer.h:232]   --->   Operation 113 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %transposed_0_13, i25 %transposed_0_1" [../layer.h:46->../layer.h:232]   --->   Operation 114 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %transposed_0_14, i25 %transposed_0" [../layer.h:46->../layer.h:232]   --->   Operation 115 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %transposed_0_15, i25 %transposed_0_7" [../layer.h:46->../layer.h:232]   --->   Operation 116 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [2/2] (5.20ns)   --->   "%call_ln0 = call void @updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1, i25 %update_temp_mat_14, i25 %update_temp_mat_13, i25 %update_temp_mat_12, i25 %update_temp_mat_11, i25 %update_temp_mat_10, i25 %update_temp_mat_9, i25 %update_temp_mat_8, i25 %update_temp_mat, i25 %p_read_10, i25 %p_read_9, i25 %p_read_8, i25 %p_read_7, i25 %transposed_0_14, i25 %transposed_0_13, i25 %transposed_0_12, i25 %transposed_0_11, i25 %transposed_0_10, i25 %transposed_0_9, i25 %transposed_0_8, i25 %transposed_0_15"   --->   Operation 117 'call' 'call_ln0' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.72>
ST_4 : Operation 118 [1/2] (1.72ns)   --->   "%call_ln0 = call void @updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1, i25 %update_temp_mat_14, i25 %update_temp_mat_13, i25 %update_temp_mat_12, i25 %update_temp_mat_11, i25 %update_temp_mat_10, i25 %update_temp_mat_9, i25 %update_temp_mat_8, i25 %update_temp_mat, i25 %p_read_10, i25 %p_read_9, i25 %p_read_8, i25 %p_read_7, i25 %transposed_0_14, i25 %transposed_0_13, i25 %transposed_0_12, i25 %transposed_0_11, i25 %transposed_0_10, i25 %transposed_0_9, i25 %transposed_0_8, i25 %transposed_0_15"   --->   Operation 118 'call' 'call_ln0' <Predicate = true> <Delay = 1.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.69>
ST_5 : Operation 119 [2/2] (1.69ns)   --->   "%call_ln0 = call void @updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1, i25 %biases_0, i25 %biases_3, i25 %biases_2, i25 %biases_1, i25 %weights_7, i25 %weights_6, i25 %weights_5, i25 %weights_4, i25 %weights_3, i25 %weights_2, i25 %weights_1, i25 %weights_0, i25 %update_temp_mat, i25 %update_temp_mat_8, i25 %update_temp_mat_9, i25 %update_temp_mat_10, i25 %update_temp_mat_11, i25 %update_temp_mat_12, i25 %update_temp_mat_13, i25 %update_temp_mat_14, i25 %p_read_10, i25 %p_read_9, i25 %p_read_8, i25 %p_read_7"   --->   Operation 119 'call' 'call_ln0' <Predicate = true> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.83>
ST_6 : Operation 120 [1/2] (0.83ns)   --->   "%call_ln0 = call void @updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1, i25 %biases_0, i25 %biases_3, i25 %biases_2, i25 %biases_1, i25 %weights_7, i25 %weights_6, i25 %weights_5, i25 %weights_4, i25 %weights_3, i25 %weights_2, i25 %weights_1, i25 %weights_0, i25 %update_temp_mat, i25 %update_temp_mat_8, i25 %update_temp_mat_9, i25 %update_temp_mat_10, i25 %update_temp_mat_11, i25 %update_temp_mat_12, i25 %update_temp_mat_13, i25 %update_temp_mat_14, i25 %p_read_10, i25 %p_read_9, i25 %p_read_8, i25 %p_read_7"   --->   Operation 120 'call' 'call_ln0' <Predicate = true> <Delay = 0.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln250 = ret" [../layer.h:250]   --->   Operation 121 'ret' 'ret_ln250' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 0.790ns
The critical path consists of the following:
	'alloca' operation 25 bit ('update_temp_mat', ../layer.h:233) [38]  (0.000 ns)
	'getelementptr' operation 2 bit ('update_temp_mat_addr') [46]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'update_temp_mat', ../layer.h:233 [95]  (0.790 ns)

 <State 2>: 1.846ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1' [54]  (1.846 ns)

 <State 3>: 5.209ns
The critical path consists of the following:
	wire read operation ('p_read_7') on port 'p_read3' [18]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1' [127]  (5.209 ns)

 <State 4>: 1.724ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1' [127]  (1.724 ns)

 <State 5>: 1.693ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1' [128]  (1.693 ns)

 <State 6>: 0.831ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1' [128]  (0.831 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
