{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 09 16:12:54 2021 " "Info: Processing started: Sun May 09 16:12:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ctrl.v(64) " "Warning (10268): Verilog HDL information at ctrl.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Info: Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_encode_def.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file ctrl_encode_def.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm_4k.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dm_4k.v" { { "Info" "ISGN_ENTITY_NAME" "1 dm_4k " "Info: Found entity 1: dm_4k" {  } { { "dm_4k.v" "" { Text "E:/CPU/CPU/dm_4k.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXT.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file EXT.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXT " "Info: Found entity 1: EXT" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Im_4K.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Im_4K.v" { { "Info" "ISGN_ENTITY_NAME" "1 Im_4K " "Info: Found entity 1: Im_4K" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IR.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file IR.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "IR.v" "" { Text "E:/CPU/CPU/IR.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file latch_.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_ " "Info: Found entity 1: latch_" {  } { { "latch_.v" "" { Text "E:/CPU/CPU/latch_.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Info: Found entity 1: mux2" {  } { { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Info: Found entity 2: mux4" {  } { { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 mux8 " "Info: Found entity 3: mux8" {  } { { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NPC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file NPC.v" { { "Info" "ISGN_ENTITY_NAME" "1 NPC " "Info: Found entity 1: NPC" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.v" "" { Text "E:/CPU/CPU/PC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RF.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RF.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Info: Found entity 1: RF" {  } { { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEG7_LUT.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info: Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "E:/CPU/CPU/SEG7_LUT.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEG7_LUT_8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SEG7_LUT_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Info: Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "E:/CPU/CPU/SEG7_LUT_8.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Info: Found entity 1: divider" {  } { { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst12 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst12\"" {  } { { "CPU.bdf" "inst12" { Schematic "E:/CPU/CPU/CPU.bdf" { { 280 1544 1712 376 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(21) " "Warning (10270): Verilog HDL Case Statement warning at alu.v(21): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C alu.v(18) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(18): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C_ alu.v(18) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(18): inferring latch(es) for variable \"C_\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(55) " "Warning (10230): Verilog HDL assignment warning at alu.v(55): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(57) " "Warning (10230): Verilog HDL assignment warning at alu.v(57): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_\[31\] alu.v(18) " "Info (10041): Inferred latch for \"C_\[31\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_\[32\] alu.v(18) " "Info (10041): Inferred latch for \"C_\[32\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] alu.v(18) " "Info (10041): Inferred latch for \"C\[0\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] alu.v(18) " "Info (10041): Inferred latch for \"C\[1\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] alu.v(18) " "Info (10041): Inferred latch for \"C\[2\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] alu.v(18) " "Info (10041): Inferred latch for \"C\[3\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] alu.v(18) " "Info (10041): Inferred latch for \"C\[4\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] alu.v(18) " "Info (10041): Inferred latch for \"C\[5\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] alu.v(18) " "Info (10041): Inferred latch for \"C\[6\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] alu.v(18) " "Info (10041): Inferred latch for \"C\[7\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] alu.v(18) " "Info (10041): Inferred latch for \"C\[8\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] alu.v(18) " "Info (10041): Inferred latch for \"C\[9\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] alu.v(18) " "Info (10041): Inferred latch for \"C\[10\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] alu.v(18) " "Info (10041): Inferred latch for \"C\[11\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] alu.v(18) " "Info (10041): Inferred latch for \"C\[12\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] alu.v(18) " "Info (10041): Inferred latch for \"C\[13\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] alu.v(18) " "Info (10041): Inferred latch for \"C\[14\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] alu.v(18) " "Info (10041): Inferred latch for \"C\[15\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[16\] alu.v(18) " "Info (10041): Inferred latch for \"C\[16\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[17\] alu.v(18) " "Info (10041): Inferred latch for \"C\[17\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[18\] alu.v(18) " "Info (10041): Inferred latch for \"C\[18\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[19\] alu.v(18) " "Info (10041): Inferred latch for \"C\[19\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[20\] alu.v(18) " "Info (10041): Inferred latch for \"C\[20\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[21\] alu.v(18) " "Info (10041): Inferred latch for \"C\[21\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[22\] alu.v(18) " "Info (10041): Inferred latch for \"C\[22\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[23\] alu.v(18) " "Info (10041): Inferred latch for \"C\[23\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[24\] alu.v(18) " "Info (10041): Inferred latch for \"C\[24\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[25\] alu.v(18) " "Info (10041): Inferred latch for \"C\[25\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[26\] alu.v(18) " "Info (10041): Inferred latch for \"C\[26\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[27\] alu.v(18) " "Info (10041): Inferred latch for \"C\[27\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[28\] alu.v(18) " "Info (10041): Inferred latch for \"C\[28\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[29\] alu.v(18) " "Info (10041): Inferred latch for \"C\[29\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[30\] alu.v(18) " "Info (10041): Inferred latch for \"C\[30\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[31\] alu.v(18) " "Info (10041): Inferred latch for \"C\[31\]\" at alu.v(18)" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst9 " "Info: Elaborating entity \"mux2\" for hierarchy \"mux2:inst9\"" {  } { { "CPU.bdf" "inst9" { Schematic "E:/CPU/CPU/CPU.bdf" { { 280 1136 1344 376 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:inst5 " "Info: Elaborating entity \"ctrl\" for hierarchy \"ctrl:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "E:/CPU/CPU/CPU.bdf" { { -224 752 928 32 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:inst19 " "Info: Elaborating entity \"divider\" for hierarchy \"divider:inst19\"" {  } { { "CPU.bdf" "inst19" { Schematic "E:/CPU/CPU/CPU.bdf" { { -160 384 480 -64 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst4 " "Info: Elaborating entity \"IR\" for hierarchy \"IR:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "E:/CPU/CPU/CPU.bdf" { { 264 480 672 456 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Im_4K Im_4K:inst3 " "Info: Elaborating entity \"Im_4K\" for hierarchy \"Im_4K:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "E:/CPU/CPU/CPU.bdf" { { 280 256 416 376 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[31\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[31\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[30\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[30\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[29\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[29\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[28\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[28\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[27\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[27\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[26\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[26\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[25\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[25\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[24\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[24\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[23\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[23\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[22\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[22\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[21\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[21\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[20\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[20\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[19\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[19\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[18\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[18\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[17\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[17\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[16\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[16\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[15\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[15\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[14\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[14\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[13\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[13\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[12\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[12\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[11\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[11\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[10\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[10\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[9\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[9\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[8\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[8\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[7\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[7\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[6\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[6\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[5\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[5\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[4\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[4\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[3\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[3\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[2\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[2\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[1\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[1\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[0\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.data_a\[0\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[6\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.waddr_a\[6\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[5\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.waddr_a\[5\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[4\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.waddr_a\[4\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[3\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.waddr_a\[3\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[2\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.waddr_a\[2\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[1\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.waddr_a\[1\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[0\] 0 Im_4K.v(5) " "Warning (10030): Net \"imem.waddr_a\[0\]\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.we_a 0 Im_4K.v(5) " "Warning (10030): Net \"imem.we_a\" at Im_4K.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Im_4K.v" "" { Text "E:/CPU/CPU/Im_4K.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst2 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "E:/CPU/CPU/CPU.bdf" { { 280 16 176 408 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NPC NPC:inst " "Info: Elaborating entity \"NPC\" for hierarchy \"NPC:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "E:/CPU/CPU/CPU.bdf" { { 88 0 176 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NPC NPC.v(26) " "Warning (10240): Verilog HDL Always Construct warning at NPC.v(26): inferring latch(es) for variable \"NPC\", which holds its previous value in one or more paths through the always construct" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[0\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[0\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[1\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[1\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[2\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[2\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[3\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[3\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[4\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[4\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[5\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[5\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[6\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[6\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[7\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[7\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[8\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[8\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[9\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[9\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[10\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[10\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[11\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[11\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[12\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[12\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[13\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[13\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[14\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[14\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[15\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[15\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[16\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[16\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[17\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[17\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[18\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[18\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[19\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[19\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[20\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[20\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[21\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[21\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[22\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[22\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[23\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[23\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[24\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[24\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[25\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[25\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[26\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[26\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[27\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[27\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[28\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[28\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[29\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[29\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[30\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[30\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[31\] NPC.v(26) " "Info (10041): Inferred latch for \"NPC\[31\]\" at NPC.v(26)" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_ latch_:inst14 " "Info: Elaborating entity \"latch_\" for hierarchy \"latch_:inst14\"" {  } { { "CPU.bdf" "inst14" { Schematic "E:/CPU/CPU/CPU.bdf" { { 368 1864 2024 464 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:inst6 " "Info: Elaborating entity \"RF\" for hierarchy \"RF:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "E:/CPU/CPU/CPU.bdf" { { 280 808 968 440 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:inst8 " "Info: Elaborating entity \"mux4\" for hierarchy \"mux4:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "E:/CPU/CPU/CPU.bdf" { { 664 768 976 792 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dm_4k dm_4k:inst13 " "Info: Elaborating entity \"dm_4k\" for hierarchy \"dm_4k:inst13\"" {  } { { "CPU.bdf" "inst13" { Schematic "E:/CPU/CPU/CPU.bdf" { { 32 1568 1728 160 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXT EXT:inst7 " "Info: Elaborating entity \"EXT\" for hierarchy \"EXT:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "E:/CPU/CPU/CPU.bdf" { { 488 792 992 616 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Imm32 EXT.v(30) " "Warning (10240): Verilog HDL Always Construct warning at EXT.v(30): inferring latch(es) for variable \"Imm32\", which holds its previous value in one or more paths through the always construct" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[0\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[0\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[1\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[1\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[2\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[2\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[3\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[3\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[4\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[4\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[5\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[5\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[6\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[6\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[7\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[7\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[8\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[8\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[9\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[9\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[10\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[10\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[11\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[11\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[12\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[12\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[13\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[13\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[14\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[14\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[15\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[15\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[16\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[16\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[17\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[17\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[18\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[18\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[19\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[19\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[20\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[20\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[21\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[21\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[22\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[22\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[23\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[23\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[24\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[24\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[25\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[25\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[26\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[26\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[27\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[27\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[28\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[28\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[29\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[29\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[30\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[30\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imm32\[31\] EXT.v(30) " "Info (10041): Inferred latch for \"Imm32\[31\]\" at EXT.v(30)" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:inst16 " "Info: Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:inst16\"" {  } { { "CPU.bdf" "inst16" { Schematic "E:/CPU/CPU/CPU.bdf" { { 920 536 720 1112 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:inst16\|SEG7_LUT:u0 " "Info: Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:inst16\|SEG7_LUT:u0\"" {  } { { "SEG7_LUT_8.v" "u0" { Text "E:/CPU/CPU/SEG7_LUT_8.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mux8:inst1 " "Info: Elaborating entity \"mux8\" for hierarchy \"mux8:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "E:/CPU/CPU/CPU.bdf" { { 920 160 368 1112 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RF:inst6\|rf~0 " "Warning: Inferred RAM node \"RF:inst6\|rf~0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "RF.v" "rf~0" { Text "E:/CPU/CPU/RF.v" 9 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 0}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RF:inst6\|rf__dual~0 " "Warning: Inferred RAM node \"RF:inst6\|rf__dual~0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "RF.v" "rf__dual~0" { Text "E:/CPU/CPU/RF.v" 9 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 0}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dm_4k:inst13\|dmem~0 " "Warning: Inferred RAM node \"dm_4k:inst13\|dmem~0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "dm_4k.v" "dmem~0" { Text "E:/CPU/CPU/dm_4k.v" 9 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 0}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "ram0_Im_4K_521d0ba.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"ram0_Im_4K_521d0ba.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "RF:inst6\|rf~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"RF:inst6\|rf~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0}  } { { "RF.v" "rf~0" { Text "E:/CPU/CPU/RF.v" 9 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 0} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "RF:inst6\|rf__dual~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"RF:inst6\|rf__dual~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0}  } { { "RF.v" "rf__dual~0" { Text "E:/CPU/CPU/RF.v" 9 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 0} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "dm_4k:inst13\|dmem~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"dm_4k:inst13\|dmem~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Info: Parameter WIDTHAD_A set to 7" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Info: Parameter NUMWORDS_A set to 128" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Info: Parameter WIDTHAD_B set to 7" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Info: Parameter NUMWORDS_B set to 128" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ram0_dm_4k_6859d8a.hdl.mif " "Info: Parameter INIT_FILE set to db/ram0_dm_4k_6859d8a.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0}  } { { "dm_4k.v" "dmem~0" { Text "E:/CPU/CPU/dm_4k.v" 9 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "RF:inst6\|altsyncram:rf_rtl_0 " "Info: Elaborated megafunction instantiation \"RF:inst6\|altsyncram:rf_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RF:inst6\|altsyncram:rf_rtl_0 " "Info: Instantiated megafunction \"RF:inst6\|altsyncram:rf_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Info: Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info: Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gof1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gof1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gof1 " "Info: Found entity 1: altsyncram_gof1" {  } { { "db/altsyncram_gof1.tdf" "" { Text "E:/CPU/CPU/db/altsyncram_gof1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "RF:inst6\|altsyncram:rf__dual_rtl_1 " "Info: Elaborated megafunction instantiation \"RF:inst6\|altsyncram:rf__dual_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RF:inst6\|altsyncram:rf__dual_rtl_1 " "Info: Instantiated megafunction \"RF:inst6\|altsyncram:rf__dual_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Info: Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info: Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "dm_4k:inst13\|altsyncram:dmem_rtl_2 " "Info: Elaborated megafunction instantiation \"dm_4k:inst13\|altsyncram:dmem_rtl_2\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dm_4k:inst13\|altsyncram:dmem_rtl_2 " "Info: Instantiated megafunction \"dm_4k:inst13\|altsyncram:dmem_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Info: Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Info: Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Info: Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Info: Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Info: Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ram0_dm_4k_6859d8a.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/ram0_dm_4k_6859d8a.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fbj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fbj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fbj1 " "Info: Found entity 1: altsyncram_fbj1" {  } { { "db/altsyncram_fbj1.tdf" "" { Text "E:/CPU/CPU/db/altsyncram_fbj1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[10\] EXT:inst7\|Imm32\[5\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[10\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[5\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[9\] EXT:inst7\|Imm32\[5\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[9\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[5\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[8\] EXT:inst7\|Imm32\[5\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[8\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[5\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[7\] EXT:inst7\|Imm32\[5\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[7\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[5\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[6\] EXT:inst7\|Imm32\[5\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[6\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[5\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[19\] EXT:inst7\|Imm32\[11\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[19\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[11\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[25\] EXT:inst7\|Imm32\[24\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[25\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[24\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[26\] EXT:inst7\|Imm32\[24\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[26\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[24\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[27\] EXT:inst7\|Imm32\[24\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[27\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[24\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[28\] EXT:inst7\|Imm32\[24\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[28\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[24\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[29\] EXT:inst7\|Imm32\[24\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[29\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[24\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[30\] EXT:inst7\|Imm32\[24\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[30\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[24\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[0\] " "Warning: Latch EXT:inst7\|Imm32\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[1\] " "Warning: Latch EXT:inst7\|Imm32\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[2\] " "Warning: Latch EXT:inst7\|Imm32\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[3\] " "Warning: Latch EXT:inst7\|Imm32\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[4\] " "Warning: Latch EXT:inst7\|Imm32\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[5\] " "Warning: Latch EXT:inst7\|Imm32\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[11\] " "Warning: Latch EXT:inst7\|Imm32\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[12\] " "Warning: Latch EXT:inst7\|Imm32\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[13\] " "Warning: Latch EXT:inst7\|Imm32\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[14\] " "Warning: Latch EXT:inst7\|Imm32\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[15\] " "Warning: Latch EXT:inst7\|Imm32\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[16\] " "Warning: Latch EXT:inst7\|Imm32\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[17\] " "Warning: Latch EXT:inst7\|Imm32\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[18\] " "Warning: Latch EXT:inst7\|Imm32\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[20\] " "Warning: Latch EXT:inst7\|Imm32\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[21\] " "Warning: Latch EXT:inst7\|Imm32\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[22\] " "Warning: Latch EXT:inst7\|Imm32\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EXT:inst7\|Imm32\[23\] " "Warning: Latch EXT:inst7\|Imm32\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|EXTOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|EXTOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[0\] " "Warning: Latch alu:inst12\|C\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[5\] " "Warning: Latch NPC:inst\|NPC\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[6\] " "Warning: Latch NPC:inst\|NPC\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[4\] " "Warning: Latch NPC:inst\|NPC\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[0\] " "Warning: Latch NPC:inst\|NPC\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[1\] " "Warning: Latch NPC:inst\|NPC\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[2\] " "Warning: Latch NPC:inst\|NPC\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[3\] " "Warning: Latch NPC:inst\|NPC\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[1\] " "Warning: Latch alu:inst12\|C\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[2\] " "Warning: Latch alu:inst12\|C\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[3\] " "Warning: Latch alu:inst12\|C\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[4\] " "Warning: Latch alu:inst12\|C\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[5\] " "Warning: Latch alu:inst12\|C\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[6\] " "Warning: Latch alu:inst12\|C\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[7\] " "Warning: Latch alu:inst12\|C\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[7\] " "Warning: Latch NPC:inst\|NPC\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[8\] " "Warning: Latch alu:inst12\|C\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[8\] " "Warning: Latch NPC:inst\|NPC\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[9\] " "Warning: Latch alu:inst12\|C\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[9\] " "Warning: Latch NPC:inst\|NPC\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[10\] " "Warning: Latch alu:inst12\|C\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[10\] " "Warning: Latch NPC:inst\|NPC\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[11\] " "Warning: Latch alu:inst12\|C\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[11\] " "Warning: Latch NPC:inst\|NPC\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[12\] " "Warning: Latch alu:inst12\|C\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[12\] " "Warning: Latch NPC:inst\|NPC\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[13\] " "Warning: Latch alu:inst12\|C\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[13\] " "Warning: Latch NPC:inst\|NPC\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[14\] " "Warning: Latch alu:inst12\|C\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[14\] " "Warning: Latch NPC:inst\|NPC\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[15\] " "Warning: Latch alu:inst12\|C\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[15\] " "Warning: Latch NPC:inst\|NPC\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[16\] " "Warning: Latch alu:inst12\|C\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[16\] " "Warning: Latch NPC:inst\|NPC\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[17\] " "Warning: Latch alu:inst12\|C\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[17\] " "Warning: Latch NPC:inst\|NPC\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[18\] " "Warning: Latch alu:inst12\|C\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[18\] " "Warning: Latch NPC:inst\|NPC\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[19\] " "Warning: Latch alu:inst12\|C\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[19\] " "Warning: Latch NPC:inst\|NPC\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[20\] " "Warning: Latch alu:inst12\|C\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[20\] " "Warning: Latch NPC:inst\|NPC\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[21\] " "Warning: Latch alu:inst12\|C\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[21\] " "Warning: Latch NPC:inst\|NPC\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[22\] " "Warning: Latch alu:inst12\|C\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[22\] " "Warning: Latch NPC:inst\|NPC\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[23\] " "Warning: Latch alu:inst12\|C\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[23\] " "Warning: Latch NPC:inst\|NPC\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[24\] " "Warning: Latch alu:inst12\|C\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[24\] " "Warning: Latch NPC:inst\|NPC\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[25\] " "Warning: Latch alu:inst12\|C\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[25\] " "Warning: Latch NPC:inst\|NPC\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[26\] " "Warning: Latch alu:inst12\|C\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[26\] " "Warning: Latch NPC:inst\|NPC\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[27\] " "Warning: Latch alu:inst12\|C\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[27\] " "Warning: Latch NPC:inst\|NPC\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[28\] " "Warning: Latch alu:inst12\|C\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[28\] " "Warning: Latch NPC:inst\|NPC\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[29\] " "Warning: Latch alu:inst12\|C\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[0\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[29\] " "Warning: Latch NPC:inst\|NPC\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[30\] " "Warning: Latch alu:inst12\|C\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[30\] " "Warning: Latch NPC:inst\|NPC\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|C\[31\] " "Warning: Latch alu:inst12\|C\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|ALUOp\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|ALUOp\[2\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:inst\|NPC\[31\] " "Warning: Latch NPC:inst\|NPC\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst5\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst5\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[11\] EXT:inst7\|Imm32\[5\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[11\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[5\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "EXT:inst7\|Imm32\[31\] EXT:inst7\|Imm32\[24\] " "Info: Duplicate LATCH primitive \"EXT:inst7\|Imm32\[31\]\" merged with LATCH primitive \"EXT:inst7\|Imm32\[24\]\"" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "state\[3\] GND " "Warning (13410): Pin \"state\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -24 1176 1352 -8 "state\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/CPU/CPU/CPU.map.smsg " "Info: Generated suppressed messages file E:/CPU/CPU/CPU.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1715 " "Info: Implemented 1715 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Info: Implemented 61 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "1552 " "Info: Implemented 1552 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Info: Implemented 96 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 217 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 217 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 09 16:13:09 2021 " "Info: Processing ended: Sun May 09 16:13:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
