Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/C/research/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 's_axis_tx_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:502]
WARNING: [VRFC 10-9180] module 'axis_register' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'm_tlp_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'm_tlp_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:405]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'm_tlp_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:408]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv:315]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv:138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'lane_number' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv:152]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:207]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv:209]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tvalid' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tlast' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axis_tready' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:176]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'seq_num_o' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv:185]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:645]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:673]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:681]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:711]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'm_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv:719]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_awaddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:238]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 's_axil_araddr' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv:249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 's_axis_tdata' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:482]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 's_axis_tkeep' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:483]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axis_tuser' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:489]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'PIPE_RATE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:721]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PIPE_TXSWING' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL0PD' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL1PD' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL0RESET' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PLL1RESET' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:687]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPCLK' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'DRPADDR' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:690]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPEN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'DRPDI' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPWE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:693]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'TXSYSCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:989]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'RXSYSCLKSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:990]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RESETOVRD' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1008]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXINHIBIT' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1043]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'TXPRECURSOR' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1046]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'TXMAINCURSOR' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1048]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'TXPOSTCURSOR' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1049]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPCLK' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1067]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'DRPADDR' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1068]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DRPEN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1069]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'DRPDI' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1070]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPMARESET' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1076]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPMARESET' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1077]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPCSRESET' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1096]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPCSRESET' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1097]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCDRRESET' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1102]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCDRFREQRESET' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'EYESCANRESET' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXBUFRESET' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1145]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPHDLYRESET' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1150]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPHALIGNEN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXDLYBYPASS' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1157]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXSYNCMODE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1173]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXSYNCIN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1174]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXSYNCALLIN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPHALIGNEN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDLYBYPASS' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1186]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDLYSRESET' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1187]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDLYEN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXDDIEN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1190]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXSYNCALLIN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1199]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXSLIDE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1207]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCHBONDEN' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'RXCHBONDI' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'RXCHBONDLEVEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCHBONDMASTER' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXCHBONDSLAVE' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1217]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'TXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1242]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'RXPRBSSEL' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1243]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TXPRBSFORCEERR' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1244]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RXPRBSCNTRESET' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1245]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'LOOPBACK' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1246]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DMONITORCLK' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v:1265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'refclk_sel_i' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:640]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'pclk_sel_i' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:641]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pipeclk_en_i' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v:642]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'DADDR' [/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/xilinx_pcie_mmcm.v:156]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv" Line 1. Module gen3_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv" Line 1. Module gen1_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/ordered_set_handler.sv" Line 1. Module ordered_set_handler(KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/block_alignment.sv" Line 1. Module block_alignment(MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/pack_data.sv" Line 1. Module pack_data(MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv" Line 1. Module data_handler(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/frame_symbols.sv" Line 5. Module frame_symbols(USER_WIDTH=5,KEEP_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv" Line 1. Module gen3_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv" Line 1. Module gen3_byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv" Line 1. Module gen1_scramble_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv" Line 1. Module byte_scramble doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv" Line 1. Module lane_management(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,MAX_NUM_LANES=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/os_generator.sv" Line 1. Module os_generator(MAX_NUM_LANES=1,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_init.sv" Line 9. Module pcie_datalink_init doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" Line 26. Module pcie_datalink_crc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv" Line 9. Module dllp_transmit(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,S_COUNT=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" Line 6. Module axis_retry_fifo(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" Line 6. Module axis_retry_fifo(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv" Line 6. Module axis_retry_fifo(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv" Line 11. Module dllp_receive(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,MAX_PAYLOAD_SIZE=256,RX_FIFO_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/axis_user_demux.sv" Line 5. Module axis_user_demux(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,RX_FIFO_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_handler.sv" Line 6. Module dllp_handler(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" Line 26. Module pcie_datalink_crc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv" Line 2. Module dllp_fc_update(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv" Line 26. Module pcie_datalink_crc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp2tlp.sv" Line 6. Module dllp2tlp(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,RX_FIFO_SIZE=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv" Line 1. Module pcie_cfg_wrapper(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_decode.sv" Line 4. Module pcie_config_decode(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_mux.sv" Line 4. Module pcie_config_mux(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv" Line 4. Module pcie_config_handler(STRB_WIDTH=4,KEEP_WIDTH=4,USER_WIDTH=5,TLP_DATA_WIDTH=256,TLP_STRB_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg.sv" Line 4. Module pcie_config_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/xilinx_pcie_mmcm.v" Line 8. Module xilinx_pci_mmcm(PCIE_LINK_SPEED=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_phy_pkg.sv" Line 1. Module pcie_phy_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_phy_pkg.sv" Line 1. Module pcie_phy_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_datalink_pkg.sv" Line 1. Module pcie_datalink_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_datalink_pkg.sv" Line 1. Module pcie_datalink_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg_pkg.sv" Line 4. Module pcie_config_reg_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg_pkg.sv" Line 4. Module pcie_config_reg_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_tlp_pkg.sv" Line 1. Module pcie_tlp_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_tlp_pkg.sv" Line 1. Module pcie_tlp_pkg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.test_interface
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.gen3_byte_scramble
Compiling module xil_defaultlib.gen3_scramble_default
Compiling module xil_defaultlib.byte_scramble
Compiling module xil_defaultlib.gen1_scramble_default
Compiling module xil_defaultlib.scrambler
Compiling module xil_defaultlib.ordered_set_handler(KEEP_WIDTH=4...
Compiling module xil_defaultlib.block_alignment(MAX_NUM_LANES=1)
Compiling module xil_defaultlib.pack_data(MAX_NUM_LANES=1)
Compiling module xil_defaultlib.sync_r2w(ASIZE=10)
Compiling module xil_defaultlib.sync_w2r(ASIZE=10)
Compiling module xil_defaultlib.wptr_full(ADDRSIZE=10)
Compiling module xil_defaultlib.fifomem(DATASIZE=39,ADDRSIZE=10)
Compiling module xil_defaultlib.rptr_empty(ADDRSIZE=10)
Compiling module xil_defaultlib.async_fifo(DSIZE=39,ASIZE=10)
Compiling module xil_defaultlib.axis_register(DATA_WIDTH=32,KEEP...
Compiling module xil_defaultlib.data_handler(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.phy_receive(MAX_NUM_LANES=1,STRB...
Compiling module xil_defaultlib.axis_fifo(DEPTH=512,DATA_WIDTH=3...
Compiling module xil_defaultlib.frame_symbols(USER_WIDTH=5,KEEP_...
Compiling module xil_defaultlib.lane_management(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.os_generator(MAX_NUM_LANES=1,KEE...
Compiling module xil_defaultlib.axis_async_fifo(DEPTH=20,DATA_WI...
Compiling module xil_defaultlib.phy_transmit(MAX_NUM_LANES=1,STR...
Compiling module xil_defaultlib.pcie_ltssm_downstream(MAX_NUM_LA...
Compiling module xil_defaultlib.pcie_datalink_init
Compiling module xil_defaultlib.pcie_dllp_crc8
Compiling module xil_defaultlib.pcie_datalink_crc
Compiling module xil_defaultlib.pcie_flow_ctrl_init(STRB_WIDTH=4...
Compiling module xil_defaultlib.retry_management(STRB_WIDTH=4,KE...
Compiling module xil_defaultlib.axis_retry_fifo(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.retry_transmit(STRB_WIDTH=4,KEEP...
Compiling module xil_defaultlib.axis_register(DATA_WIDTH=32,KEEP...
Compiling module xil_defaultlib.pcie_crc8
Compiling module xil_defaultlib.pcie_lcrc16
Compiling module xil_defaultlib.tlp2dllp(USER_WIDTH=5,S_COUNT=2,...
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.axis_arb_mux(S_COUNT=2,DATA_WIDT...
Compiling module xil_defaultlib.dllp_transmit(STRB_WIDTH=4,KEEP_...
Compiling module xil_defaultlib.axis_user_demux(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.dllp_handler(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.dllp_fc_update(STRB_WIDTH=4,KEEP...
Compiling module xil_defaultlib.axis_fifo(DEPTH=768,DATA_WIDTH=3...
Compiling module xil_defaultlib.dllp2tlp(STRB_WIDTH=4,KEEP_WIDTH...
Compiling module xil_defaultlib.pcie_config_decode(STRB_WIDTH=4,...
Compiling module xil_defaultlib.pcie_config_mux(STRB_WIDTH=4,KEE...
Compiling module xil_defaultlib.pcie_config_handler(STRB_WIDTH=4...
Compiling module xil_defaultlib.pcie_config_reg
Compiling module xil_defaultlib.pcie_cfg_wrapper(STRB_WIDTH=4,KE...
Compiling module xil_defaultlib.dllp_receive(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.priority_encoder(WIDTH=3,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=3,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.axis_arb_mux(S_COUNT=3,DATA_WIDT...
Compiling module xil_defaultlib.pcie_datalink_layer(STRB_WIDTH=4...
Compiling module xil_defaultlib.pcie_phy_top(STRB_WIDTH=4,KEEP_W...
Compiling module xil_defaultlib.axis_adapter(S_DATA_WIDTH=64,S_K...
Compiling module xil_defaultlib.axis_adapter(S_DATA_WIDTH=32,S_K...
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture rtl of entity xil_defaultlib.EP_MEM [ep_mem_default]
Compiling architecture rtl of entity xil_defaultlib.PIO_EP_MEM_ACCESS [\PIO_EP_MEM_ACCESS(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_RX_ENGINE [\PIO_RX_ENGINE(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_TX_ENGINE [\PIO_TX_ENGINE(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_EP [\PIO_EP(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO_TO_CTRL [\PIO_TO_CTRL(tcq=1000)\]
Compiling architecture rtl of entity xil_defaultlib.PIO [\PIO(tcq=1000)\]
Compiling architecture pcie_app of entity xil_defaultlib.pcie_app_7x [\pcie_app_7x(tcq=1000)\]
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFGCTRL
Compiling module unisims_ver.BUFGCE
Compiling module xil_defaultlib.xilinx_pci_mmcm(PCIE_LINK_SPEED=...
Compiling module xil_defaultlib.two_beats
Compiling module xil_defaultlib.two_beats(BEATS=3)
Compiling module unisims_ver.GTPE2_COMMON(BIAS_CFG=64'b010100...
Compiling module unisims_ver.GTPE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.pipe_wrapper(PCIE_GT_DEVICE="GTX...
Compiling module xil_defaultlib.pcie_top_kc705(PL_LINK_CAP_MAX_L...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.pcie_7x_0_pipe_clock(PCIE_ASYNC_...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_rx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_rx_null_gen(...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_rx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_tx_pipeline(...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_tx_thrtl_ctl...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_tx(C_DATA_WI...
Compiling module xil_defaultlib.pcie_7x_0_axi_basic_top(C_DATA_W...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_0_pcie_bram_7x(LINK_CAP_...
Compiling module xil_defaultlib.pcie_7x_0_pcie_brams_7x(LINK_CAP...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.pcie_7x_0_pcie_bram_7x(LINK_CAP_...
Compiling module xil_defaultlib.pcie_7x_0_pcie_brams_7x(LINK_CAP...
Compiling module xil_defaultlib.pcie_7x_0_pcie_bram_top_7x(DEV_C...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b010010...
Compiling module xil_defaultlib.pcie_7x_0_pcie_7x(AER_BASE_PTR=1...
Compiling module xil_defaultlib.pcie_7x_0_pcie_pipe_misc_default
Compiling module xil_defaultlib.pcie_7x_0_pcie_pipe_lane_default
Compiling module xil_defaultlib.pcie_7x_0_pcie_pipe_pipeline(LIN...
Compiling module xil_defaultlib.pcie_7x_0_pcie_top(PIPE_PIPELINE...
Compiling module xil_defaultlib.pcie_7x_0_gt_rx_valid_filter_7x
Compiling module xil_defaultlib.pcie_7x_0_pipe_reset(PCIE_SIM_SP...
Compiling module xil_defaultlib.pcie_7x_0_pipe_user_default
Compiling module xil_defaultlib.pcie_7x_0_pipe_rate(PCIE_SIM_SPE...
Compiling module xil_defaultlib.pcie_7x_0_pipe_sync(PCIE_LINK_SP...
Compiling module xil_defaultlib.pcie_7x_0_pipe_drp_default
Compiling module xil_defaultlib.pcie_7x_0_gtx_cpllpd_ovrd
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.pcie_7x_0_gt_wrapper(PCIE_SIM_MO...
Compiling module xil_defaultlib.pcie_7x_0_pipe_wrapper(PCIE_SIM_...
Compiling module xil_defaultlib.pcie_7x_0_gt_top(LINK_CAP_MAX_LI...
Compiling package xil_defaultlib.pcie_phy_pkg
Compiling package xil_defaultlib.pcie_datalink_pkg
Compiling package xil_defaultlib.pcie_config_reg_pkg
Compiling package xil_defaultlib.pcie_tlp_pkg
Compiling architecture pcie_7x of entity xil_defaultlib.pcie_2_1_rport_7x [\pcie_2_1_rport_7x(dev_cap_enabl...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_rx [pci_exp_usrapp_rx_default]
Compiling architecture rtl of entity xil_defaultlib.tests [\tests(test_selector="pio_writeR...]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_tx [pci_exp_usrapp_tx_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_cfg [pci_exp_usrapp_cfg_default]
Compiling architecture rtl of entity xil_defaultlib.pci_exp_usrapp_pl [pci_exp_usrapp_pl_default]
Compiling architecture rtl of entity xil_defaultlib.pcie_axi_trn_bridge [pcie_axi_trn_bridge_default]
Compiling architecture rtl of entity xil_defaultlib.xilinx_pcie_2_1_rport_7x [\xilinx_pcie_2_1_rport_7x(pl_fas...]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen [\sys_clk_gen(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.sys_clk_gen_ds [\sys_clk_gen_ds(clk_freq=100)\]
Compiling architecture rtl of entity xil_defaultlib.board
Built simulation snapshot board_behav
