{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744728302849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744728302850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 15 10:45:02 2025 " "Processing started: Tue Apr 15 10:45:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744728302850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744728302850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Lab8 -c DE1_SoC_Lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Lab8 -c DE1_SoC_Lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744728302850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744728303428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744728303428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file low_pass_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 low_pass_filter-beh " "Found design unit 1: low_pass_filter-beh" {  } { { "low_pass_filter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/low_pass_filter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744728308544 ""} { "Info" "ISGN_ENTITY_NAME" "1 low_pass_filter " "Found entity 1: low_pass_filter" {  } { { "low_pass_filter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/low_pass_filter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744728308544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744728308544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_delay_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filter_delay_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 filter_delay_block-beh " "Found design unit 1: filter_delay_block-beh" {  } { { "filter_delay_block.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/filter_delay_block.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744728308552 ""} { "Info" "ISGN_ENTITY_NAME" "1 filter_delay_block " "Found entity 1: filter_delay_block" {  } { { "filter_delay_block.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/filter_delay_block.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744728308552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744728308552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_lab8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_lab8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_Lab8-beh " "Found design unit 1: DE1_SoC_Lab8-beh" {  } { { "DE1_SoC_Lab8.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/DE1_SoC_Lab8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744728308560 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Lab8 " "Found entity 1: DE1_SoC_Lab8" {  } { { "DE1_SoC_Lab8.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/DE1_SoC_Lab8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744728308560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744728308560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult_ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_ip-SYN " "Found design unit 1: mult_ip-SYN" {  } { { "mult_ip.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/mult_ip.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744728308567 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult_ip " "Found entity 1: mult_ip" {  } { { "mult_ip.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/mult_ip.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744728308567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744728308567 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_Lab8 " "Elaborating entity \"DE1_SoC_Lab8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744728308593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "low_pass_filter low_pass_filter:lpf " "Elaborating entity \"low_pass_filter\" for hierarchy \"low_pass_filter:lpf\"" {  } { { "DE1_SoC_Lab8.vhd" "lpf" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/DE1_SoC_Lab8.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744728308599 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"111000010001\" 12 16 low_pass_filter.vhd(23) " "VHDL Expression error at low_pass_filter.vhd(23): expression \"\"111000010001\"\" has 12 elements ; expected 16 elements." {  } { { "low_pass_filter.vhd" "" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/low_pass_filter.vhd" 23 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1744728308600 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "low_pass_filter:lpf " "Can't elaborate user hierarchy \"low_pass_filter:lpf\"" {  } { { "DE1_SoC_Lab8.vhd" "lpf" { Text "S:/CPET561/CPET_561/DE1_SoC_Lab8/DE1_SoC_Lab8.vhd" 29 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744728308600 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744728309016 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 15 10:45:09 2025 " "Processing ended: Tue Apr 15 10:45:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744728309016 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744728309016 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744728309016 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744728309016 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744728309856 ""}
