// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="l3_l3,hls_ip_2020_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=14.600000,HLS_SYN_LAT=821031,HLS_SYN_TPT=none,HLS_SYN_MEM=29,HLS_SYN_DSP=0,HLS_SYN_FF=5495,HLS_SYN_LUT=9819,HLS_VERSION=2020_2}" *)

module l3 (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt,
        s_axi_control_r_AWVALID,
        s_axi_control_r_AWREADY,
        s_axi_control_r_AWADDR,
        s_axi_control_r_WVALID,
        s_axi_control_r_WREADY,
        s_axi_control_r_WDATA,
        s_axi_control_r_WSTRB,
        s_axi_control_r_ARVALID,
        s_axi_control_r_ARREADY,
        s_axi_control_r_ARADDR,
        s_axi_control_r_RVALID,
        s_axi_control_r_RREADY,
        s_axi_control_r_RDATA,
        s_axi_control_r_RRESP,
        s_axi_control_r_BVALID,
        s_axi_control_r_BREADY,
        s_axi_control_r_BRESP
);

parameter    ap_ST_fsm_state1 = 40'd1;
parameter    ap_ST_fsm_state2 = 40'd2;
parameter    ap_ST_fsm_state3 = 40'd4;
parameter    ap_ST_fsm_state4 = 40'd8;
parameter    ap_ST_fsm_state5 = 40'd16;
parameter    ap_ST_fsm_state6 = 40'd32;
parameter    ap_ST_fsm_state7 = 40'd64;
parameter    ap_ST_fsm_state8 = 40'd128;
parameter    ap_ST_fsm_pp0_stage0 = 40'd256;
parameter    ap_ST_fsm_state13 = 40'd512;
parameter    ap_ST_fsm_state14 = 40'd1024;
parameter    ap_ST_fsm_state15 = 40'd2048;
parameter    ap_ST_fsm_pp1_stage0 = 40'd4096;
parameter    ap_ST_fsm_pp1_stage1 = 40'd8192;
parameter    ap_ST_fsm_pp1_stage2 = 40'd16384;
parameter    ap_ST_fsm_pp1_stage3 = 40'd32768;
parameter    ap_ST_fsm_pp1_stage4 = 40'd65536;
parameter    ap_ST_fsm_pp1_stage5 = 40'd131072;
parameter    ap_ST_fsm_pp1_stage6 = 40'd262144;
parameter    ap_ST_fsm_pp1_stage7 = 40'd524288;
parameter    ap_ST_fsm_state33 = 40'd1048576;
parameter    ap_ST_fsm_state34 = 40'd2097152;
parameter    ap_ST_fsm_state35 = 40'd4194304;
parameter    ap_ST_fsm_state36 = 40'd8388608;
parameter    ap_ST_fsm_state37 = 40'd16777216;
parameter    ap_ST_fsm_state38 = 40'd33554432;
parameter    ap_ST_fsm_state39 = 40'd67108864;
parameter    ap_ST_fsm_state40 = 40'd134217728;
parameter    ap_ST_fsm_state41 = 40'd268435456;
parameter    ap_ST_fsm_state42 = 40'd536870912;
parameter    ap_ST_fsm_state43 = 40'd1073741824;
parameter    ap_ST_fsm_state44 = 40'd2147483648;
parameter    ap_ST_fsm_state45 = 40'd4294967296;
parameter    ap_ST_fsm_state46 = 40'd8589934592;
parameter    ap_ST_fsm_state47 = 40'd17179869184;
parameter    ap_ST_fsm_state48 = 40'd34359738368;
parameter    ap_ST_fsm_state49 = 40'd68719476736;
parameter    ap_ST_fsm_state50 = 40'd137438953472;
parameter    ap_ST_fsm_state51 = 40'd274877906944;
parameter    ap_ST_fsm_state52 = 40'd549755813888;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_R_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_R_ADDR_WIDTH = 6;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_CONTROL_R_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;
input   s_axi_control_r_AWVALID;
output   s_axi_control_r_AWREADY;
input  [C_S_AXI_CONTROL_R_ADDR_WIDTH - 1:0] s_axi_control_r_AWADDR;
input   s_axi_control_r_WVALID;
output   s_axi_control_r_WREADY;
input  [C_S_AXI_CONTROL_R_DATA_WIDTH - 1:0] s_axi_control_r_WDATA;
input  [C_S_AXI_CONTROL_R_WSTRB_WIDTH - 1:0] s_axi_control_r_WSTRB;
input   s_axi_control_r_ARVALID;
output   s_axi_control_r_ARREADY;
input  [C_S_AXI_CONTROL_R_ADDR_WIDTH - 1:0] s_axi_control_r_ARADDR;
output   s_axi_control_r_RVALID;
input   s_axi_control_r_RREADY;
output  [C_S_AXI_CONTROL_R_DATA_WIDTH - 1:0] s_axi_control_r_RDATA;
output  [1:0] s_axi_control_r_RRESP;
output   s_axi_control_r_BVALID;
input   s_axi_control_r_BREADY;
output  [1:0] s_axi_control_r_BRESP;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [39:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] Layer2_Neurons_CPU;
wire   [63:0] Layer3_Neurons_CPU;
reg   [12:0] Layer2_Weights_CPU_address0;
reg    Layer2_Weights_CPU_ce0;
wire   [31:0] Layer2_Weights_CPU_q0;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    gmem_blk_n_R;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln56_reg_1548;
reg   [0:0] icmp_ln56_reg_1548_pp0_iter1_reg;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_state13;
reg    gmem_blk_n_W;
wire    ap_CS_fsm_state47;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_state52;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg    gmem_WVALID;
wire    gmem_WREADY;
wire   [31:0] gmem_WDATA;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [31:0] gmem_RDATA;
wire    gmem_RLAST;
wire   [0:0] gmem_RID;
wire   [0:0] gmem_RUSER;
wire   [1:0] gmem_RRESP;
wire    gmem_BVALID;
reg    gmem_BREADY;
wire   [1:0] gmem_BRESP;
wire   [0:0] gmem_BID;
wire   [0:0] gmem_BUSER;
reg   [9:0] indvar_flatten13_reg_409;
reg   [2:0] c_reg_420;
reg   [7:0] indvar_flatten_reg_431;
reg   [3:0] y_reg_442;
reg   [3:0] x_reg_453;
reg   [6:0] indvar_flatten107_reg_522;
reg   [2:0] m_reg_534;
reg   [4:0] indvar_flatten36_reg_546;
reg   [2:0] c_1_reg_557;
reg   [2:0] n_reg_569;
reg   [31:0] somme_1_reg_580;
wire   [63:0] grp_fu_722_p2;
reg   [63:0] reg_728;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state44;
reg   [63:0] Layer3_Neurons_CPU_read_reg_1532;
reg   [63:0] gmem_addr_reg_1537;
wire   [9:0] add_ln56_1_fu_754_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state9_pp0_stage0_iter0;
wire    ap_block_state10_pp0_stage0_iter1;
reg    ap_block_state11_pp0_stage0_iter2;
wire    ap_block_state12_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln56_fu_760_p2;
wire   [2:0] select_ln56_1_fu_804_p3;
reg   [2:0] select_ln56_1_reg_1552;
reg   [2:0] select_ln56_1_reg_1552_pp0_iter1_reg;
reg   [2:0] select_ln56_1_reg_1552_pp0_iter2_reg;
wire   [3:0] select_ln57_fu_824_p3;
reg   [3:0] select_ln57_reg_1557;
reg   [3:0] select_ln57_reg_1557_pp0_iter1_reg;
wire   [3:0] select_ln57_1_fu_832_p3;
reg   [3:0] select_ln57_1_reg_1562;
wire   [3:0] add_ln58_fu_844_p2;
wire   [7:0] select_ln57_2_fu_856_p3;
reg   [31:0] gmem_addr_read_reg_1587;
wire   [10:0] add_ln70_1_fu_905_p2;
reg   [10:0] add_ln70_1_reg_1598;
wire    ap_CS_fsm_state14;
wire   [0:0] icmp_ln71_fu_923_p2;
reg   [0:0] icmp_ln71_reg_1606;
wire   [0:0] icmp_ln70_fu_911_p2;
wire   [12:0] mul_ln70_fu_941_p2;
reg   [12:0] mul_ln70_reg_1615;
wire   [5:0] select_ln70_4_fu_952_p3;
reg   [5:0] select_ln70_4_reg_1625;
wire   [12:0] or_ln70_fu_967_p2;
reg   [12:0] or_ln70_reg_1630;
wire    ap_CS_fsm_state15;
wire   [2:0] select_ln71_fu_1015_p3;
reg   [2:0] select_ln71_reg_1640;
wire   [3:0] select_ln71_1_fu_1031_p3;
reg   [3:0] select_ln71_1_reg_1645;
wire   [2:0] select_ln71_2_fu_1039_p3;
reg   [2:0] select_ln71_2_reg_1651;
wire   [3:0] tmp_4_fu_1047_p3;
reg   [3:0] tmp_4_reg_1656;
wire   [7:0] zext_ln75_3_fu_1055_p1;
reg   [7:0] zext_ln75_3_reg_1662;
wire   [3:0] zext_ln75_fu_1059_p1;
reg   [3:0] zext_ln75_reg_1667;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state16_pp1_stage0_iter0;
wire    ap_block_state24_pp1_stage0_iter1;
wire    ap_block_state32_pp1_stage0_iter2;
wire    ap_block_pp1_stage0_11001;
wire   [3:0] empty_47_fu_1063_p2;
reg   [3:0] empty_47_reg_1672;
wire   [0:0] icmp_ln75_fu_1072_p2;
reg   [0:0] icmp_ln75_reg_1682;
reg   [0:0] icmp_ln75_reg_1682_pp1_iter1_reg;
wire   [0:0] icmp_ln76_fu_1078_p2;
reg   [0:0] icmp_ln76_reg_1686;
wire   [0:0] and_ln75_fu_1096_p2;
reg   [0:0] and_ln75_reg_1698;
wire   [4:0] add_ln76_2_fu_1102_p2;
reg   [4:0] add_ln76_2_reg_1706;
wire   [3:0] empty_50_fu_1165_p2;
reg   [3:0] empty_50_reg_1711;
wire    ap_CS_fsm_pp1_stage1;
wire    ap_block_state17_pp1_stage1_iter0;
wire    ap_block_state25_pp1_stage1_iter1;
wire    ap_block_pp1_stage1_11001;
wire   [2:0] select_ln75_fu_1176_p3;
reg   [2:0] select_ln75_reg_1716;
wire   [2:0] select_ln75_1_fu_1187_p3;
reg   [2:0] select_ln75_1_reg_1721;
reg    ap_enable_reg_pp1_iter0;
wire   [3:0] select_ln75_3_fu_1226_p3;
reg   [3:0] select_ln75_3_reg_1731;
wire   [2:0] add_ln76_fu_1275_p2;
reg   [2:0] add_ln76_reg_1736;
wire   [2:0] select_ln76_fu_1285_p3;
reg   [2:0] select_ln76_reg_1741;
wire   [3:0] p_mid134_fu_1359_p2;
reg   [3:0] p_mid134_reg_1746;
wire   [12:0] add_ln79_1_fu_1389_p2;
reg   [12:0] add_ln79_1_reg_1756;
wire   [0:0] icmp_ln79_fu_1395_p2;
reg   [0:0] icmp_ln79_reg_1761;
wire   [0:0] icmp_ln79_1_fu_1401_p2;
reg   [0:0] icmp_ln79_1_reg_1766;
wire    ap_CS_fsm_pp1_stage2;
wire    ap_block_state18_pp1_stage2_iter0;
wire    ap_block_state26_pp1_stage2_iter1;
wire    ap_block_pp1_stage2_11001;
reg   [31:0] Layer2_Weights_CPU_load_reg_1781;
wire   [6:0] add_ln75_1_fu_1417_p2;
reg   [6:0] add_ln75_1_reg_1791;
wire    ap_CS_fsm_pp1_stage3;
wire    ap_block_state19_pp1_stage3_iter0;
wire    ap_block_state27_pp1_stage3_iter1;
wire    ap_block_pp1_stage3_11001;
wire   [7:0] grp_fu_1508_p3;
reg   [7:0] add_ln79_2_reg_1796;
reg   [31:0] Layer2_Weights_CPU_load_1_reg_1801;
wire   [7:0] grp_fu_1516_p3;
reg   [7:0] add_ln79_3_reg_1806;
wire    ap_CS_fsm_pp1_stage4;
wire    ap_block_state20_pp1_stage4_iter0;
wire    ap_block_state28_pp1_stage4_iter1;
wire    ap_block_pp1_stage4_11001;
wire    ap_CS_fsm_pp1_stage5;
wire    ap_block_state21_pp1_stage5_iter0;
wire    ap_block_state29_pp1_stage5_iter1;
wire    ap_block_pp1_stage5_11001;
wire   [31:0] l2_buf_4_q0;
wire    ap_CS_fsm_pp1_stage6;
wire    ap_block_state22_pp1_stage6_iter0;
wire    ap_block_state30_pp1_stage6_iter1;
wire    ap_block_pp1_stage6_11001;
wire   [31:0] l2_buf_0_q0;
wire   [31:0] l2_buf_2_q0;
wire   [31:0] select_ln79_1_fu_1454_p3;
reg   [31:0] select_ln79_1_reg_1861;
wire   [2:0] add_ln77_fu_1461_p2;
reg   [2:0] add_ln77_reg_1866;
wire    ap_CS_fsm_pp1_stage7;
wire    ap_block_state23_pp1_stage7_iter0;
wire    ap_block_state31_pp1_stage7_iter1;
wire    ap_block_pp1_stage7_11001;
wire   [4:0] select_ln76_4_fu_1466_p3;
reg   [4:0] select_ln76_4_reg_1871;
wire   [2:0] select_ln76_3_fu_1472_p3;
reg   [2:0] select_ln76_3_reg_1876;
reg    ap_enable_reg_pp1_iter1;
wire   [31:0] grp_fu_645_p2;
reg   [31:0] mul1_reg_1881;
wire   [31:0] grp_fu_602_p2;
reg   [31:0] mul43_1_reg_1886;
wire   [31:0] grp_fu_603_p2;
reg   [31:0] somme_2_reg_1891;
wire   [31:0] grp_fu_605_p2;
reg    ap_enable_reg_pp1_iter2;
wire   [2:0] add_ln72_fu_1477_p2;
reg   [2:0] add_ln72_reg_1901;
wire    ap_CS_fsm_state33;
wire   [5:0] select_ln71_3_fu_1488_p3;
reg   [5:0] select_ln71_3_reg_1906;
wire   [63:0] grp_fu_718_p1;
reg   [63:0] conv_reg_1911;
wire    ap_CS_fsm_state34;
wire   [63:0] grp_generic_tanh_double_s_fu_704_ap_return;
reg   [63:0] tmp_reg_1916;
wire    ap_CS_fsm_state40;
wire   [31:0] grp_fu_715_p1;
reg   [31:0] conv1_reg_1921;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state8;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state9;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter3;
wire    ap_block_pp1_stage3_subdone;
reg    ap_condition_pp1_exit_iter0_state19;
wire    ap_block_pp1_stage7_subdone;
wire    ap_block_pp1_stage0_subdone;
reg   [7:0] l2_buf_0_address0;
reg    l2_buf_0_ce0;
reg    l2_buf_0_we0;
reg   [7:0] l2_buf_1_address0;
reg    l2_buf_1_ce0;
reg    l2_buf_1_we0;
wire   [31:0] l2_buf_1_q0;
reg   [7:0] l2_buf_2_address0;
reg    l2_buf_2_ce0;
reg    l2_buf_2_we0;
reg   [7:0] l2_buf_3_address0;
reg    l2_buf_3_ce0;
reg    l2_buf_3_we0;
wire   [31:0] l2_buf_3_q0;
reg   [7:0] l2_buf_4_address0;
reg    l2_buf_4_ce0;
reg    l2_buf_4_we0;
reg   [7:0] l2_buf_5_address0;
reg    l2_buf_5_ce0;
reg    l2_buf_5_we0;
wire   [31:0] l2_buf_5_q0;
wire    grp_generic_tanh_double_s_fu_704_ap_start;
wire    grp_generic_tanh_double_s_fu_704_ap_done;
wire    grp_generic_tanh_double_s_fu_704_ap_idle;
wire    grp_generic_tanh_double_s_fu_704_ap_ready;
wire   [63:0] grp_generic_tanh_double_s_fu_704_grp_fu_722_p_din0;
wire   [63:0] grp_generic_tanh_double_s_fu_704_grp_fu_722_p_din1;
wire   [63:0] grp_generic_tanh_double_s_fu_704_grp_fu_722_p_dout0;
wire    grp_generic_tanh_double_s_fu_704_grp_fu_722_p_ce;
reg   [2:0] ap_phi_mux_c_phi_fu_424_p4;
reg   [3:0] ap_phi_mux_y_phi_fu_446_p4;
reg   [10:0] indvar_flatten141_reg_464;
reg   [5:0] i_reg_475;
reg   [5:0] indvar_flatten118_reg_486;
reg   [2:0] j_reg_498;
reg   [2:0] k_reg_510;
reg   [6:0] ap_phi_mux_indvar_flatten107_phi_fu_526_p4;
wire    ap_block_pp1_stage0;
reg   [2:0] ap_phi_mux_m_phi_fu_538_p4;
reg   [4:0] ap_phi_mux_indvar_flatten36_phi_fu_550_p4;
reg   [2:0] ap_phi_mux_c_1_phi_fu_561_p4;
reg   [2:0] ap_phi_mux_n_phi_fu_573_p4;
wire    ap_block_pp1_stage1;
reg   [31:0] ap_phi_reg_pp1_iter0_phi_ln79_reg_590;
reg    grp_generic_tanh_double_s_fu_704_ap_start_reg;
wire    ap_CS_fsm_state39;
wire   [63:0] zext_ln60_2_fu_867_p1;
wire   [63:0] zext_ln70_1_fu_947_p1;
wire   [63:0] zext_ln79_1_fu_1374_p1;
wire   [63:0] zext_ln79_2_fu_1413_p1;
wire    ap_block_pp1_stage2;
wire   [63:0] zext_ln79_7_fu_1437_p1;
wire    ap_block_pp1_stage5;
wire  signed [63:0] sext_ln56_fu_744_p1;
wire   [63:0] sext_ln70_fu_894_p1;
wire   [31:0] bitcast_ln61_fu_876_p1;
wire    ap_block_pp1_stage7;
wire    ap_CS_fsm_state45;
reg   [63:0] grp_fu_722_p0;
reg   [63:0] grp_fu_722_p1;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state41;
wire   [61:0] trunc_ln_fu_734_p4;
wire   [0:0] icmp_ln57_fu_772_p2;
wire   [0:0] icmp_ln58_fu_792_p2;
wire   [0:0] xor_ln56_fu_786_p2;
wire   [2:0] add_ln56_fu_766_p2;
wire   [3:0] select_ln56_fu_778_p3;
wire   [0:0] and_ln56_fu_798_p2;
wire   [0:0] or_ln57_fu_818_p2;
wire   [3:0] add_ln57_fu_812_p2;
wire   [7:0] add_ln57_1_fu_850_p2;
wire   [7:0] grp_fu_1499_p3;
wire   [61:0] trunc_ln1_fu_885_p4;
wire   [5:0] add_ln70_fu_917_p2;
wire   [5:0] select_ln70_2_fu_929_p3;
wire   [5:0] mul_ln70_fu_941_p0;
wire   [8:0] mul_ln70_fu_941_p1;
wire   [3:0] tmp_s_fu_972_p3;
wire   [0:0] icmp_ln72_fu_992_p2;
wire   [0:0] xor_ln70_fu_987_p2;
wire   [2:0] select_ln70_fu_960_p3;
wire   [0:0] and_ln70_fu_998_p2;
wire   [0:0] or_ln71_fu_1010_p2;
wire   [2:0] add_ln71_fu_1004_p2;
wire   [3:0] p_mid_fu_1023_p3;
wire   [3:0] select_ln70_3_fu_980_p3;
wire   [0:0] icmp_ln77_fu_1090_p2;
wire   [0:0] xor_ln75_fu_1084_p2;
wire   [3:0] zext_ln76_fu_1116_p1;
wire   [3:0] tmp1_fu_1120_p2;
wire   [4:0] tmp1_cast_fu_1125_p1;
wire   [4:0] p_shl_fu_1108_p3;
wire   [4:0] empty_48_fu_1129_p2;
wire   [7:0] p_shl1_fu_1135_p3;
wire   [5:0] p_shl2_fu_1147_p3;
wire   [8:0] p_shl1_cast_fu_1143_p1;
wire   [8:0] p_shl2_cast_fu_1155_p1;
wire   [2:0] add_ln75_fu_1170_p2;
wire   [4:0] p_shl_mid1_fu_1202_p3;
wire   [3:0] zext_ln75_1_fu_1183_p1;
wire   [3:0] p_mid161_fu_1217_p2;
wire   [4:0] zext_ln75_2_fu_1198_p1;
wire   [4:0] p_mid169_fu_1232_p2;
wire   [7:0] p_shl1_mid_fu_1238_p3;
wire   [5:0] p_shl2_mid_fu_1250_p3;
wire   [8:0] p_shl1_cast_mid177_fu_1246_p1;
wire   [8:0] p_shl2_cast_mid181_fu_1258_p1;
wire   [8:0] p_mid183_fu_1262_p2;
wire   [8:0] empty_49_fu_1159_p2;
wire   [0:0] or_ln76_fu_1281_p2;
wire   [3:0] zext_ln75_4_fu_1194_p1;
wire   [3:0] zext_ln76_1_fu_1293_p1;
wire   [3:0] tmp1_mid1_fu_1297_p2;
wire   [4:0] tmp1_cast_mid1_fu_1303_p1;
wire   [4:0] select_ln75_2_fu_1210_p3;
wire   [4:0] p_mid1_fu_1307_p2;
wire   [7:0] p_shl1_mid1_fu_1313_p3;
wire   [5:0] p_shl2_mid1_fu_1325_p3;
wire   [8:0] p_shl1_cast_mid1_fu_1321_p1;
wire   [8:0] p_shl2_cast_mid1_fu_1333_p1;
wire   [8:0] p_mid130_fu_1337_p2;
wire   [8:0] select_ln75_4_fu_1268_p3;
wire   [8:0] select_ln76_1_fu_1343_p3;
wire  signed [12:0] sext_ln76_fu_1350_p1;
wire   [12:0] c_1_cast6_fu_1364_p1;
wire   [12:0] add_ln76_1_fu_1354_p2;
wire   [12:0] add_ln79_fu_1368_p2;
wire   [2:0] or_ln77_fu_1379_p2;
wire   [12:0] zext_ln66_fu_1385_p1;
wire    ap_block_pp1_stage3;
wire    ap_block_pp1_stage4;
wire   [7:0] grp_fu_1523_p3;
wire   [7:0] select_ln75_5_fu_1426_p3;
wire   [7:0] select_ln76_2_fu_1431_p3;
wire    ap_block_pp1_stage6;
wire   [31:0] select_ln79_fu_1447_p3;
wire   [5:0] add_ln71_1_fu_1482_p2;
wire   [3:0] grp_fu_1499_p0;
wire   [4:0] grp_fu_1499_p1;
wire   [3:0] grp_fu_1499_p2;
wire   [3:0] grp_fu_1508_p0;
wire   [4:0] grp_fu_1508_p1;
wire   [3:0] grp_fu_1508_p2;
wire   [3:0] grp_fu_1516_p0;
wire   [4:0] grp_fu_1516_p1;
wire   [3:0] grp_fu_1516_p2;
wire   [3:0] grp_fu_1523_p0;
wire   [4:0] grp_fu_1523_p1;
wire   [3:0] grp_fu_1523_p2;
reg    grp_fu_722_ce;
reg    grp_fu_1499_ce;
reg   [39:0] ap_NS_fsm;
wire    ap_block_pp1_stage1_subdone;
wire    ap_block_pp1_stage2_subdone;
wire    ap_block_pp1_stage4_subdone;
wire    ap_block_pp1_stage5_subdone;
wire    ap_block_pp1_stage6_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire   [7:0] grp_fu_1499_p00;
wire   [7:0] grp_fu_1499_p20;
wire   [7:0] grp_fu_1508_p00;
wire   [7:0] grp_fu_1508_p20;
wire   [7:0] grp_fu_1516_p00;
wire   [7:0] grp_fu_1523_p00;
wire   [7:0] grp_fu_1523_p20;
wire   [12:0] mul_ln70_fu_941_p00;
reg    ap_condition_629;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 40'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 grp_generic_tanh_double_s_fu_704_ap_start_reg = 1'b0;
end

l3_Layer2_Weights_CPU #(
    .DataWidth( 32 ),
    .AddressRange( 7800 ),
    .AddressWidth( 13 ))
Layer2_Weights_CPU_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Layer2_Weights_CPU_address0),
    .ce0(Layer2_Weights_CPU_ce0),
    .q0(Layer2_Weights_CPU_q0)
);

l3_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

l3_control_r_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_R_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_R_DATA_WIDTH ))
control_r_s_axi_U(
    .AWVALID(s_axi_control_r_AWVALID),
    .AWREADY(s_axi_control_r_AWREADY),
    .AWADDR(s_axi_control_r_AWADDR),
    .WVALID(s_axi_control_r_WVALID),
    .WREADY(s_axi_control_r_WREADY),
    .WDATA(s_axi_control_r_WDATA),
    .WSTRB(s_axi_control_r_WSTRB),
    .ARVALID(s_axi_control_r_ARVALID),
    .ARREADY(s_axi_control_r_ARREADY),
    .ARADDR(s_axi_control_r_ARADDR),
    .RVALID(s_axi_control_r_RVALID),
    .RREADY(s_axi_control_r_RREADY),
    .RDATA(s_axi_control_r_RDATA),
    .RRESP(s_axi_control_r_RRESP),
    .BVALID(s_axi_control_r_BVALID),
    .BREADY(s_axi_control_r_BREADY),
    .BRESP(s_axi_control_r_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .Layer2_Neurons_CPU(Layer2_Neurons_CPU),
    .Layer3_Neurons_CPU(Layer3_Neurons_CPU)
);

l3_gmem_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_addr_reg_1537),
    .I_ARID(1'd0),
    .I_ARLEN(32'd1014),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RID(gmem_RID),
    .I_RUSER(gmem_RUSER),
    .I_RRESP(gmem_RRESP),
    .I_RLAST(gmem_RLAST),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(sext_ln70_fu_894_p1),
    .I_AWID(1'd0),
    .I_AWLEN(32'd1250),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(gmem_WDATA),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd15),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY),
    .I_BRESP(gmem_BRESP),
    .I_BID(gmem_BID),
    .I_BUSER(gmem_BUSER)
);

l3_l2_buf_0 #(
    .DataWidth( 32 ),
    .AddressRange( 169 ),
    .AddressWidth( 8 ))
l2_buf_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l2_buf_0_address0),
    .ce0(l2_buf_0_ce0),
    .we0(l2_buf_0_we0),
    .d0(bitcast_ln61_fu_876_p1),
    .q0(l2_buf_0_q0)
);

l3_l2_buf_0 #(
    .DataWidth( 32 ),
    .AddressRange( 169 ),
    .AddressWidth( 8 ))
l2_buf_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l2_buf_1_address0),
    .ce0(l2_buf_1_ce0),
    .we0(l2_buf_1_we0),
    .d0(bitcast_ln61_fu_876_p1),
    .q0(l2_buf_1_q0)
);

l3_l2_buf_0 #(
    .DataWidth( 32 ),
    .AddressRange( 169 ),
    .AddressWidth( 8 ))
l2_buf_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l2_buf_2_address0),
    .ce0(l2_buf_2_ce0),
    .we0(l2_buf_2_we0),
    .d0(bitcast_ln61_fu_876_p1),
    .q0(l2_buf_2_q0)
);

l3_l2_buf_0 #(
    .DataWidth( 32 ),
    .AddressRange( 169 ),
    .AddressWidth( 8 ))
l2_buf_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l2_buf_3_address0),
    .ce0(l2_buf_3_ce0),
    .we0(l2_buf_3_we0),
    .d0(bitcast_ln61_fu_876_p1),
    .q0(l2_buf_3_q0)
);

l3_l2_buf_0 #(
    .DataWidth( 32 ),
    .AddressRange( 169 ),
    .AddressWidth( 8 ))
l2_buf_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l2_buf_4_address0),
    .ce0(l2_buf_4_ce0),
    .we0(l2_buf_4_we0),
    .d0(bitcast_ln61_fu_876_p1),
    .q0(l2_buf_4_q0)
);

l3_l2_buf_0 #(
    .DataWidth( 32 ),
    .AddressRange( 169 ),
    .AddressWidth( 8 ))
l2_buf_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(l2_buf_5_address0),
    .ce0(l2_buf_5_ce0),
    .we0(l2_buf_5_we0),
    .d0(bitcast_ln61_fu_876_p1),
    .q0(l2_buf_5_q0)
);

l3_generic_tanh_double_s grp_generic_tanh_double_s_fu_704(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_tanh_double_s_fu_704_ap_start),
    .ap_done(grp_generic_tanh_double_s_fu_704_ap_done),
    .ap_idle(grp_generic_tanh_double_s_fu_704_ap_idle),
    .ap_ready(grp_generic_tanh_double_s_fu_704_ap_ready),
    .t_in(reg_728),
    .ap_return(grp_generic_tanh_double_s_fu_704_ap_return),
    .grp_fu_722_p_din0(grp_generic_tanh_double_s_fu_704_grp_fu_722_p_din0),
    .grp_fu_722_p_din1(grp_generic_tanh_double_s_fu_704_grp_fu_722_p_din1),
    .grp_fu_722_p_dout0(grp_generic_tanh_double_s_fu_704_grp_fu_722_p_dout0),
    .grp_fu_722_p_ce(grp_generic_tanh_double_s_fu_704_grp_fu_722_p_ce)
);

l3_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U24(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(Layer2_Weights_CPU_load_1_reg_1801),
    .din1(select_ln79_1_reg_1861),
    .ce(1'b1),
    .dout(grp_fu_602_p2)
);

l3_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U25(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(somme_1_reg_580),
    .din1(mul1_reg_1881),
    .ce(1'b1),
    .dout(grp_fu_603_p2)
);

l3_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U26(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(somme_2_reg_1891),
    .din1(mul43_1_reg_1886),
    .ce(1'b1),
    .dout(grp_fu_605_p2)
);

l3_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U27(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(Layer2_Weights_CPU_load_reg_1781),
    .din1(ap_phi_reg_pp1_iter0_phi_ln79_reg_590),
    .ce(1'b1),
    .dout(grp_fu_645_p2)
);

l3_fptrunc_64ns_32_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
fptrunc_64ns_32_2_no_dsp_1_U28(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_728),
    .ce(1'b1),
    .dout(grp_fu_715_p1)
);

l3_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U29(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(somme_1_reg_580),
    .ce(1'b1),
    .dout(grp_fu_718_p1)
);

l3_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U30(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_722_p0),
    .din1(grp_fu_722_p1),
    .ce(grp_fu_722_ce),
    .dout(grp_fu_722_p2)
);

l3_mul_6ns_9ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 13 ))
mul_6ns_9ns_13_1_1_U31(
    .din0(mul_ln70_fu_941_p0),
    .din1(mul_ln70_fu_941_p1),
    .dout(mul_ln70_fu_941_p2)
);

l3_mac_muladd_4ns_5ns_4ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mac_muladd_4ns_5ns_4ns_8_4_1_U32(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1499_p0),
    .din1(grp_fu_1499_p1),
    .din2(grp_fu_1499_p2),
    .ce(grp_fu_1499_ce),
    .dout(grp_fu_1499_p3)
);

l3_mac_muladd_4ns_5ns_4ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mac_muladd_4ns_5ns_4ns_8_4_1_U33(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1508_p0),
    .din1(grp_fu_1508_p1),
    .din2(grp_fu_1508_p2),
    .ce(1'b1),
    .dout(grp_fu_1508_p3)
);

l3_mac_muladd_4ns_5ns_4ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mac_muladd_4ns_5ns_4ns_8_4_1_U34(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1516_p0),
    .din1(grp_fu_1516_p1),
    .din2(grp_fu_1516_p2),
    .ce(1'b1),
    .dout(grp_fu_1516_p3)
);

l3_mac_muladd_4ns_5ns_4ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mac_muladd_4ns_5ns_4ns_8_4_1_U35(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1523_p0),
    .din1(grp_fu_1523_p1),
    .din2(grp_fu_1523_p2),
    .ce(1'b1),
    .dout(grp_fu_1523_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state9)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state9);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp1_exit_iter0_state19) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state15)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_subdone))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_subdone)))) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state15)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_tanh_double_s_fu_704_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state39)) begin
            grp_generic_tanh_double_s_fu_704_ap_start_reg <= 1'b1;
        end else if ((grp_generic_tanh_double_s_fu_704_ap_ready == 1'b1)) begin
            grp_generic_tanh_double_s_fu_704_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_629)) begin
        if ((select_ln76_reg_1741 == 3'd0)) begin
            ap_phi_reg_pp1_iter0_phi_ln79_reg_590 <= l2_buf_0_q0;
        end else if ((~(select_ln76_reg_1741 == 3'd0) & ~(select_ln76_reg_1741 == 3'd2))) begin
            ap_phi_reg_pp1_iter0_phi_ln79_reg_590 <= l2_buf_4_q0;
        end else if ((select_ln76_reg_1741 == 3'd2)) begin
            ap_phi_reg_pp1_iter0_phi_ln79_reg_590 <= l2_buf_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln75_reg_1682 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        c_1_reg_557 <= add_ln77_reg_1866;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        c_1_reg_557 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln56_reg_1548 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_reg_420 <= select_ln56_1_reg_1552;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        c_reg_420 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
        i_reg_475 <= select_ln70_4_reg_1625;
    end else if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        i_reg_475 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln75_reg_1682 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        indvar_flatten107_reg_522 <= add_ln75_1_reg_1791;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        indvar_flatten107_reg_522 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
        indvar_flatten118_reg_486 <= select_ln71_3_reg_1906;
    end else if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        indvar_flatten118_reg_486 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_760_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten13_reg_409 <= add_ln56_1_fu_754_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        indvar_flatten13_reg_409 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
        indvar_flatten141_reg_464 <= add_ln70_1_reg_1598;
    end else if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        indvar_flatten141_reg_464 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln75_reg_1682 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        indvar_flatten36_reg_546 <= select_ln76_4_reg_1871;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        indvar_flatten36_reg_546 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_760_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_431 <= select_ln57_2_fu_856_p3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        indvar_flatten_reg_431 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
        j_reg_498 <= select_ln71_2_reg_1651;
    end else if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        j_reg_498 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
        k_reg_510 <= add_ln72_reg_1901;
    end else if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        k_reg_510 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln75_reg_1682 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        m_reg_534 <= select_ln75_1_reg_1721;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        m_reg_534 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln75_reg_1682_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        n_reg_569 <= select_ln76_3_reg_1876;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        n_reg_569 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (icmp_ln75_reg_1682_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        somme_1_reg_580 <= grp_fu_605_p2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        somme_1_reg_580 <= Layer2_Weights_CPU_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_760_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_reg_453 <= add_ln58_fu_844_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        x_reg_453 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln56_reg_1548 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        y_reg_442 <= select_ln57_1_reg_1562;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        y_reg_442 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln75_reg_1682 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_11001))) begin
        Layer2_Weights_CPU_load_1_reg_1801 <= Layer2_Weights_CPU_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln75_reg_1682 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_11001))) begin
        Layer2_Weights_CPU_load_reg_1781 <= Layer2_Weights_CPU_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        Layer3_Neurons_CPU_read_reg_1532 <= Layer3_Neurons_CPU;
        gmem_addr_reg_1537 <= sext_ln56_fu_744_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln70_1_reg_1598 <= add_ln70_1_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        add_ln72_reg_1901 <= add_ln72_fu_1477_p2;
        select_ln71_3_reg_1906 <= select_ln71_3_fu_1488_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b0 == ap_block_pp1_stage3_11001))) begin
        add_ln75_1_reg_1791 <= add_ln75_1_fu_1417_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_fu_1072_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        add_ln76_2_reg_1706 <= add_ln76_2_fu_1102_p2;
        and_ln75_reg_1698 <= and_ln75_fu_1096_p2;
        icmp_ln76_reg_1686 <= icmp_ln76_fu_1078_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_1682 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        add_ln76_reg_1736 <= add_ln76_fu_1275_p2;
        add_ln79_1_reg_1756[12 : 1] <= add_ln79_1_fu_1389_p2[12 : 1];
        icmp_ln79_1_reg_1766 <= icmp_ln79_1_fu_1401_p2;
        icmp_ln79_reg_1761 <= icmp_ln79_fu_1395_p2;
        select_ln75_reg_1716 <= select_ln75_fu_1176_p3;
        select_ln76_reg_1741 <= select_ln76_fu_1285_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln75_reg_1682 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage7) & (1'b0 == ap_block_pp1_stage7_11001))) begin
        add_ln77_reg_1866 <= add_ln77_fu_1461_p2;
        select_ln76_4_reg_1871 <= select_ln76_4_fu_1466_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln76_reg_1686 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'd0 == and_ln75_reg_1698) & (1'b0 == ap_block_pp1_stage3_11001))) begin
        add_ln79_2_reg_1796 <= grp_fu_1508_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln76_reg_1686 == 1'd1) & (icmp_ln75_reg_1682 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'd0 == and_ln75_reg_1698) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        add_ln79_3_reg_1806 <= grp_fu_1516_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        conv1_reg_1921 <= grp_fu_715_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        conv_reg_1911 <= grp_fu_718_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        empty_47_reg_1672 <= empty_47_fu_1063_p2;
        icmp_ln75_reg_1682 <= icmp_ln75_fu_1072_p2;
        icmp_ln75_reg_1682_pp1_iter1_reg <= icmp_ln75_reg_1682;
        zext_ln75_reg_1667[2 : 0] <= zext_ln75_fu_1059_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1686 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'd0 == and_ln75_reg_1698) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        empty_50_reg_1711 <= empty_50_fu_1165_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_reg_1548_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        gmem_addr_read_reg_1587 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln56_reg_1548 <= icmp_ln56_fu_760_p2;
        icmp_ln56_reg_1548_pp0_iter1_reg <= icmp_ln56_reg_1548;
        select_ln56_1_reg_1552_pp0_iter1_reg <= select_ln56_1_reg_1552;
        select_ln57_reg_1557_pp0_iter1_reg <= select_ln57_reg_1557;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_fu_911_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        icmp_ln71_reg_1606 <= icmp_ln71_fu_923_p2;
        mul_ln70_reg_1615 <= mul_ln70_fu_941_p2;
        select_ln70_4_reg_1625 <= select_ln70_4_fu_952_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_1682 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        mul1_reg_1881 <= grp_fu_645_p2;
        mul43_1_reg_1886 <= grp_fu_602_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        or_ln70_reg_1630[12 : 1] <= or_ln70_fu_967_p2[12 : 1];
        select_ln71_1_reg_1645[3 : 1] <= select_ln71_1_fu_1031_p3[3 : 1];
        select_ln71_2_reg_1651 <= select_ln71_2_fu_1039_p3;
        select_ln71_reg_1640 <= select_ln71_fu_1015_p3;
        tmp_4_reg_1656[3 : 1] <= tmp_4_fu_1047_p3[3 : 1];
        zext_ln75_3_reg_1662[3 : 1] <= zext_ln75_3_fu_1055_p1[3 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln75_reg_1698) & (icmp_ln75_reg_1682 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        p_mid134_reg_1746 <= p_mid134_fu_1359_p2;
        select_ln75_3_reg_1731 <= select_ln75_3_fu_1226_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state38))) begin
        reg_728 <= grp_fu_722_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_760_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln56_1_reg_1552 <= select_ln56_1_fu_804_p3;
        select_ln57_1_reg_1562 <= select_ln57_1_fu_832_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        select_ln56_1_reg_1552_pp0_iter2_reg <= select_ln56_1_reg_1552_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln56_fu_760_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln57_reg_1557 <= select_ln57_fu_824_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln75_reg_1682 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001))) begin
        select_ln75_1_reg_1721 <= select_ln75_1_fu_1187_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln75_reg_1682 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        select_ln76_3_reg_1876 <= select_ln76_3_fu_1472_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_1682 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6_11001))) begin
        select_ln79_1_reg_1861 <= select_ln79_1_fu_1454_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_1682_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage4) & (1'b0 == ap_block_pp1_stage4_11001))) begin
        somme_2_reg_1891 <= grp_fu_603_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        tmp_reg_1916 <= grp_generic_tanh_double_s_fu_704_ap_return;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2))) begin
        Layer2_Weights_CPU_address0 = zext_ln79_2_fu_1413_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        Layer2_Weights_CPU_address0 = zext_ln79_1_fu_1374_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Layer2_Weights_CPU_address0 = zext_ln70_1_fu_947_p1;
    end else begin
        Layer2_Weights_CPU_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_11001)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)))) begin
        Layer2_Weights_CPU_ce0 = 1'b1;
    end else begin
        Layer2_Weights_CPU_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln56_fu_760_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln75_reg_1682 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state19 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state19 = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state52))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln75_reg_1682 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_c_1_phi_fu_561_p4 = add_ln77_reg_1866;
    end else begin
        ap_phi_mux_c_1_phi_fu_561_p4 = c_1_reg_557;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln56_reg_1548 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_c_phi_fu_424_p4 = select_ln56_1_reg_1552;
    end else begin
        ap_phi_mux_c_phi_fu_424_p4 = c_reg_420;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln75_reg_1682 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_indvar_flatten107_phi_fu_526_p4 = add_ln75_1_reg_1791;
    end else begin
        ap_phi_mux_indvar_flatten107_phi_fu_526_p4 = indvar_flatten107_reg_522;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln75_reg_1682 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_indvar_flatten36_phi_fu_550_p4 = select_ln76_4_reg_1871;
    end else begin
        ap_phi_mux_indvar_flatten36_phi_fu_550_p4 = indvar_flatten36_reg_546;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln75_reg_1682 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_m_phi_fu_538_p4 = select_ln75_1_reg_1721;
    end else begin
        ap_phi_mux_m_phi_fu_538_p4 = m_reg_534;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln75_reg_1682_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        ap_phi_mux_n_phi_fu_573_p4 = select_ln76_3_reg_1876;
    end else begin
        ap_phi_mux_n_phi_fu_573_p4 = n_reg_569;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln56_reg_1548 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_y_phi_fu_446_p4 = select_ln57_1_reg_1562;
    end else begin
        ap_phi_mux_y_phi_fu_446_p4 = y_reg_442;
    end
end

always @ (*) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state52))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem_ARVALID = 1'b1;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        gmem_AWVALID = 1'b1;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state52))) begin
        gmem_BREADY = 1'b1;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln56_reg_1548_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        gmem_RREADY = 1'b1;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
        gmem_WVALID = 1'b1;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln56_reg_1548_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        gmem_blk_n_W = m_axi_gmem_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1499_ce = 1'b1;
    end else begin
        grp_fu_1499_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_fu_722_ce = grp_generic_tanh_double_s_fu_704_grp_fu_722_p_ce;
    end else begin
        grp_fu_722_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_fu_722_p0 = grp_generic_tanh_double_s_fu_704_grp_fu_722_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_722_p0 = tmp_reg_1916;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_722_p0 = conv_reg_1911;
    end else begin
        grp_fu_722_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_fu_722_p1 = grp_generic_tanh_double_s_fu_704_grp_fu_722_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_722_p1 = 64'd4610406545773251946;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_722_p1 = 64'd4604180019078461075;
    end else begin
        grp_fu_722_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5))) begin
        l2_buf_0_address0 = zext_ln79_7_fu_1437_p1;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        l2_buf_0_address0 = zext_ln60_2_fu_867_p1;
    end else begin
        l2_buf_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001)))) begin
        l2_buf_0_ce0 = 1'b1;
    end else begin
        l2_buf_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (select_ln56_1_reg_1552_pp0_iter2_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        l2_buf_0_we0 = 1'b1;
    end else begin
        l2_buf_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5))) begin
        l2_buf_1_address0 = zext_ln79_7_fu_1437_p1;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        l2_buf_1_address0 = zext_ln60_2_fu_867_p1;
    end else begin
        l2_buf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001)))) begin
        l2_buf_1_ce0 = 1'b1;
    end else begin
        l2_buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (select_ln56_1_reg_1552_pp0_iter2_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        l2_buf_1_we0 = 1'b1;
    end else begin
        l2_buf_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5))) begin
        l2_buf_2_address0 = zext_ln79_7_fu_1437_p1;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        l2_buf_2_address0 = zext_ln60_2_fu_867_p1;
    end else begin
        l2_buf_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001)))) begin
        l2_buf_2_ce0 = 1'b1;
    end else begin
        l2_buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (select_ln56_1_reg_1552_pp0_iter2_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        l2_buf_2_we0 = 1'b1;
    end else begin
        l2_buf_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5))) begin
        l2_buf_3_address0 = zext_ln79_7_fu_1437_p1;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        l2_buf_3_address0 = zext_ln60_2_fu_867_p1;
    end else begin
        l2_buf_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001)))) begin
        l2_buf_3_ce0 = 1'b1;
    end else begin
        l2_buf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (select_ln56_1_reg_1552_pp0_iter2_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        l2_buf_3_we0 = 1'b1;
    end else begin
        l2_buf_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5))) begin
        l2_buf_4_address0 = zext_ln79_7_fu_1437_p1;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        l2_buf_4_address0 = zext_ln60_2_fu_867_p1;
    end else begin
        l2_buf_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001)))) begin
        l2_buf_4_ce0 = 1'b1;
    end else begin
        l2_buf_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (select_ln56_1_reg_1552_pp0_iter2_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        l2_buf_4_we0 = 1'b1;
    end else begin
        l2_buf_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5))) begin
        l2_buf_5_address0 = zext_ln79_7_fu_1437_p1;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        l2_buf_5_address0 = zext_ln60_2_fu_867_p1;
    end else begin
        l2_buf_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (1'b0 == ap_block_pp1_stage5_11001)))) begin
        l2_buf_5_ce0 = 1'b1;
    end else begin
        l2_buf_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((select_ln56_1_reg_1552_pp0_iter2_reg == 3'd5) | ((select_ln56_1_reg_1552_pp0_iter2_reg == 3'd6) | (select_ln56_1_reg_1552_pp0_iter2_reg == 3'd7))))) begin
        l2_buf_5_we0 = 1'b1;
    end else begin
        l2_buf_5_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln56_fu_760_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln56_fu_760_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln70_fu_911_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter2 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_subdone)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((ap_enable_reg_pp1_iter2 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((1'b0 == ap_block_pp1_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln75_reg_1682 == 1'd1) & (1'b0 == ap_block_pp1_stage3_subdone)) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end else if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln75_reg_1682 == 1'd1) & (1'b0 == ap_block_pp1_stage3_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_pp1_stage4 : begin
            if ((1'b0 == ap_block_pp1_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end
        end
        ap_ST_fsm_pp1_stage5 : begin
            if ((1'b0 == ap_block_pp1_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end
        end
        ap_ST_fsm_pp1_stage6 : begin
            if ((1'b0 == ap_block_pp1_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end
        end
        ap_ST_fsm_pp1_stage7 : begin
            if ((1'b0 == ap_block_pp1_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((grp_generic_tanh_double_s_fu_704_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            if (((gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln56_1_fu_754_p2 = (indvar_flatten13_reg_409 + 10'd1);

assign add_ln56_fu_766_p2 = (ap_phi_mux_c_phi_fu_424_p4 + 3'd1);

assign add_ln57_1_fu_850_p2 = (indvar_flatten_reg_431 + 8'd1);

assign add_ln57_fu_812_p2 = (select_ln56_fu_778_p3 + 4'd1);

assign add_ln58_fu_844_p2 = (select_ln57_fu_824_p3 + 4'd1);

assign add_ln70_1_fu_905_p2 = (indvar_flatten141_reg_464 + 11'd1);

assign add_ln70_fu_917_p2 = (i_reg_475 + 6'd1);

assign add_ln71_1_fu_1482_p2 = (indvar_flatten118_reg_486 + 6'd1);

assign add_ln71_fu_1004_p2 = (select_ln70_fu_960_p3 + 3'd1);

assign add_ln72_fu_1477_p2 = (select_ln71_reg_1640 + 3'd1);

assign add_ln75_1_fu_1417_p2 = (indvar_flatten107_reg_522 + 7'd1);

assign add_ln75_fu_1170_p2 = (m_reg_534 + 3'd1);

assign add_ln76_1_fu_1354_p2 = ($signed(sext_ln76_fu_1350_p1) + $signed(or_ln70_reg_1630));

assign add_ln76_2_fu_1102_p2 = (ap_phi_mux_indvar_flatten36_phi_fu_550_p4 + 5'd1);

assign add_ln76_fu_1275_p2 = (select_ln75_fu_1176_p3 + 3'd1);

assign add_ln77_fu_1461_p2 = (select_ln76_reg_1741 + 3'd2);

assign add_ln79_1_fu_1389_p2 = (zext_ln66_fu_1385_p1 + add_ln76_1_fu_1354_p2);

assign add_ln79_fu_1368_p2 = (c_1_cast6_fu_1364_p1 + add_ln76_1_fu_1354_p2);

assign and_ln56_fu_798_p2 = (xor_ln56_fu_786_p2 & icmp_ln58_fu_792_p2);

assign and_ln70_fu_998_p2 = (xor_ln70_fu_987_p2 & icmp_ln72_fu_992_p2);

assign and_ln75_fu_1096_p2 = (xor_ln75_fu_1084_p2 & icmp_ln77_fu_1090_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp1_stage4 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp1_stage5 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp1_stage6 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp1_stage7 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((gmem_RVALID == 1'b0) & (icmp_ln56_reg_1548_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((gmem_RVALID == 1'b0) & (icmp_ln56_reg_1548_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter2 = ((gmem_RVALID == 1'b0) & (icmp_ln56_reg_1548_pp0_iter1_reg == 1'd0));
end

assign ap_block_state12_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_629 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln75_reg_1682 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage6) & (1'b0 == ap_block_pp1_stage6_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln61_fu_876_p1 = gmem_addr_read_reg_1587;

assign c_1_cast6_fu_1364_p1 = select_ln76_fu_1285_p3;

assign empty_47_fu_1063_p2 = (zext_ln75_fu_1059_p1 + select_ln71_1_reg_1645);

assign empty_48_fu_1129_p2 = (tmp1_cast_fu_1125_p1 + p_shl_fu_1108_p3);

assign empty_49_fu_1159_p2 = (p_shl1_cast_fu_1143_p1 - p_shl2_cast_fu_1155_p1);

assign empty_50_fu_1165_p2 = (zext_ln76_fu_1116_p1 + tmp_4_reg_1656);

assign gmem_WDATA = conv1_reg_1921;

assign grp_fu_1499_p0 = grp_fu_1499_p00;

assign grp_fu_1499_p00 = select_ln57_1_fu_832_p3;

assign grp_fu_1499_p1 = 8'd13;

assign grp_fu_1499_p2 = grp_fu_1499_p20;

assign grp_fu_1499_p20 = select_ln57_reg_1557_pp0_iter1_reg;

assign grp_fu_1508_p0 = grp_fu_1508_p00;

assign grp_fu_1508_p00 = empty_47_fu_1063_p2;

assign grp_fu_1508_p1 = 8'd13;

assign grp_fu_1508_p2 = grp_fu_1508_p20;

assign grp_fu_1508_p20 = empty_50_reg_1711;

assign grp_fu_1516_p0 = grp_fu_1516_p00;

assign grp_fu_1516_p00 = p_mid161_fu_1217_p2;

assign grp_fu_1516_p1 = 8'd13;

assign grp_fu_1516_p2 = zext_ln75_3_reg_1662;

assign grp_fu_1523_p0 = grp_fu_1523_p00;

assign grp_fu_1523_p00 = select_ln75_3_reg_1731;

assign grp_fu_1523_p1 = 8'd13;

assign grp_fu_1523_p2 = grp_fu_1523_p20;

assign grp_fu_1523_p20 = p_mid134_reg_1746;

assign grp_generic_tanh_double_s_fu_704_ap_start = grp_generic_tanh_double_s_fu_704_ap_start_reg;

assign grp_generic_tanh_double_s_fu_704_grp_fu_722_p_dout0 = grp_fu_722_p2;

assign icmp_ln56_fu_760_p2 = ((indvar_flatten13_reg_409 == 10'd1014) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_772_p2 = ((indvar_flatten_reg_431 == 8'd169) ? 1'b1 : 1'b0);

assign icmp_ln58_fu_792_p2 = ((x_reg_453 == 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln70_fu_911_p2 = ((indvar_flatten141_reg_464 == 11'd1250) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_923_p2 = ((indvar_flatten118_reg_486 == 6'd25) ? 1'b1 : 1'b0);

assign icmp_ln72_fu_992_p2 = ((k_reg_510 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_1072_p2 = ((ap_phi_mux_indvar_flatten107_phi_fu_526_p4 == 7'd75) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_1078_p2 = ((ap_phi_mux_indvar_flatten36_phi_fu_550_p4 == 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_1090_p2 = ((ap_phi_mux_c_1_phi_fu_561_p4 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln79_1_fu_1401_p2 = ((or_ln77_fu_1379_p2 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_1395_p2 = ((or_ln77_fu_1379_p2 == 3'd1) ? 1'b1 : 1'b0);

assign mul_ln70_fu_941_p0 = mul_ln70_fu_941_p00;

assign mul_ln70_fu_941_p00 = select_ln70_2_fu_929_p3;

assign mul_ln70_fu_941_p1 = 13'd156;

assign or_ln57_fu_818_p2 = (icmp_ln57_fu_772_p2 | and_ln56_fu_798_p2);

assign or_ln70_fu_967_p2 = (mul_ln70_reg_1615 | 13'd1);

assign or_ln71_fu_1010_p2 = (icmp_ln71_reg_1606 | and_ln70_fu_998_p2);

assign or_ln76_fu_1281_p2 = (icmp_ln76_reg_1686 | and_ln75_reg_1698);

assign or_ln77_fu_1379_p2 = (select_ln76_fu_1285_p3 | 3'd1);

assign p_mid130_fu_1337_p2 = (p_shl1_cast_mid1_fu_1321_p1 - p_shl2_cast_mid1_fu_1333_p1);

assign p_mid134_fu_1359_p2 = (zext_ln76_1_fu_1293_p1 + tmp_4_reg_1656);

assign p_mid161_fu_1217_p2 = (zext_ln75_1_fu_1183_p1 + select_ln71_1_reg_1645);

assign p_mid169_fu_1232_p2 = (zext_ln75_2_fu_1198_p1 + p_shl_mid1_fu_1202_p3);

assign p_mid183_fu_1262_p2 = (p_shl1_cast_mid177_fu_1246_p1 - p_shl2_cast_mid181_fu_1258_p1);

assign p_mid1_fu_1307_p2 = (tmp1_cast_mid1_fu_1303_p1 + select_ln75_2_fu_1210_p3);

assign p_mid_fu_1023_p3 = {{add_ln71_fu_1004_p2}, {1'd0}};

assign p_shl1_cast_fu_1143_p1 = p_shl1_fu_1135_p3;

assign p_shl1_cast_mid177_fu_1246_p1 = p_shl1_mid_fu_1238_p3;

assign p_shl1_cast_mid1_fu_1321_p1 = p_shl1_mid1_fu_1313_p3;

assign p_shl1_fu_1135_p3 = {{empty_48_fu_1129_p2}, {3'd0}};

assign p_shl1_mid1_fu_1313_p3 = {{p_mid1_fu_1307_p2}, {3'd0}};

assign p_shl1_mid_fu_1238_p3 = {{p_mid169_fu_1232_p2}, {3'd0}};

assign p_shl2_cast_fu_1155_p1 = p_shl2_fu_1147_p3;

assign p_shl2_cast_mid181_fu_1258_p1 = p_shl2_mid_fu_1250_p3;

assign p_shl2_cast_mid1_fu_1333_p1 = p_shl2_mid1_fu_1325_p3;

assign p_shl2_fu_1147_p3 = {{empty_48_fu_1129_p2}, {1'd0}};

assign p_shl2_mid1_fu_1325_p3 = {{p_mid1_fu_1307_p2}, {1'd0}};

assign p_shl2_mid_fu_1250_p3 = {{p_mid169_fu_1232_p2}, {1'd0}};

assign p_shl_fu_1108_p3 = {{m_reg_534}, {2'd0}};

assign p_shl_mid1_fu_1202_p3 = {{add_ln75_fu_1170_p2}, {2'd0}};

assign select_ln56_1_fu_804_p3 = ((icmp_ln57_fu_772_p2[0:0] == 1'b1) ? add_ln56_fu_766_p2 : ap_phi_mux_c_phi_fu_424_p4);

assign select_ln56_fu_778_p3 = ((icmp_ln57_fu_772_p2[0:0] == 1'b1) ? 4'd0 : ap_phi_mux_y_phi_fu_446_p4);

assign select_ln57_1_fu_832_p3 = ((and_ln56_fu_798_p2[0:0] == 1'b1) ? add_ln57_fu_812_p2 : select_ln56_fu_778_p3);

assign select_ln57_2_fu_856_p3 = ((icmp_ln57_fu_772_p2[0:0] == 1'b1) ? 8'd1 : add_ln57_1_fu_850_p2);

assign select_ln57_fu_824_p3 = ((or_ln57_fu_818_p2[0:0] == 1'b1) ? 4'd0 : x_reg_453);

assign select_ln70_2_fu_929_p3 = ((icmp_ln71_fu_923_p2[0:0] == 1'b1) ? add_ln70_fu_917_p2 : i_reg_475);

assign select_ln70_3_fu_980_p3 = ((icmp_ln71_reg_1606[0:0] == 1'b1) ? 4'd0 : tmp_s_fu_972_p3);

assign select_ln70_4_fu_952_p3 = ((icmp_ln71_fu_923_p2[0:0] == 1'b1) ? add_ln70_fu_917_p2 : i_reg_475);

assign select_ln70_fu_960_p3 = ((icmp_ln71_reg_1606[0:0] == 1'b1) ? 3'd0 : j_reg_498);

assign select_ln71_1_fu_1031_p3 = ((and_ln70_fu_998_p2[0:0] == 1'b1) ? p_mid_fu_1023_p3 : select_ln70_3_fu_980_p3);

assign select_ln71_2_fu_1039_p3 = ((and_ln70_fu_998_p2[0:0] == 1'b1) ? add_ln71_fu_1004_p2 : select_ln70_fu_960_p3);

assign select_ln71_3_fu_1488_p3 = ((icmp_ln71_reg_1606[0:0] == 1'b1) ? 6'd1 : add_ln71_1_fu_1482_p2);

assign select_ln71_fu_1015_p3 = ((or_ln71_fu_1010_p2[0:0] == 1'b1) ? 3'd0 : k_reg_510);

assign select_ln75_1_fu_1187_p3 = ((icmp_ln76_reg_1686[0:0] == 1'b1) ? add_ln75_fu_1170_p2 : m_reg_534);

assign select_ln75_2_fu_1210_p3 = ((icmp_ln76_reg_1686[0:0] == 1'b1) ? p_shl_mid1_fu_1202_p3 : p_shl_fu_1108_p3);

assign select_ln75_3_fu_1226_p3 = ((icmp_ln76_reg_1686[0:0] == 1'b1) ? p_mid161_fu_1217_p2 : empty_47_reg_1672);

assign select_ln75_4_fu_1268_p3 = ((icmp_ln76_reg_1686[0:0] == 1'b1) ? p_mid183_fu_1262_p2 : empty_49_fu_1159_p2);

assign select_ln75_5_fu_1426_p3 = ((icmp_ln76_reg_1686[0:0] == 1'b1) ? add_ln79_3_reg_1806 : add_ln79_2_reg_1796);

assign select_ln75_fu_1176_p3 = ((icmp_ln76_reg_1686[0:0] == 1'b1) ? 3'd0 : ap_phi_mux_n_phi_fu_573_p4);

assign select_ln76_1_fu_1343_p3 = ((and_ln75_reg_1698[0:0] == 1'b1) ? p_mid130_fu_1337_p2 : select_ln75_4_fu_1268_p3);

assign select_ln76_2_fu_1431_p3 = ((and_ln75_reg_1698[0:0] == 1'b1) ? grp_fu_1523_p3 : select_ln75_5_fu_1426_p3);

assign select_ln76_3_fu_1472_p3 = ((and_ln75_reg_1698[0:0] == 1'b1) ? add_ln76_reg_1736 : select_ln75_reg_1716);

assign select_ln76_4_fu_1466_p3 = ((icmp_ln76_reg_1686[0:0] == 1'b1) ? 5'd1 : add_ln76_2_reg_1706);

assign select_ln76_fu_1285_p3 = ((or_ln76_fu_1281_p2[0:0] == 1'b1) ? 3'd0 : c_1_reg_557);

assign select_ln79_1_fu_1454_p3 = ((icmp_ln79_1_reg_1766[0:0] == 1'b1) ? l2_buf_3_q0 : select_ln79_fu_1447_p3);

assign select_ln79_fu_1447_p3 = ((icmp_ln79_reg_1761[0:0] == 1'b1) ? l2_buf_1_q0 : l2_buf_5_q0);

assign sext_ln56_fu_744_p1 = $signed(trunc_ln_fu_734_p4);

assign sext_ln70_fu_894_p1 = $signed(trunc_ln1_fu_885_p4);

assign sext_ln76_fu_1350_p1 = $signed(select_ln76_1_fu_1343_p3);

assign tmp1_cast_fu_1125_p1 = tmp1_fu_1120_p2;

assign tmp1_cast_mid1_fu_1303_p1 = tmp1_mid1_fu_1297_p2;

assign tmp1_fu_1120_p2 = (zext_ln75_reg_1667 + zext_ln76_fu_1116_p1);

assign tmp1_mid1_fu_1297_p2 = (zext_ln75_4_fu_1194_p1 + zext_ln76_1_fu_1293_p1);

assign tmp_4_fu_1047_p3 = {{select_ln71_fu_1015_p3}, {1'd0}};

assign tmp_s_fu_972_p3 = {{j_reg_498}, {1'd0}};

assign trunc_ln1_fu_885_p4 = {{Layer3_Neurons_CPU_read_reg_1532[63:2]}};

assign trunc_ln_fu_734_p4 = {{Layer2_Neurons_CPU[63:2]}};

assign xor_ln56_fu_786_p2 = (icmp_ln57_fu_772_p2 ^ 1'd1);

assign xor_ln70_fu_987_p2 = (icmp_ln71_reg_1606 ^ 1'd1);

assign xor_ln75_fu_1084_p2 = (icmp_ln76_fu_1078_p2 ^ 1'd1);

assign zext_ln60_2_fu_867_p1 = grp_fu_1499_p3;

assign zext_ln66_fu_1385_p1 = or_ln77_fu_1379_p2;

assign zext_ln70_1_fu_947_p1 = mul_ln70_fu_941_p2;

assign zext_ln75_1_fu_1183_p1 = add_ln75_fu_1170_p2;

assign zext_ln75_2_fu_1198_p1 = add_ln75_fu_1170_p2;

assign zext_ln75_3_fu_1055_p1 = tmp_4_fu_1047_p3;

assign zext_ln75_4_fu_1194_p1 = select_ln75_1_fu_1187_p3;

assign zext_ln75_fu_1059_p1 = ap_phi_mux_m_phi_fu_538_p4;

assign zext_ln76_1_fu_1293_p1 = add_ln76_fu_1275_p2;

assign zext_ln76_fu_1116_p1 = ap_phi_mux_n_phi_fu_573_p4;

assign zext_ln79_1_fu_1374_p1 = add_ln79_fu_1368_p2;

assign zext_ln79_2_fu_1413_p1 = add_ln79_1_reg_1756;

assign zext_ln79_7_fu_1437_p1 = select_ln76_2_fu_1431_p3;

always @ (posedge ap_clk) begin
    or_ln70_reg_1630[0] <= 1'b1;
    select_ln71_1_reg_1645[0] <= 1'b0;
    tmp_4_reg_1656[0] <= 1'b0;
    zext_ln75_3_reg_1662[0] <= 1'b0;
    zext_ln75_3_reg_1662[7:4] <= 4'b0000;
    zext_ln75_reg_1667[3] <= 1'b0;
    add_ln79_1_reg_1756[0] <= 1'b0;
end

endmodule //l3
