<stg><name>Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3</name>


<trans_list>

<trans id="194" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten14"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v341, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i14 0, i14 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %i3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i10 0, i10 %j3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc77

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc77:0 %indvar_flatten14_load = load i14 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="indvar_flatten14_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc77:1 %icmp_ln72 = icmp_eq  i14 %indvar_flatten14_load, i14 9216

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc77:2 %add_ln72_1 = add i14 %indvar_flatten14_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln72_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc77:3 %br_ln72 = br i1 %icmp_ln72, void %for.inc80, void %for.end82.exitStub

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc80:0 %j3_load = load i10 %j3

]]></Node>
<StgValue><ssdm name="j3_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc80:5 %icmp_ln73 = icmp_eq  i10 %j3_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc80:6 %select_ln72 = select i1 %icmp_ln73, i10 0, i10 %j3_load

]]></Node>
<StgValue><ssdm name="select_ln72"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="10">
<![CDATA[
for.inc80:12 %zext_ln73 = zext i10 %select_ln72

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc80:15 %acc_outp_V_addr = getelementptr i22 %acc_outp_V, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="acc_outp_V_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc80:16 %acc_outp_V_1_addr = getelementptr i22 %acc_outp_V_1, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="acc_outp_V_1_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc80:17 %acc_outp_V_2_addr = getelementptr i22 %acc_outp_V_2, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="acc_outp_V_2_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc80:18 %acc_outp_V_3_addr = getelementptr i22 %acc_outp_V_3, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="acc_outp_V_3_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc80:19 %acc_outp_V_4_addr = getelementptr i22 %acc_outp_V_4, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="acc_outp_V_4_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc80:20 %acc_outp_V_5_addr = getelementptr i22 %acc_outp_V_5, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="acc_outp_V_5_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc80:21 %acc_outp_V_6_addr = getelementptr i22 %acc_outp_V_6, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="acc_outp_V_6_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc80:22 %acc_outp_V_7_addr = getelementptr i22 %acc_outp_V_7, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="acc_outp_V_7_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc80:23 %acc_outp_V_8_addr = getelementptr i22 %acc_outp_V_8, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="acc_outp_V_8_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc80:24 %acc_outp_V_9_addr = getelementptr i22 %acc_outp_V_9, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="acc_outp_V_9_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc80:25 %acc_outp_V_10_addr = getelementptr i22 %acc_outp_V_10, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="acc_outp_V_10_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc80:26 %acc_outp_V_11_addr = getelementptr i22 %acc_outp_V_11, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="acc_outp_V_11_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="22" op_0_bw="10">
<![CDATA[
for.inc80:27 %acc_outp_V_load = load i10 %acc_outp_V_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="22" op_0_bw="10">
<![CDATA[
for.inc80:28 %acc_outp_V_1_load = load i10 %acc_outp_V_1_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_1_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="22" op_0_bw="10">
<![CDATA[
for.inc80:29 %acc_outp_V_2_load = load i10 %acc_outp_V_2_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_2_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="22" op_0_bw="10">
<![CDATA[
for.inc80:30 %acc_outp_V_3_load = load i10 %acc_outp_V_3_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_3_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="22" op_0_bw="10">
<![CDATA[
for.inc80:31 %acc_outp_V_4_load = load i10 %acc_outp_V_4_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_4_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="22" op_0_bw="10">
<![CDATA[
for.inc80:32 %acc_outp_V_5_load = load i10 %acc_outp_V_5_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_5_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="22" op_0_bw="10">
<![CDATA[
for.inc80:33 %acc_outp_V_6_load = load i10 %acc_outp_V_6_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_6_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="22" op_0_bw="10">
<![CDATA[
for.inc80:34 %acc_outp_V_7_load = load i10 %acc_outp_V_7_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_7_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="22" op_0_bw="10">
<![CDATA[
for.inc80:35 %acc_outp_V_8_load = load i10 %acc_outp_V_8_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_8_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="22" op_0_bw="10">
<![CDATA[
for.inc80:36 %acc_outp_V_9_load = load i10 %acc_outp_V_9_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_9_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="22" op_0_bw="10">
<![CDATA[
for.inc80:37 %acc_outp_V_10_load = load i10 %acc_outp_V_10_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_10_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="22" op_0_bw="10">
<![CDATA[
for.inc80:38 %acc_outp_V_11_load = load i10 %acc_outp_V_11_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_11_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx7627.exit:0 %add_ln73 = add i10 %select_ln72, i10 1

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx7627.exit:1 %store_ln73 = store i14 %add_ln72_1, i14 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx7627.exit:3 %store_ln73 = store i10 %add_ln73, i10 %j3

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc80:1 %i3_load = load i4 %i3

]]></Node>
<StgValue><ssdm name="i3_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc80:2 %add_ln72 = add i4 %i3_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc80:7 %select_ln72_1 = select i1 %icmp_ln73, i4 %add_ln72, i4 %i3_load

]]></Node>
<StgValue><ssdm name="select_ln72_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="22" op_0_bw="10">
<![CDATA[
for.inc80:27 %acc_outp_V_load = load i10 %acc_outp_V_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="22" op_0_bw="10">
<![CDATA[
for.inc80:28 %acc_outp_V_1_load = load i10 %acc_outp_V_1_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_1_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="22" op_0_bw="10">
<![CDATA[
for.inc80:29 %acc_outp_V_2_load = load i10 %acc_outp_V_2_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_2_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="22" op_0_bw="10">
<![CDATA[
for.inc80:30 %acc_outp_V_3_load = load i10 %acc_outp_V_3_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_3_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="22" op_0_bw="10">
<![CDATA[
for.inc80:31 %acc_outp_V_4_load = load i10 %acc_outp_V_4_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_4_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="22" op_0_bw="10">
<![CDATA[
for.inc80:32 %acc_outp_V_5_load = load i10 %acc_outp_V_5_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_5_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="22" op_0_bw="10">
<![CDATA[
for.inc80:33 %acc_outp_V_6_load = load i10 %acc_outp_V_6_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_6_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="22" op_0_bw="10">
<![CDATA[
for.inc80:34 %acc_outp_V_7_load = load i10 %acc_outp_V_7_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_7_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="22" op_0_bw="10">
<![CDATA[
for.inc80:35 %acc_outp_V_8_load = load i10 %acc_outp_V_8_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_8_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="22" op_0_bw="10">
<![CDATA[
for.inc80:36 %acc_outp_V_9_load = load i10 %acc_outp_V_9_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_9_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="22" op_0_bw="10">
<![CDATA[
for.inc80:37 %acc_outp_V_10_load = load i10 %acc_outp_V_10_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_10_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="22" op_0_bw="10">
<![CDATA[
for.inc80:38 %acc_outp_V_11_load = load i10 %acc_outp_V_11_addr

]]></Node>
<StgValue><ssdm name="acc_outp_V_11_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="22" op_0_bw="22" op_1_bw="22" op_2_bw="22" op_3_bw="22" op_4_bw="22" op_5_bw="22" op_6_bw="22" op_7_bw="22" op_8_bw="22" op_9_bw="22" op_10_bw="22" op_11_bw="22" op_12_bw="22" op_13_bw="4">
<![CDATA[
for.inc80:39 %v32_V = mux i22 @_ssdm_op_Mux.ap_auto.12i22.i4, i22 %acc_outp_V_load, i22 %acc_outp_V_1_load, i22 %acc_outp_V_2_load, i22 %acc_outp_V_3_load, i22 %acc_outp_V_4_load, i22 %acc_outp_V_5_load, i22 %acc_outp_V_6_load, i22 %acc_outp_V_7_load, i22 %acc_outp_V_8_load, i22 %acc_outp_V_9_load, i22 %acc_outp_V_10_load, i22 %acc_outp_V_11_load, i4 %select_ln72_1

]]></Node>
<StgValue><ssdm name="v32_V"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0">
<![CDATA[
for.inc80:77 %switch_ln80 = switch i4 %select_ln72_1, void %arrayidx7627.case.11, i4 0, void %arrayidx7627.case.0, i4 1, void %arrayidx7627.case.1, i4 2, void %arrayidx7627.case.2, i4 3, void %arrayidx7627.case.3, i4 4, void %arrayidx7627.case.4, i4 5, void %arrayidx7627.case.5, i4 6, void %arrayidx7627.case.6, i4 7, void %arrayidx7627.case.7, i4 8, void %arrayidx7627.case.8, i4 9, void %arrayidx7627.case.9, i4 10, void %arrayidx7627.case.10

]]></Node>
<StgValue><ssdm name="switch_ln80"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx7627.exit:2 %store_ln73 = store i4 %select_ln72_1, i4 %i3

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7627.exit:4 %br_ln73 = br void %for.inc77

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="22">
<![CDATA[
for.inc80:40 %sext_ln77 = sext i22 %v32_V

]]></Node>
<StgValue><ssdm name="sext_ln77"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
for.inc80:41 %v34 = sitofp i32 %sext_ln77

]]></Node>
<StgValue><ssdm name="v34"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="82" st_id="4" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
for.inc80:41 %v34 = sitofp i32 %sext_ln77

]]></Node>
<StgValue><ssdm name="v34"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="83" st_id="5" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
for.inc80:41 %v34 = sitofp i32 %sext_ln77

]]></Node>
<StgValue><ssdm name="v34"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="84" st_id="6" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
for.inc80:41 %v34 = sitofp i32 %sext_ln77

]]></Node>
<StgValue><ssdm name="v34"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="4">
<![CDATA[
for.inc80:8 %zext_ln72 = zext i4 %select_ln72_1

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc80:9 %v341_addr = getelementptr i32 %v341, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="v341_addr"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="4">
<![CDATA[
for.inc80:10 %v341_load = load i4 %v341_addr

]]></Node>
<StgValue><ssdm name="v341_load"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
for.inc80:41 %v34 = sitofp i32 %sext_ln77

]]></Node>
<StgValue><ssdm name="v34"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="89" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="4">
<![CDATA[
for.inc80:10 %v341_load = load i4 %v341_addr

]]></Node>
<StgValue><ssdm name="v341_load"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
for.inc80:41 %v34 = sitofp i32 %sext_ln77

]]></Node>
<StgValue><ssdm name="v34"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
for.inc80:11 %bitcast_ln72 = bitcast i32 %v341_load

]]></Node>
<StgValue><ssdm name="bitcast_ln72"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc80:42 %v35 = fmul i32 %v34, i32 %bitcast_ln72

]]></Node>
<StgValue><ssdm name="v35"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="93" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc80:42 %v35 = fmul i32 %v34, i32 %bitcast_ln72

]]></Node>
<StgValue><ssdm name="v35"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="94" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc80:42 %v35 = fmul i32 %v34, i32 %bitcast_ln72

]]></Node>
<StgValue><ssdm name="v35"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="95" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc80:42 %v35 = fmul i32 %v34, i32 %bitcast_ln72

]]></Node>
<StgValue><ssdm name="v35"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="96" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
for.inc80:43 %data_V = bitcast i32 %v35

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc80:44 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc80:45 %xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_V"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="23" op_0_bw="32">
<![CDATA[
for.inc80:46 %p_Result_37 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_37"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="8">
<![CDATA[
for.inc80:49 %zext_ln346 = zext i8 %xs_exp_V

]]></Node>
<StgValue><ssdm name="zext_ln346"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc80:50 %add_ln346 = add i9 %zext_ln346, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc80:51 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc80:52 %sub_ln1512 = sub i8 127, i8 %xs_exp_V

]]></Node>
<StgValue><ssdm name="sub_ln1512"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="8">
<![CDATA[
for.inc80:53 %sext_ln1512 = sext i8 %sub_ln1512

]]></Node>
<StgValue><ssdm name="sext_ln1512"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc80:54 %ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="106" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
for.inc80:47 %mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_37, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="107" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="55" op_0_bw="25">
<![CDATA[
for.inc80:48 %zext_ln15 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="108" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="9">
<![CDATA[
for.inc80:55 %sext_ln1488 = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sext_ln1488"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="55" op_0_bw="32">
<![CDATA[
for.inc80:56 %zext_ln1488 = zext i32 %sext_ln1488

]]></Node>
<StgValue><ssdm name="zext_ln1488"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
for.inc80:57 %r_V = lshr i55 %zext_ln15, i55 %zext_ln1488

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
for.inc80:58 %r_V_54 = shl i55 %zext_ln15, i55 %zext_ln1488

]]></Node>
<StgValue><ssdm name="r_V_54"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
for.inc80:59 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V, i32 24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="1">
<![CDATA[
for.inc80:60 %zext_ln818 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln818"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc80:61 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_54, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc80:62 %val = select i1 %isNeg, i8 %zext_ln818, i8 %tmp_s

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0">
<![CDATA[
for.end82.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc80:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_scale_outp_i3_l_j3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc80:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc80:13 %specpipeline_ln74 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_32

]]></Node>
<StgValue><ssdm name="specpipeline_ln74"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc80:14 %specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln73"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc80:63 %result_V_11 = sub i8 0, i8 %val

]]></Node>
<StgValue><ssdm name="result_V_11"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc80:64 %result_V = select i1 %p_Result_s, i8 %result_V_11, i8 %val

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc80:65 %v13_0_addr = getelementptr i8 %v13_0, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="v13_0_addr"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc80:66 %v13_1_addr = getelementptr i8 %v13_1, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="v13_1_addr"/></StgValue>
</operation>

<operation id="124" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc80:67 %v13_2_addr = getelementptr i8 %v13_2, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="v13_2_addr"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc80:68 %v13_3_addr = getelementptr i8 %v13_3, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="v13_3_addr"/></StgValue>
</operation>

<operation id="126" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc80:69 %v13_4_addr = getelementptr i8 %v13_4, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="v13_4_addr"/></StgValue>
</operation>

<operation id="127" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc80:70 %v13_5_addr = getelementptr i8 %v13_5, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="v13_5_addr"/></StgValue>
</operation>

<operation id="128" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc80:71 %v13_6_addr = getelementptr i8 %v13_6, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="v13_6_addr"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc80:72 %v13_7_addr = getelementptr i8 %v13_7, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="v13_7_addr"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc80:73 %v13_8_addr = getelementptr i8 %v13_8, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="v13_8_addr"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc80:74 %v13_9_addr = getelementptr i8 %v13_9, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="v13_9_addr"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc80:75 %v13_10_addr = getelementptr i8 %v13_10, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="v13_10_addr"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc80:76 %v13_11_addr = getelementptr i8 %v13_11, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="v13_11_addr"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln72_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx7627.case.10:0 %store_ln80 = store i8 %result_V, i10 %v13_10_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln72_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7627.case.10:1 %br_ln80 = br void %arrayidx7627.exit

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln72_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx7627.case.9:0 %store_ln80 = store i8 %result_V, i10 %v13_9_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln72_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7627.case.9:1 %br_ln80 = br void %arrayidx7627.exit

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln72_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx7627.case.8:0 %store_ln80 = store i8 %result_V, i10 %v13_8_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln72_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7627.case.8:1 %br_ln80 = br void %arrayidx7627.exit

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln72_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx7627.case.7:0 %store_ln80 = store i8 %result_V, i10 %v13_7_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln72_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7627.case.7:1 %br_ln80 = br void %arrayidx7627.exit

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln72_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx7627.case.6:0 %store_ln80 = store i8 %result_V, i10 %v13_6_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln72_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7627.case.6:1 %br_ln80 = br void %arrayidx7627.exit

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln72_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx7627.case.5:0 %store_ln80 = store i8 %result_V, i10 %v13_5_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln72_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7627.case.5:1 %br_ln80 = br void %arrayidx7627.exit

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln72_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx7627.case.4:0 %store_ln80 = store i8 %result_V, i10 %v13_4_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln72_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7627.case.4:1 %br_ln80 = br void %arrayidx7627.exit

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln72_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx7627.case.3:0 %store_ln80 = store i8 %result_V, i10 %v13_3_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln72_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7627.case.3:1 %br_ln80 = br void %arrayidx7627.exit

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln72_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx7627.case.2:0 %store_ln80 = store i8 %result_V, i10 %v13_2_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln72_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7627.case.2:1 %br_ln80 = br void %arrayidx7627.exit

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln72_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx7627.case.1:0 %store_ln80 = store i8 %result_V, i10 %v13_1_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln72_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7627.case.1:1 %br_ln80 = br void %arrayidx7627.exit

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln72_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx7627.case.0:0 %store_ln80 = store i8 %result_V, i10 %v13_0_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln72_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7627.case.0:1 %br_ln80 = br void %arrayidx7627.exit

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln72_1" val="-1"/>
</and_exp><and_exp><literal name="select_ln72_1" val="-2"/>
</and_exp><and_exp><literal name="select_ln72_1" val="-3"/>
</and_exp><and_exp><literal name="select_ln72_1" val="-4"/>
</and_exp><and_exp><literal name="select_ln72_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx7627.case.11:0 %store_ln80 = store i8 %result_V, i10 %v13_11_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln72_1" val="-1"/>
</and_exp><and_exp><literal name="select_ln72_1" val="-2"/>
</and_exp><and_exp><literal name="select_ln72_1" val="-3"/>
</and_exp><and_exp><literal name="select_ln72_1" val="-4"/>
</and_exp><and_exp><literal name="select_ln72_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7627.case.11:1 %br_ln80 = br void %arrayidx7627.exit

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="195" name="v341" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v341"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="196" name="acc_outp_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="acc_outp_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="197" name="acc_outp_V_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="acc_outp_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="198" name="acc_outp_V_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="acc_outp_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="199" name="acc_outp_V_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="acc_outp_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="200" name="acc_outp_V_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="acc_outp_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="201" name="acc_outp_V_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="acc_outp_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="202" name="acc_outp_V_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="acc_outp_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="203" name="acc_outp_V_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="acc_outp_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="204" name="acc_outp_V_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="acc_outp_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="205" name="acc_outp_V_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="acc_outp_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="206" name="acc_outp_V_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="acc_outp_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="207" name="acc_outp_V_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="acc_outp_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="208" name="v13_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v13_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="209" name="v13_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v13_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="210" name="v13_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v13_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="211" name="v13_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v13_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="212" name="v13_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v13_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="213" name="v13_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v13_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="214" name="v13_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v13_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="215" name="v13_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v13_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="216" name="v13_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v13_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="217" name="v13_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v13_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="218" name="v13_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v13_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="219" name="v13_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v13_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="221" from="StgValue_220" to="j3" fromId="220" toId="18">
</dataflow>
<dataflow id="222" from="StgValue_220" to="i3" fromId="220" toId="19">
</dataflow>
<dataflow id="223" from="StgValue_220" to="indvar_flatten14" fromId="220" toId="20">
</dataflow>
<dataflow id="225" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="224" toId="21">
</dataflow>
<dataflow id="226" from="v341" to="specinterface_ln0" fromId="195" toId="21">
</dataflow>
<dataflow id="228" from="empty_46" to="specinterface_ln0" fromId="227" toId="21">
</dataflow>
<dataflow id="230" from="StgValue_229" to="specinterface_ln0" fromId="229" toId="21">
</dataflow>
<dataflow id="231" from="StgValue_229" to="specinterface_ln0" fromId="229" toId="21">
</dataflow>
<dataflow id="233" from="empty_32" to="specinterface_ln0" fromId="232" toId="21">
</dataflow>
<dataflow id="235" from="StgValue_234" to="specinterface_ln0" fromId="234" toId="21">
</dataflow>
<dataflow id="236" from="StgValue_229" to="specinterface_ln0" fromId="229" toId="21">
</dataflow>
<dataflow id="237" from="empty_32" to="specinterface_ln0" fromId="232" toId="21">
</dataflow>
<dataflow id="238" from="empty_32" to="specinterface_ln0" fromId="232" toId="21">
</dataflow>
<dataflow id="239" from="empty_32" to="specinterface_ln0" fromId="232" toId="21">
</dataflow>
<dataflow id="240" from="StgValue_229" to="specinterface_ln0" fromId="229" toId="21">
</dataflow>
<dataflow id="241" from="StgValue_229" to="specinterface_ln0" fromId="229" toId="21">
</dataflow>
<dataflow id="242" from="StgValue_229" to="specinterface_ln0" fromId="229" toId="21">
</dataflow>
<dataflow id="243" from="StgValue_229" to="specinterface_ln0" fromId="229" toId="21">
</dataflow>
<dataflow id="244" from="empty_32" to="specinterface_ln0" fromId="232" toId="21">
</dataflow>
<dataflow id="245" from="empty_32" to="specinterface_ln0" fromId="232" toId="21">
</dataflow>
<dataflow id="246" from="StgValue_234" to="specinterface_ln0" fromId="234" toId="21">
</dataflow>
<dataflow id="247" from="StgValue_229" to="specinterface_ln0" fromId="229" toId="21">
</dataflow>
<dataflow id="249" from="StgValue_248" to="store_ln0" fromId="248" toId="22">
</dataflow>
<dataflow id="250" from="indvar_flatten14" to="store_ln0" fromId="20" toId="22">
</dataflow>
<dataflow id="252" from="StgValue_251" to="store_ln0" fromId="251" toId="23">
</dataflow>
<dataflow id="253" from="i3" to="store_ln0" fromId="19" toId="23">
</dataflow>
<dataflow id="255" from="StgValue_254" to="store_ln0" fromId="254" toId="24">
</dataflow>
<dataflow id="256" from="j3" to="store_ln0" fromId="18" toId="24">
</dataflow>
<dataflow id="257" from="indvar_flatten14" to="indvar_flatten14_load" fromId="20" toId="26">
</dataflow>
<dataflow id="258" from="indvar_flatten14_load" to="icmp_ln72" fromId="26" toId="27">
</dataflow>
<dataflow id="260" from="StgValue_259" to="icmp_ln72" fromId="259" toId="27">
</dataflow>
<dataflow id="261" from="indvar_flatten14_load" to="add_ln72_1" fromId="26" toId="28">
</dataflow>
<dataflow id="263" from="StgValue_262" to="add_ln72_1" fromId="262" toId="28">
</dataflow>
<dataflow id="264" from="icmp_ln72" to="br_ln72" fromId="27" toId="29">
</dataflow>
<dataflow id="265" from="j3" to="j3_load" fromId="18" toId="30">
</dataflow>
<dataflow id="266" from="j3_load" to="icmp_ln73" fromId="30" toId="31">
</dataflow>
<dataflow id="268" from="StgValue_267" to="icmp_ln73" fromId="267" toId="31">
</dataflow>
<dataflow id="269" from="icmp_ln73" to="select_ln72" fromId="31" toId="32">
</dataflow>
<dataflow id="270" from="StgValue_254" to="select_ln72" fromId="254" toId="32">
</dataflow>
<dataflow id="271" from="j3_load" to="select_ln72" fromId="30" toId="32">
</dataflow>
<dataflow id="272" from="select_ln72" to="zext_ln73" fromId="32" toId="33">
</dataflow>
<dataflow id="273" from="acc_outp_V" to="acc_outp_V_addr" fromId="196" toId="34">
</dataflow>
<dataflow id="275" from="StgValue_274" to="acc_outp_V_addr" fromId="274" toId="34">
</dataflow>
<dataflow id="276" from="zext_ln73" to="acc_outp_V_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="277" from="acc_outp_V_1" to="acc_outp_V_1_addr" fromId="197" toId="35">
</dataflow>
<dataflow id="278" from="StgValue_274" to="acc_outp_V_1_addr" fromId="274" toId="35">
</dataflow>
<dataflow id="279" from="zext_ln73" to="acc_outp_V_1_addr" fromId="33" toId="35">
</dataflow>
<dataflow id="280" from="acc_outp_V_2" to="acc_outp_V_2_addr" fromId="198" toId="36">
</dataflow>
<dataflow id="281" from="StgValue_274" to="acc_outp_V_2_addr" fromId="274" toId="36">
</dataflow>
<dataflow id="282" from="zext_ln73" to="acc_outp_V_2_addr" fromId="33" toId="36">
</dataflow>
<dataflow id="283" from="acc_outp_V_3" to="acc_outp_V_3_addr" fromId="199" toId="37">
</dataflow>
<dataflow id="284" from="StgValue_274" to="acc_outp_V_3_addr" fromId="274" toId="37">
</dataflow>
<dataflow id="285" from="zext_ln73" to="acc_outp_V_3_addr" fromId="33" toId="37">
</dataflow>
<dataflow id="286" from="acc_outp_V_4" to="acc_outp_V_4_addr" fromId="200" toId="38">
</dataflow>
<dataflow id="287" from="StgValue_274" to="acc_outp_V_4_addr" fromId="274" toId="38">
</dataflow>
<dataflow id="288" from="zext_ln73" to="acc_outp_V_4_addr" fromId="33" toId="38">
</dataflow>
<dataflow id="289" from="acc_outp_V_5" to="acc_outp_V_5_addr" fromId="201" toId="39">
</dataflow>
<dataflow id="290" from="StgValue_274" to="acc_outp_V_5_addr" fromId="274" toId="39">
</dataflow>
<dataflow id="291" from="zext_ln73" to="acc_outp_V_5_addr" fromId="33" toId="39">
</dataflow>
<dataflow id="292" from="acc_outp_V_6" to="acc_outp_V_6_addr" fromId="202" toId="40">
</dataflow>
<dataflow id="293" from="StgValue_274" to="acc_outp_V_6_addr" fromId="274" toId="40">
</dataflow>
<dataflow id="294" from="zext_ln73" to="acc_outp_V_6_addr" fromId="33" toId="40">
</dataflow>
<dataflow id="295" from="acc_outp_V_7" to="acc_outp_V_7_addr" fromId="203" toId="41">
</dataflow>
<dataflow id="296" from="StgValue_274" to="acc_outp_V_7_addr" fromId="274" toId="41">
</dataflow>
<dataflow id="297" from="zext_ln73" to="acc_outp_V_7_addr" fromId="33" toId="41">
</dataflow>
<dataflow id="298" from="acc_outp_V_8" to="acc_outp_V_8_addr" fromId="204" toId="42">
</dataflow>
<dataflow id="299" from="StgValue_274" to="acc_outp_V_8_addr" fromId="274" toId="42">
</dataflow>
<dataflow id="300" from="zext_ln73" to="acc_outp_V_8_addr" fromId="33" toId="42">
</dataflow>
<dataflow id="301" from="acc_outp_V_9" to="acc_outp_V_9_addr" fromId="205" toId="43">
</dataflow>
<dataflow id="302" from="StgValue_274" to="acc_outp_V_9_addr" fromId="274" toId="43">
</dataflow>
<dataflow id="303" from="zext_ln73" to="acc_outp_V_9_addr" fromId="33" toId="43">
</dataflow>
<dataflow id="304" from="acc_outp_V_10" to="acc_outp_V_10_addr" fromId="206" toId="44">
</dataflow>
<dataflow id="305" from="StgValue_274" to="acc_outp_V_10_addr" fromId="274" toId="44">
</dataflow>
<dataflow id="306" from="zext_ln73" to="acc_outp_V_10_addr" fromId="33" toId="44">
</dataflow>
<dataflow id="307" from="acc_outp_V_11" to="acc_outp_V_11_addr" fromId="207" toId="45">
</dataflow>
<dataflow id="308" from="StgValue_274" to="acc_outp_V_11_addr" fromId="274" toId="45">
</dataflow>
<dataflow id="309" from="zext_ln73" to="acc_outp_V_11_addr" fromId="33" toId="45">
</dataflow>
<dataflow id="310" from="acc_outp_V_addr" to="acc_outp_V_load" fromId="34" toId="46">
</dataflow>
<dataflow id="311" from="acc_outp_V_1_addr" to="acc_outp_V_1_load" fromId="35" toId="47">
</dataflow>
<dataflow id="312" from="acc_outp_V_2_addr" to="acc_outp_V_2_load" fromId="36" toId="48">
</dataflow>
<dataflow id="313" from="acc_outp_V_3_addr" to="acc_outp_V_3_load" fromId="37" toId="49">
</dataflow>
<dataflow id="314" from="acc_outp_V_4_addr" to="acc_outp_V_4_load" fromId="38" toId="50">
</dataflow>
<dataflow id="315" from="acc_outp_V_5_addr" to="acc_outp_V_5_load" fromId="39" toId="51">
</dataflow>
<dataflow id="316" from="acc_outp_V_6_addr" to="acc_outp_V_6_load" fromId="40" toId="52">
</dataflow>
<dataflow id="317" from="acc_outp_V_7_addr" to="acc_outp_V_7_load" fromId="41" toId="53">
</dataflow>
<dataflow id="318" from="acc_outp_V_8_addr" to="acc_outp_V_8_load" fromId="42" toId="54">
</dataflow>
<dataflow id="319" from="acc_outp_V_9_addr" to="acc_outp_V_9_load" fromId="43" toId="55">
</dataflow>
<dataflow id="320" from="acc_outp_V_10_addr" to="acc_outp_V_10_load" fromId="44" toId="56">
</dataflow>
<dataflow id="321" from="acc_outp_V_11_addr" to="acc_outp_V_11_load" fromId="45" toId="57">
</dataflow>
<dataflow id="322" from="select_ln72" to="add_ln73" fromId="32" toId="58">
</dataflow>
<dataflow id="324" from="StgValue_323" to="add_ln73" fromId="323" toId="58">
</dataflow>
<dataflow id="325" from="add_ln72_1" to="store_ln73" fromId="28" toId="59">
</dataflow>
<dataflow id="326" from="indvar_flatten14" to="store_ln73" fromId="20" toId="59">
</dataflow>
<dataflow id="327" from="add_ln73" to="store_ln73" fromId="58" toId="60">
</dataflow>
<dataflow id="328" from="j3" to="store_ln73" fromId="18" toId="60">
</dataflow>
<dataflow id="329" from="i3" to="i3_load" fromId="19" toId="61">
</dataflow>
<dataflow id="330" from="i3_load" to="add_ln72" fromId="61" toId="62">
</dataflow>
<dataflow id="332" from="StgValue_331" to="add_ln72" fromId="331" toId="62">
</dataflow>
<dataflow id="333" from="icmp_ln73" to="select_ln72_1" fromId="31" toId="63">
</dataflow>
<dataflow id="334" from="add_ln72" to="select_ln72_1" fromId="62" toId="63">
</dataflow>
<dataflow id="335" from="i3_load" to="select_ln72_1" fromId="61" toId="63">
</dataflow>
<dataflow id="336" from="acc_outp_V_addr" to="acc_outp_V_load" fromId="34" toId="64">
</dataflow>
<dataflow id="337" from="acc_outp_V_1_addr" to="acc_outp_V_1_load" fromId="35" toId="65">
</dataflow>
<dataflow id="338" from="acc_outp_V_2_addr" to="acc_outp_V_2_load" fromId="36" toId="66">
</dataflow>
<dataflow id="339" from="acc_outp_V_3_addr" to="acc_outp_V_3_load" fromId="37" toId="67">
</dataflow>
<dataflow id="340" from="acc_outp_V_4_addr" to="acc_outp_V_4_load" fromId="38" toId="68">
</dataflow>
<dataflow id="341" from="acc_outp_V_5_addr" to="acc_outp_V_5_load" fromId="39" toId="69">
</dataflow>
<dataflow id="342" from="acc_outp_V_6_addr" to="acc_outp_V_6_load" fromId="40" toId="70">
</dataflow>
<dataflow id="343" from="acc_outp_V_7_addr" to="acc_outp_V_7_load" fromId="41" toId="71">
</dataflow>
<dataflow id="344" from="acc_outp_V_8_addr" to="acc_outp_V_8_load" fromId="42" toId="72">
</dataflow>
<dataflow id="345" from="acc_outp_V_9_addr" to="acc_outp_V_9_load" fromId="43" toId="73">
</dataflow>
<dataflow id="346" from="acc_outp_V_10_addr" to="acc_outp_V_10_load" fromId="44" toId="74">
</dataflow>
<dataflow id="347" from="acc_outp_V_11_addr" to="acc_outp_V_11_load" fromId="45" toId="75">
</dataflow>
<dataflow id="349" from="_ssdm_op_Mux.ap_auto.12i22.i4" to="v32_V" fromId="348" toId="76">
</dataflow>
<dataflow id="350" from="acc_outp_V_load" to="v32_V" fromId="64" toId="76">
</dataflow>
<dataflow id="351" from="acc_outp_V_1_load" to="v32_V" fromId="65" toId="76">
</dataflow>
<dataflow id="352" from="acc_outp_V_2_load" to="v32_V" fromId="66" toId="76">
</dataflow>
<dataflow id="353" from="acc_outp_V_3_load" to="v32_V" fromId="67" toId="76">
</dataflow>
<dataflow id="354" from="acc_outp_V_4_load" to="v32_V" fromId="68" toId="76">
</dataflow>
<dataflow id="355" from="acc_outp_V_5_load" to="v32_V" fromId="69" toId="76">
</dataflow>
<dataflow id="356" from="acc_outp_V_6_load" to="v32_V" fromId="70" toId="76">
</dataflow>
<dataflow id="357" from="acc_outp_V_7_load" to="v32_V" fromId="71" toId="76">
</dataflow>
<dataflow id="358" from="acc_outp_V_8_load" to="v32_V" fromId="72" toId="76">
</dataflow>
<dataflow id="359" from="acc_outp_V_9_load" to="v32_V" fromId="73" toId="76">
</dataflow>
<dataflow id="360" from="acc_outp_V_10_load" to="v32_V" fromId="74" toId="76">
</dataflow>
<dataflow id="361" from="acc_outp_V_11_load" to="v32_V" fromId="75" toId="76">
</dataflow>
<dataflow id="362" from="select_ln72_1" to="v32_V" fromId="63" toId="76">
</dataflow>
<dataflow id="363" from="select_ln72_1" to="switch_ln80" fromId="63" toId="77">
</dataflow>
<dataflow id="364" from="StgValue_251" to="switch_ln80" fromId="251" toId="77">
</dataflow>
<dataflow id="365" from="StgValue_331" to="switch_ln80" fromId="331" toId="77">
</dataflow>
<dataflow id="367" from="StgValue_366" to="switch_ln80" fromId="366" toId="77">
</dataflow>
<dataflow id="369" from="StgValue_368" to="switch_ln80" fromId="368" toId="77">
</dataflow>
<dataflow id="371" from="StgValue_370" to="switch_ln80" fromId="370" toId="77">
</dataflow>
<dataflow id="373" from="StgValue_372" to="switch_ln80" fromId="372" toId="77">
</dataflow>
<dataflow id="375" from="StgValue_374" to="switch_ln80" fromId="374" toId="77">
</dataflow>
<dataflow id="377" from="StgValue_376" to="switch_ln80" fromId="376" toId="77">
</dataflow>
<dataflow id="379" from="StgValue_378" to="switch_ln80" fromId="378" toId="77">
</dataflow>
<dataflow id="381" from="StgValue_380" to="switch_ln80" fromId="380" toId="77">
</dataflow>
<dataflow id="383" from="StgValue_382" to="switch_ln80" fromId="382" toId="77">
</dataflow>
<dataflow id="384" from="select_ln72_1" to="store_ln73" fromId="63" toId="78">
</dataflow>
<dataflow id="385" from="i3" to="store_ln73" fromId="19" toId="78">
</dataflow>
<dataflow id="386" from="v32_V" to="sext_ln77" fromId="76" toId="80">
</dataflow>
<dataflow id="387" from="sext_ln77" to="v34" fromId="80" toId="81">
</dataflow>
<dataflow id="388" from="sext_ln77" to="v34" fromId="80" toId="82">
</dataflow>
<dataflow id="389" from="sext_ln77" to="v34" fromId="80" toId="83">
</dataflow>
<dataflow id="390" from="sext_ln77" to="v34" fromId="80" toId="84">
</dataflow>
<dataflow id="391" from="select_ln72_1" to="zext_ln72" fromId="63" toId="85">
</dataflow>
<dataflow id="392" from="v341" to="v341_addr" fromId="195" toId="86">
</dataflow>
<dataflow id="393" from="StgValue_274" to="v341_addr" fromId="274" toId="86">
</dataflow>
<dataflow id="394" from="zext_ln72" to="v341_addr" fromId="85" toId="86">
</dataflow>
<dataflow id="395" from="v341_addr" to="v341_load" fromId="86" toId="87">
</dataflow>
<dataflow id="396" from="sext_ln77" to="v34" fromId="80" toId="88">
</dataflow>
<dataflow id="397" from="v341_addr" to="v341_load" fromId="86" toId="89">
</dataflow>
<dataflow id="398" from="sext_ln77" to="v34" fromId="80" toId="90">
</dataflow>
<dataflow id="399" from="v341_load" to="bitcast_ln72" fromId="89" toId="91">
</dataflow>
<dataflow id="400" from="v34" to="v35" fromId="90" toId="92">
</dataflow>
<dataflow id="401" from="bitcast_ln72" to="v35" fromId="91" toId="92">
</dataflow>
<dataflow id="402" from="v34" to="v35" fromId="90" toId="93">
</dataflow>
<dataflow id="403" from="bitcast_ln72" to="v35" fromId="91" toId="93">
</dataflow>
<dataflow id="404" from="v34" to="v35" fromId="90" toId="94">
</dataflow>
<dataflow id="405" from="bitcast_ln72" to="v35" fromId="91" toId="94">
</dataflow>
<dataflow id="406" from="v34" to="v35" fromId="90" toId="95">
</dataflow>
<dataflow id="407" from="bitcast_ln72" to="v35" fromId="91" toId="95">
</dataflow>
<dataflow id="408" from="v35" to="data_V" fromId="95" toId="96">
</dataflow>
<dataflow id="410" from="_ssdm_op_BitSelect.i1.i32.i32" to="p_Result_s" fromId="409" toId="97">
</dataflow>
<dataflow id="411" from="data_V" to="p_Result_s" fromId="96" toId="97">
</dataflow>
<dataflow id="413" from="StgValue_412" to="p_Result_s" fromId="412" toId="97">
</dataflow>
<dataflow id="415" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="xs_exp_V" fromId="414" toId="98">
</dataflow>
<dataflow id="416" from="data_V" to="xs_exp_V" fromId="96" toId="98">
</dataflow>
<dataflow id="418" from="StgValue_417" to="xs_exp_V" fromId="417" toId="98">
</dataflow>
<dataflow id="420" from="StgValue_419" to="xs_exp_V" fromId="419" toId="98">
</dataflow>
<dataflow id="421" from="data_V" to="p_Result_37" fromId="96" toId="99">
</dataflow>
<dataflow id="422" from="xs_exp_V" to="zext_ln346" fromId="98" toId="100">
</dataflow>
<dataflow id="423" from="zext_ln346" to="add_ln346" fromId="100" toId="101">
</dataflow>
<dataflow id="425" from="StgValue_424" to="add_ln346" fromId="424" toId="101">
</dataflow>
<dataflow id="427" from="_ssdm_op_BitSelect.i1.i9.i32" to="isNeg" fromId="426" toId="102">
</dataflow>
<dataflow id="428" from="add_ln346" to="isNeg" fromId="101" toId="102">
</dataflow>
<dataflow id="430" from="StgValue_429" to="isNeg" fromId="429" toId="102">
</dataflow>
<dataflow id="432" from="StgValue_431" to="sub_ln1512" fromId="431" toId="103">
</dataflow>
<dataflow id="433" from="xs_exp_V" to="sub_ln1512" fromId="98" toId="103">
</dataflow>
<dataflow id="434" from="sub_ln1512" to="sext_ln1512" fromId="103" toId="104">
</dataflow>
<dataflow id="435" from="isNeg" to="ush" fromId="102" toId="105">
</dataflow>
<dataflow id="436" from="sext_ln1512" to="ush" fromId="104" toId="105">
</dataflow>
<dataflow id="437" from="add_ln346" to="ush" fromId="101" toId="105">
</dataflow>
<dataflow id="439" from="_ssdm_op_BitConcatenate.i25.i1.i23.i1" to="mantissa" fromId="438" toId="106">
</dataflow>
<dataflow id="441" from="StgValue_440" to="mantissa" fromId="440" toId="106">
</dataflow>
<dataflow id="442" from="p_Result_37" to="mantissa" fromId="99" toId="106">
</dataflow>
<dataflow id="444" from="StgValue_443" to="mantissa" fromId="443" toId="106">
</dataflow>
<dataflow id="445" from="mantissa" to="zext_ln15" fromId="106" toId="107">
</dataflow>
<dataflow id="446" from="ush" to="sext_ln1488" fromId="105" toId="108">
</dataflow>
<dataflow id="447" from="sext_ln1488" to="zext_ln1488" fromId="108" toId="109">
</dataflow>
<dataflow id="448" from="zext_ln15" to="r_V" fromId="107" toId="110">
</dataflow>
<dataflow id="449" from="zext_ln1488" to="r_V" fromId="109" toId="110">
</dataflow>
<dataflow id="450" from="zext_ln15" to="r_V_54" fromId="107" toId="111">
</dataflow>
<dataflow id="451" from="zext_ln1488" to="r_V_54" fromId="109" toId="111">
</dataflow>
<dataflow id="453" from="_ssdm_op_BitSelect.i1.i55.i32" to="tmp" fromId="452" toId="112">
</dataflow>
<dataflow id="454" from="r_V" to="tmp" fromId="110" toId="112">
</dataflow>
<dataflow id="456" from="StgValue_455" to="tmp" fromId="455" toId="112">
</dataflow>
<dataflow id="457" from="tmp" to="zext_ln818" fromId="112" toId="113">
</dataflow>
<dataflow id="459" from="_ssdm_op_PartSelect.i8.i55.i32.i32" to="tmp_s" fromId="458" toId="114">
</dataflow>
<dataflow id="460" from="r_V_54" to="tmp_s" fromId="111" toId="114">
</dataflow>
<dataflow id="461" from="StgValue_455" to="tmp_s" fromId="455" toId="114">
</dataflow>
<dataflow id="462" from="StgValue_412" to="tmp_s" fromId="412" toId="114">
</dataflow>
<dataflow id="463" from="isNeg" to="val" fromId="102" toId="115">
</dataflow>
<dataflow id="464" from="zext_ln818" to="val" fromId="113" toId="115">
</dataflow>
<dataflow id="465" from="tmp_s" to="val" fromId="114" toId="115">
</dataflow>
<dataflow id="467" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="466" toId="116">
</dataflow>
<dataflow id="469" from="l_scale_outp_i3_l_j3_str" to="specloopname_ln0" fromId="468" toId="116">
</dataflow>
<dataflow id="471" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="470" toId="117">
</dataflow>
<dataflow id="473" from="StgValue_472" to="empty" fromId="472" toId="117">
</dataflow>
<dataflow id="474" from="StgValue_472" to="empty" fromId="472" toId="117">
</dataflow>
<dataflow id="475" from="StgValue_472" to="empty" fromId="472" toId="117">
</dataflow>
<dataflow id="477" from="_ssdm_op_SpecPipeline" to="specpipeline_ln74" fromId="476" toId="118">
</dataflow>
<dataflow id="478" from="StgValue_220" to="specpipeline_ln74" fromId="220" toId="118">
</dataflow>
<dataflow id="479" from="StgValue_229" to="specpipeline_ln74" fromId="229" toId="118">
</dataflow>
<dataflow id="480" from="StgValue_229" to="specpipeline_ln74" fromId="229" toId="118">
</dataflow>
<dataflow id="481" from="StgValue_229" to="specpipeline_ln74" fromId="229" toId="118">
</dataflow>
<dataflow id="482" from="empty_32" to="specpipeline_ln74" fromId="232" toId="118">
</dataflow>
<dataflow id="483" from="_ssdm_op_SpecLoopName" to="specloopname_ln73" fromId="466" toId="119">
</dataflow>
<dataflow id="485" from="empty_24" to="specloopname_ln73" fromId="484" toId="119">
</dataflow>
<dataflow id="487" from="StgValue_486" to="result_V_11" fromId="486" toId="120">
</dataflow>
<dataflow id="488" from="val" to="result_V_11" fromId="115" toId="120">
</dataflow>
<dataflow id="489" from="p_Result_s" to="result_V" fromId="97" toId="121">
</dataflow>
<dataflow id="490" from="result_V_11" to="result_V" fromId="120" toId="121">
</dataflow>
<dataflow id="491" from="val" to="result_V" fromId="115" toId="121">
</dataflow>
<dataflow id="492" from="v13_0" to="v13_0_addr" fromId="208" toId="122">
</dataflow>
<dataflow id="493" from="StgValue_274" to="v13_0_addr" fromId="274" toId="122">
</dataflow>
<dataflow id="494" from="zext_ln73" to="v13_0_addr" fromId="33" toId="122">
</dataflow>
<dataflow id="495" from="v13_1" to="v13_1_addr" fromId="209" toId="123">
</dataflow>
<dataflow id="496" from="StgValue_274" to="v13_1_addr" fromId="274" toId="123">
</dataflow>
<dataflow id="497" from="zext_ln73" to="v13_1_addr" fromId="33" toId="123">
</dataflow>
<dataflow id="498" from="v13_2" to="v13_2_addr" fromId="210" toId="124">
</dataflow>
<dataflow id="499" from="StgValue_274" to="v13_2_addr" fromId="274" toId="124">
</dataflow>
<dataflow id="500" from="zext_ln73" to="v13_2_addr" fromId="33" toId="124">
</dataflow>
<dataflow id="501" from="v13_3" to="v13_3_addr" fromId="211" toId="125">
</dataflow>
<dataflow id="502" from="StgValue_274" to="v13_3_addr" fromId="274" toId="125">
</dataflow>
<dataflow id="503" from="zext_ln73" to="v13_3_addr" fromId="33" toId="125">
</dataflow>
<dataflow id="504" from="v13_4" to="v13_4_addr" fromId="212" toId="126">
</dataflow>
<dataflow id="505" from="StgValue_274" to="v13_4_addr" fromId="274" toId="126">
</dataflow>
<dataflow id="506" from="zext_ln73" to="v13_4_addr" fromId="33" toId="126">
</dataflow>
<dataflow id="507" from="v13_5" to="v13_5_addr" fromId="213" toId="127">
</dataflow>
<dataflow id="508" from="StgValue_274" to="v13_5_addr" fromId="274" toId="127">
</dataflow>
<dataflow id="509" from="zext_ln73" to="v13_5_addr" fromId="33" toId="127">
</dataflow>
<dataflow id="510" from="v13_6" to="v13_6_addr" fromId="214" toId="128">
</dataflow>
<dataflow id="511" from="StgValue_274" to="v13_6_addr" fromId="274" toId="128">
</dataflow>
<dataflow id="512" from="zext_ln73" to="v13_6_addr" fromId="33" toId="128">
</dataflow>
<dataflow id="513" from="v13_7" to="v13_7_addr" fromId="215" toId="129">
</dataflow>
<dataflow id="514" from="StgValue_274" to="v13_7_addr" fromId="274" toId="129">
</dataflow>
<dataflow id="515" from="zext_ln73" to="v13_7_addr" fromId="33" toId="129">
</dataflow>
<dataflow id="516" from="v13_8" to="v13_8_addr" fromId="216" toId="130">
</dataflow>
<dataflow id="517" from="StgValue_274" to="v13_8_addr" fromId="274" toId="130">
</dataflow>
<dataflow id="518" from="zext_ln73" to="v13_8_addr" fromId="33" toId="130">
</dataflow>
<dataflow id="519" from="v13_9" to="v13_9_addr" fromId="217" toId="131">
</dataflow>
<dataflow id="520" from="StgValue_274" to="v13_9_addr" fromId="274" toId="131">
</dataflow>
<dataflow id="521" from="zext_ln73" to="v13_9_addr" fromId="33" toId="131">
</dataflow>
<dataflow id="522" from="v13_10" to="v13_10_addr" fromId="218" toId="132">
</dataflow>
<dataflow id="523" from="StgValue_274" to="v13_10_addr" fromId="274" toId="132">
</dataflow>
<dataflow id="524" from="zext_ln73" to="v13_10_addr" fromId="33" toId="132">
</dataflow>
<dataflow id="525" from="v13_11" to="v13_11_addr" fromId="219" toId="133">
</dataflow>
<dataflow id="526" from="StgValue_274" to="v13_11_addr" fromId="274" toId="133">
</dataflow>
<dataflow id="527" from="zext_ln73" to="v13_11_addr" fromId="33" toId="133">
</dataflow>
<dataflow id="528" from="result_V" to="store_ln80" fromId="121" toId="134">
</dataflow>
<dataflow id="529" from="v13_10_addr" to="store_ln80" fromId="132" toId="134">
</dataflow>
<dataflow id="530" from="result_V" to="store_ln80" fromId="121" toId="136">
</dataflow>
<dataflow id="531" from="v13_9_addr" to="store_ln80" fromId="131" toId="136">
</dataflow>
<dataflow id="532" from="result_V" to="store_ln80" fromId="121" toId="138">
</dataflow>
<dataflow id="533" from="v13_8_addr" to="store_ln80" fromId="130" toId="138">
</dataflow>
<dataflow id="534" from="result_V" to="store_ln80" fromId="121" toId="140">
</dataflow>
<dataflow id="535" from="v13_7_addr" to="store_ln80" fromId="129" toId="140">
</dataflow>
<dataflow id="536" from="result_V" to="store_ln80" fromId="121" toId="142">
</dataflow>
<dataflow id="537" from="v13_6_addr" to="store_ln80" fromId="128" toId="142">
</dataflow>
<dataflow id="538" from="result_V" to="store_ln80" fromId="121" toId="144">
</dataflow>
<dataflow id="539" from="v13_5_addr" to="store_ln80" fromId="127" toId="144">
</dataflow>
<dataflow id="540" from="result_V" to="store_ln80" fromId="121" toId="146">
</dataflow>
<dataflow id="541" from="v13_4_addr" to="store_ln80" fromId="126" toId="146">
</dataflow>
<dataflow id="542" from="result_V" to="store_ln80" fromId="121" toId="148">
</dataflow>
<dataflow id="543" from="v13_3_addr" to="store_ln80" fromId="125" toId="148">
</dataflow>
<dataflow id="544" from="result_V" to="store_ln80" fromId="121" toId="150">
</dataflow>
<dataflow id="545" from="v13_2_addr" to="store_ln80" fromId="124" toId="150">
</dataflow>
<dataflow id="546" from="result_V" to="store_ln80" fromId="121" toId="152">
</dataflow>
<dataflow id="547" from="v13_1_addr" to="store_ln80" fromId="123" toId="152">
</dataflow>
<dataflow id="548" from="result_V" to="store_ln80" fromId="121" toId="154">
</dataflow>
<dataflow id="549" from="v13_0_addr" to="store_ln80" fromId="122" toId="154">
</dataflow>
<dataflow id="550" from="result_V" to="store_ln80" fromId="121" toId="156">
</dataflow>
<dataflow id="551" from="v13_11_addr" to="store_ln80" fromId="133" toId="156">
</dataflow>
<dataflow id="552" from="icmp_ln72" to="StgValue_2" fromId="27" toId="2">
</dataflow>
<dataflow id="553" from="icmp_ln73" to="StgValue_3" fromId="31" toId="3">
</dataflow>
<dataflow id="554" from="isNeg" to="StgValue_15" fromId="102" toId="15">
</dataflow>
<dataflow id="555" from="p_Result_s" to="StgValue_16" fromId="97" toId="16">
</dataflow>
<dataflow id="556" from="select_ln72_1" to="StgValue_16" fromId="63" toId="16">
</dataflow>
<dataflow id="557" from="icmp_ln72" to="StgValue_15" fromId="27" toId="15">
</dataflow>
</dataflows>


</stg>
