# Compile of tb_clock_gen_core.vhd was successful.
vsim -gui work.tb_clock_gen_core
# vsim -gui work.tb_clock_gen_core 
# Start time: 11:28:32 on Jan 11,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_clock_gen_core(behavioral)
# Loading work.clock_gen_core(structural)
do D:/Arcade_Stuff/POKEY/HDL/SKCTLS_reg/wave.do
# ** Error: (vish-4014) No objects found matching '/tb_skctls_reg/clk'.
# Executing ONERROR command at macro D:\Arcade_Stuff\POKEY\HDL\SKCTLS_reg\wave.do line 3
# ** Error: (vish-4014) No objects found matching '/tb_skctls_reg/wren'.
# Executing ONERROR command at macro D:\Arcade_Stuff\POKEY\HDL\SKCTLS_reg\wave.do line 4
# ** Error: (vish-4014) No objects found matching '/tb_skctls_reg/d'.
# Executing ONERROR command at macro D:\Arcade_Stuff\POKEY\HDL\SKCTLS_reg\wave.do line 5
# ** Error: (vish-4014) No objects found matching '/tb_skctls_reg/Skctls'.
# Executing ONERROR command at macro D:\Arcade_Stuff\POKEY\HDL\SKCTLS_reg\wave.do line 6
# ** Error: (vish-4014) No objects found matching '/tb_skctls_reg/Init'.
# Executing ONERROR command at macro D:\Arcade_Stuff\POKEY\HDL\SKCTLS_reg\wave.do line 7
do D:/Arcade_Stuff/POKEY/HDL/clock_gen_core/wave.do
run
# Break in Process line__36 at D:/Arcade_Stuff/POKEY/HDL/clock_gen_core/tb_clock_gen_core.vhd line 51
restart
run
# Break in Process line__36 at D:/Arcade_Stuff/POKEY/HDL/clock_gen_core/tb_clock_gen_core.vhd line 51
quit -sim
# End time: 11:40:36 on Jan 11,2022, Elapsed time: 0:12:04
# Errors: 15, Warnings: 0
# reading C:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project AUDCTL_reg
# Compile of AUDCTL_reg.vhd was successful.
# Compile of tb_AUDCTL_reg.vhd failed with 4 errors.
# 2 compiles, 1 failed with 4 errors.
# Compile of AUDCTL_reg.vhd was successful.
# Compile of tb_AUDCTL_reg.vhd failed with 4 errors.
# 2 compiles, 1 failed with 4 errors.
# Compile of AUDCTL_reg.vhd was successful.
# Compile of tb_AUDCTL_reg.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_audctl_reg
# vsim -gui work.tb_audctl_reg 
# Start time: 11:51:06 on Jan 11,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb_audctl_reg(behavioral)
# Loading work.audctl_reg(structural)
add wave -position insertpoint  \
sim:/tb_audctl_reg/clk
add wave -position insertpoint  \
sim:/tb_audctl_reg/wren
add wave -position insertpoint  \
sim:/tb_audctl_reg/d
add wave -position insertpoint  \
sim:/tb_audctl_reg/sel15Khz
add wave -position insertpoint  \
sim:/tb_audctl_reg/disHiFltr2
add wave -position insertpoint  \
sim:/tb_audctl_reg/disHiFltr1
add wave -position insertpoint  \
sim:/tb_audctl_reg/ch4Bits16
add wave -position insertpoint  \
sim:/tb_audctl_reg/ch2Bits16
add wave -position insertpoint  \
sim:/tb_audctl_reg/enFastClk3
add wave -position insertpoint  \
sim:/tb_audctl_reg/enFastClk1
add wave -position insertpoint  \
sim:/tb_audctl_reg/sel9bitPoly
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/Arcade_Stuff/POKEY/HDL/AUDCTL_reg/wave.do
run
# Break in Process line__48 at D:/Arcade_Stuff/POKEY/HDL/AUDCTL_reg/tb_AUDCTL_reg.vhd line 77
# Compile of tb_AUDCTL_reg.vhd failed with 9 errors.
# Compile of AUDCTL_reg.vhd was successful.
# Compile of tb_AUDCTL_reg.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.tb_audctl_reg(behavioral)
# Loading work.audctl_reg(structural)
run
# Break in Process line__51 at D:/Arcade_Stuff/POKEY/HDL/AUDCTL_reg/tb_AUDCTL_reg.vhd line 80
add wave -position insertpoint  \
sim:/tb_audctl_reg/q
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/Arcade_Stuff/POKEY/HDL/AUDCTL_reg/wave.do
restart
run
# Break in Process line__51 at D:/Arcade_Stuff/POKEY/HDL/AUDCTL_reg/tb_AUDCTL_reg.vhd line 80
quit -sim
# End time: 12:00:19 on Jan 11,2022, Elapsed time: 0:09:13
# Errors: 0, Warnings: 0
