// Seed: 2547534040
module module_0 #(
    parameter id_4 = 32'd62
) (
    input logic id_1,
    input id_2,
    input reg id_3,
    input _id_4
    , id_5,
    output id_6
);
  always @(*) begin
    id_5 <= 1 + id_2 ? id_3 : 1;
    id_5 <= #id_7 1;
    if (id_6[1 : id_4]) begin
      id_4 <= 1;
    end
  end
  logic id_8;
  assign id_4 = 1'b0;
endmodule
