CC 1:

Register:
$0: 0	$1: 8	$2: 7
$3: 6	$4: 3	$5: 9
$6: 5	$7: 2	$8: 7

Data memory:
00:	5
04:	5
08:	6
12:	8
16:	8

IF/ID :
PC		4
Instruction	00010001000000100000000000000011

ID/EX :
ReadData1	0
ReadData2	0
sign_ext	0
Rs		0
Rt		0
Rd		0
Control signals 000000000

EX/MEM :
ALUout		0
WriteData	0
Rt		0
Control signals	00000

MEM/WB :
ReadData	0
ALUout		0
Control signals	00
=================================================================
CC 2:

Register:
$0: 0	$1: 8	$2: 7
$3: 6	$4: 3	$5: 9
$6: 5	$7: 2	$8: 7

Data memory:
00:	5
04:	5
08:	6
12:	8
16:	8

IF/ID :
PC		8
Instruction	00100000110000110000000000001000

ID/EX :
ReadData1	7
ReadData2	7
sign_ext	3
Rs		8
Rt		2
Rd		0
Control signals 001010000

EX/MEM :
ALUout		0
WriteData	0
Rt		0
Control signals	00000

MEM/WB :
ReadData	0
ALUout		0
Control signals	00
=================================================================
CC 3:

Register:
$0: 0	$1: 8	$2: 7
$3: 6	$4: 3	$5: 9
$6: 5	$7: 2	$8: 7

Data memory:
00:	5
04:	5
08:	6
12:	8
16:	8

IF/ID :
PC		12
Instruction	00000000101000010010000000100010

ID/EX :
ReadData1	5
ReadData2	6
sign_ext	8
Rs		6
Rt		3
Rd		0
Control signals 000100010

EX/MEM :
ALUout		0
WriteData	7
Rt		2
Control signals	10000

MEM/WB :
ReadData	0
ALUout		0
Control signals	00
=================================================================
CC 4:

Register:
$0: 0	$1: 8	$2: 7
$3: 6	$4: 3	$5: 9
$6: 5	$7: 2	$8: 7

Data memory:
00:	5
04:	5
08:	6
12:	8
16:	8

IF/ID :
PC		20
Instruction	00000000010001110011100000100100

ID/EX :
ReadData1	0
ReadData2	0
sign_ext	0
Rs		0
Rt		0
Rd		0
Control signals 000000000

EX/MEM :
ALUout		0
WriteData	0
Rt		0
Control signals	00000

MEM/WB :
ReadData	0
ALUout		0
Control signals	00
=================================================================
CC 5:

Register:
$0: 0	$1: 8	$2: 7
$3: 6	$4: 3	$5: 9
$6: 5	$7: 2	$8: 7

Data memory:
00:	5
04:	5
08:	6
12:	8
16:	8

IF/ID :
PC		24
Instruction	00000000000000000000000000000000

ID/EX :
ReadData1	7
ReadData2	2
sign_ext	0
Rs		2
Rt		7
Rd		7
Control signals 110000010

EX/MEM :
ALUout		0
WriteData	0
Rt		0
Control signals	00000

MEM/WB :
ReadData	0
ALUout		0
Control signals	00
=================================================================
CC 6:

Register:
$0: 0	$1: 8	$2: 7
$3: 6	$4: 3	$5: 9
$6: 5	$7: 2	$8: 7

Data memory:
00:	5
04:	5
08:	6
12:	8
16:	8

IF/ID :
PC		28
Instruction	00000000000000000000000000000000

ID/EX :
ReadData1	0
ReadData2	0
sign_ext	0
Rs		0
Rt		0
Rd		0
Control signals 000000000

EX/MEM :
ALUout		2
WriteData	2
Rd		7
Control signals	00010

MEM/WB :
ReadData	0
ALUout		0
Control signals	00
=================================================================
CC 7:

Register:
$0: 0	$1: 8	$2: 7
$3: 6	$4: 3	$5: 9
$6: 5	$7: 2	$8: 7

Data memory:
00:	5
04:	5
08:	6
12:	8
16:	8

IF/ID :
PC		32
Instruction	00000000000000000000000000000000

ID/EX :
ReadData1	0
ReadData2	0
sign_ext	0
Rs		0
Rt		0
Rd		0
Control signals 000000000

EX/MEM :
ALUout		0
WriteData	0
Rt		0
Control signals	00000

MEM/WB :
ReadData	0
ALUout		2
Control signals	10
=================================================================
CC 8:

Register:
$0: 0	$1: 8	$2: 7
$3: 6	$4: 3	$5: 9
$6: 5	$7: 2	$8: 7

Data memory:
00:	5
04:	5
08:	6
12:	8
16:	8

IF/ID :
PC		36
Instruction	00000000000000000000000000000000

ID/EX :
ReadData1	0
ReadData2	0
sign_ext	0
Rs		0
Rt		0
Rd		0
Control signals 000000000

EX/MEM :
ALUout		0
WriteData	0
Rt		0
Control signals	00000

MEM/WB :
ReadData	0
ALUout		0
Control signals	00
=================================================================
