{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708571083867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708571083867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 22 11:04:43 2024 " "Processing started: Thu Feb 22 11:04:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708571083867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708571083867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter -c counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708571083867 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1708571084187 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_NUM data_num i2c_rw_data.v(42) " "Verilog HDL Declaration information at i2c_rw_data.v(42): object \"DATA_NUM\" differs only in case from object \"data_num\" in the same scope" {  } { { "../rtl/i2c_rw_data.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/i2c_rw_data.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708571084244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/firewild/08_counter_myboard/rtl/i2c_rw_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/firewild/08_counter_myboard/rtl/i2c_rw_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_rw_data " "Found entity 1: i2c_rw_data" {  } { { "../rtl/i2c_rw_data.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/i2c_rw_data.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708571084246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708571084246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_data WR_DATA i2c_ctrl.v(34) " "Verilog HDL Declaration information at i2c_ctrl.v(34): object \"wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/i2c_ctrl.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708571084251 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_data RD_DATA i2c_ctrl.v(38) " "Verilog HDL Declaration information at i2c_ctrl.v(38): object \"rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/i2c_ctrl.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708571084251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/firewild/08_counter_myboard/rtl/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/firewild/08_counter_myboard/rtl/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/i2c_ctrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708571084252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708571084252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/firewild/08_counter_myboard/sim/tb_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/firewild/08_counter_myboard/sim/tb_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_uart_rx " "Found entity 1: tb_uart_rx" {  } { { "../sim/tb_uart_rx.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/sim/tb_uart_rx.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708571084254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708571084254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/firewild/08_counter_myboard/sim/tb_functiongenerate.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/firewild/08_counter_myboard/sim/tb_functiongenerate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_functionGenerate " "Found entity 1: tb_functionGenerate" {  } { { "../sim/tb_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/sim/tb_functionGenerate.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708571084256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708571084256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/firewild/08_counter_myboard/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/firewild/08_counter_myboard/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708571084259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708571084259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/firewild/08_counter_myboard/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/firewild/08_counter_myboard/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/uart_rx.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708571084262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708571084262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/firewild/08_counter_myboard/rtl/top_functiongenerate.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/firewild/08_counter_myboard/rtl/top_functiongenerate.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_functionGenerate " "Found entity 1: top_functionGenerate" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708571084265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708571084265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/firewild/08_counter_myboard/rtl/functiongenerate.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/firewild/08_counter_myboard/rtl/functiongenerate.v" { { "Info" "ISGN_ENTITY_NAME" "1 functionGenerate " "Found entity 1: functionGenerate" {  } { { "../rtl/functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/functionGenerate.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708571084267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708571084267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/firewild/08_counter_myboard/rtl/key_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/firewild/08_counter_myboard/rtl/key_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_control " "Found entity 1: key_control" {  } { { "../rtl/key_control.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/key_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708571084269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708571084269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/firewild/08_counter_myboard/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/firewild/08_counter_myboard/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/key_filter.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708571084271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708571084271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/firewild/08_counter_myboard/sim/tb_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/firewild/08_counter_myboard/sim/tb_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_counter " "Found entity 1: tb_counter" {  } { { "../sim/tb_counter.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/sim/tb_counter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708571084273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708571084273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore_dir/ipcore.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore_dir/ipcore.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipcore " "Found entity 1: ipcore" {  } { { "ipcore_dir/ipcore.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/quartus_prj/ipcore_dir/ipcore.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708571084276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708571084276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_ip " "Found entity 1: fifo_ip" {  } { { "fifo_ip.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/quartus_prj/fifo_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708571084280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708571084280 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pulse_en tb_functionGenerate.v(60) " "Verilog HDL Implicit Net warning at tb_functionGenerate.v(60): created implicit net for \"pulse_en\"" {  } { { "../sim/tb_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/sim/tb_functionGenerate.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708571084280 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked tb_functionGenerate.v(141) " "Verilog HDL Implicit Net warning at tb_functionGenerate.v(141): created implicit net for \"locked\"" {  } { { "../sim/tb_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/sim/tb_functionGenerate.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708571084280 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pulse_en functionGenerate.v(42) " "Verilog HDL Implicit Net warning at functionGenerate.v(42): created implicit net for \"pulse_en\"" {  } { { "../rtl/functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/functionGenerate.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708571084280 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked functionGenerate.v(124) " "Verilog HDL Implicit Net warning at functionGenerate.v(124): created implicit net for \"locked\"" {  } { { "../rtl/functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/functionGenerate.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708571084280 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key_trigger_en key_control.v(32) " "Verilog HDL Implicit Net warning at key_control.v(32): created implicit net for \"key_trigger_en\"" {  } { { "../rtl/key_control.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/key_control.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708571084280 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(47) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(47): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/i2c_ctrl.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1708571084281 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(49) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(49): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/i2c_ctrl.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1708571084281 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(66) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(66): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/i2c_ctrl.v" 66 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1708571084281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_functionGenerate " "Elaborating entity \"top_functionGenerate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1708571084332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i top_functionGenerate.v(45) " "Verilog HDL or VHDL warning at top_functionGenerate.v(45): object \"i\" assigned a value but never read" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1708571084333 "|top_functionGenerate"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "relay_reg1 top_functionGenerate.v(47) " "Verilog HDL warning at top_functionGenerate.v(47): object relay_reg1 used but never assigned" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 47 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1708571084334 "|top_functionGenerate"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "relay_reg2 top_functionGenerate.v(48) " "Verilog HDL warning at top_functionGenerate.v(48): object relay_reg2 used but never assigned" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 48 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1708571084334 "|top_functionGenerate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 top_functionGenerate.v(52) " "Verilog HDL assignment warning at top_functionGenerate.v(52): truncated value with size 2 to match size of target (1)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1708571084334 "|top_functionGenerate"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pulse_gap top_functionGenerate.v(141) " "Verilog HDL Always Construct warning at top_functionGenerate.v(141): inferring latch(es) for variable \"pulse_gap\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1708571084336 "|top_functionGenerate"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pulse_select top_functionGenerate.v(141) " "Verilog HDL Always Construct warning at top_functionGenerate.v(141): inferring latch(es) for variable \"pulse_select\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1708571084337 "|top_functionGenerate"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "relay_reg1 0 top_functionGenerate.v(47) " "Net \"relay_reg1\" at top_functionGenerate.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1708571084337 "|top_functionGenerate"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "relay_reg2 0 top_functionGenerate.v(48) " "Net \"relay_reg2\" at top_functionGenerate.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1708571084337 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_select\[0\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_select\[0\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084337 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_select\[1\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_select\[1\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084337 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_gap\[0\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_gap\[0\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084338 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_gap\[1\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_gap\[1\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084338 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_gap\[2\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_gap\[2\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084338 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_gap\[3\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_gap\[3\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084338 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_gap\[4\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_gap\[4\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084338 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_gap\[5\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_gap\[5\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084338 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_gap\[6\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_gap\[6\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084338 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_gap\[7\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_gap\[7\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084338 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_gap\[8\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_gap\[8\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084338 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_gap\[9\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_gap\[9\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084338 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_gap\[10\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_gap\[10\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084338 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_gap\[11\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_gap\[11\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084338 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_gap\[12\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_gap\[12\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084339 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_gap\[13\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_gap\[13\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084339 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_gap\[14\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_gap\[14\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084339 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_gap\[15\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_gap\[15\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084339 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[0\]\[0\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[0\]\[0\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084339 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[0\]\[1\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[0\]\[1\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084339 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[0\]\[2\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[0\]\[2\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084339 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[0\]\[3\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[0\]\[3\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084340 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[0\]\[4\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[0\]\[4\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084340 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[0\]\[5\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[0\]\[5\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084340 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[0\]\[6\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[0\]\[6\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084340 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[0\]\[7\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[0\]\[7\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084340 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[0\]\[8\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[0\]\[8\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084340 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[0\]\[9\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[0\]\[9\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084341 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[0\]\[10\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[0\]\[10\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084341 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[0\]\[11\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[0\]\[11\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084341 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[0\]\[12\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[0\]\[12\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084341 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[0\]\[13\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[0\]\[13\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084341 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[0\]\[14\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[0\]\[14\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084341 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[0\]\[15\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[0\]\[15\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084342 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[1\]\[0\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[1\]\[0\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084342 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[1\]\[1\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[1\]\[1\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084342 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[1\]\[2\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[1\]\[2\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084342 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[1\]\[3\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[1\]\[3\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084342 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[1\]\[4\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[1\]\[4\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084343 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[1\]\[5\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[1\]\[5\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084343 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[1\]\[6\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[1\]\[6\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084343 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[1\]\[7\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[1\]\[7\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084343 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[1\]\[8\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[1\]\[8\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084343 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[1\]\[9\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[1\]\[9\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084344 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[1\]\[10\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[1\]\[10\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084344 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[1\]\[11\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[1\]\[11\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084344 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[1\]\[12\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[1\]\[12\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084344 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[1\]\[13\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[1\]\[13\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084344 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[1\]\[14\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[1\]\[14\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084344 "|top_functionGenerate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_width\[1\]\[15\] top_functionGenerate.v(141) " "Inferred latch for \"pulse_width\[1\]\[15\]\" at top_functionGenerate.v(141)" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708571084344 "|top_functionGenerate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_control key_control:key_control_inst " "Elaborating entity \"key_control\" for hierarchy \"key_control:key_control_inst\"" {  } { { "../rtl/top_functionGenerate.v" "key_control_inst" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 key_control.v(54) " "Verilog HDL assignment warning at key_control.v(54): truncated value with size 4 to match size of target (2)" {  } { { "../rtl/key_control.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/key_control.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1708571084363 "|top_functionGenerate|key_control:key_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_control.v(56) " "Verilog HDL assignment warning at key_control.v(56): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/key_control.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/key_control.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1708571084364 "|top_functionGenerate|key_control:key_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_control:key_control_inst\|key_filter:key_filter_inst1 " "Elaborating entity \"key_filter\" for hierarchy \"key_control:key_control_inst\|key_filter:key_filter_inst1\"" {  } { { "../rtl/key_control.v" "key_filter_inst1" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/key_control.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "functionGenerate functionGenerate:functionGenerate_inst " "Elaborating entity \"functionGenerate\" for hierarchy \"functionGenerate:functionGenerate_inst\"" {  } { { "../rtl/top_functionGenerate.v" "functionGenerate_inst" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084369 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 functionGenerate.v(89) " "Verilog HDL assignment warning at functionGenerate.v(89): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/functionGenerate.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1708571084371 "|top_functionGenerate|functionGenerate:functionGenerate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 functionGenerate.v(90) " "Verilog HDL assignment warning at functionGenerate.v(90): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/functionGenerate.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1708571084371 "|top_functionGenerate|functionGenerate:functionGenerate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 functionGenerate.v(102) " "Verilog HDL assignment warning at functionGenerate.v(102): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/functionGenerate.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1708571084371 "|top_functionGenerate|functionGenerate:functionGenerate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 functionGenerate.v(103) " "Verilog HDL assignment warning at functionGenerate.v(103): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/functionGenerate.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1708571084371 "|top_functionGenerate|functionGenerate:functionGenerate_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipcore functionGenerate:functionGenerate_inst\|ipcore:pll_ip_inst " "Elaborating entity \"ipcore\" for hierarchy \"functionGenerate:functionGenerate_inst\|ipcore:pll_ip_inst\"" {  } { { "../rtl/functionGenerate.v" "pll_ip_inst" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/functionGenerate.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll functionGenerate:functionGenerate_inst\|ipcore:pll_ip_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"functionGenerate:functionGenerate_inst\|ipcore:pll_ip_inst\|altpll:altpll_component\"" {  } { { "ipcore_dir/ipcore.v" "altpll_component" { Text "D:/Repos/FireWild/08_counter_myBoard/quartus_prj/ipcore_dir/ipcore.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "functionGenerate:functionGenerate_inst\|ipcore:pll_ip_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"functionGenerate:functionGenerate_inst\|ipcore:pll_ip_inst\|altpll:altpll_component\"" {  } { { "ipcore_dir/ipcore.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/quartus_prj/ipcore_dir/ipcore.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708571084415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "functionGenerate:functionGenerate_inst\|ipcore:pll_ip_inst\|altpll:altpll_component " "Instantiated megafunction \"functionGenerate:functionGenerate_inst\|ipcore:pll_ip_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ipcore " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ipcore\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084416 ""}  } { { "ipcore_dir/ipcore.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/quartus_prj/ipcore_dir/ipcore.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1708571084416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ipcore_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ipcore_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipcore_altpll " "Found entity 1: ipcore_altpll" {  } { { "db/ipcore_altpll.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/quartus_prj/db/ipcore_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708571084488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708571084488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipcore_altpll functionGenerate:functionGenerate_inst\|ipcore:pll_ip_inst\|altpll:altpll_component\|ipcore_altpll:auto_generated " "Elaborating entity \"ipcore_altpll\" for hierarchy \"functionGenerate:functionGenerate_inst\|ipcore:pll_ip_inst\|altpll:altpll_component\|ipcore_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_inst\"" {  } { { "../rtl/top_functionGenerate.v" "uart_rx_inst" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx_inst\"" {  } { { "../rtl/top_functionGenerate.v" "uart_tx_inst" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708571084496 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1708571085023 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pulse_out2 GND " "Pin \"pulse_out2\" is stuck at GND" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708571085059 "|top_functionGenerate|pulse_out2"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx VCC " "Pin \"tx\" is stuck at VCC" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708571085059 "|top_functionGenerate|tx"} { "Warning" "WMLS_MLS_STUCK_PIN" "relay_out1 GND " "Pin \"relay_out1\" is stuck at GND" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708571085059 "|top_functionGenerate|relay_out1"} { "Warning" "WMLS_MLS_STUCK_PIN" "relay_out2 GND " "Pin \"relay_out2\" is stuck at GND" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708571085059 "|top_functionGenerate|relay_out2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1708571085059 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1708571085190 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1708571085320 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Repos/FireWild/08_counter_myBoard/quartus_prj/output_files/counter.map.smsg " "Generated suppressed messages file D:/Repos/FireWild/08_counter_myBoard/quartus_prj/output_files/counter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1708571085374 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1708571085490 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708571085490 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708571085598 "|top_functionGenerate|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "../rtl/top_functionGenerate.v" "" { Text "D:/Repos/FireWild/08_counter_myBoard/rtl/top_functionGenerate.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708571085598 "|top_functionGenerate|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1708571085598 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1708571085599 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1708571085599 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1708571085599 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1708571085599 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1708571085599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708571085646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 22 11:04:45 2024 " "Processing ended: Thu Feb 22 11:04:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708571085646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708571085646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708571085646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708571085646 ""}
