// Seed: 2872805496
`define pp_1 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output id_11;
  input id_10;
  input id_9;
  output id_8;
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  initial begin
    id_4 = id_6 - 1;
    if (1) begin
      id_8 = (id_4) == 1;
      id_7 = id_2 & 1 - id_1;
    end else id_9 <= id_11;
  end
endmodule
module module_1 #(
    parameter id_4 = 32'd67,
    parameter id_7 = 32'd93
) (
    output id_1,
    output logic id_2,
    input id_3,
    output _id_4,
    input logic id_5
);
  logic id_6;
  assign id_3 = 1;
  assign id_4 = 1;
  logic _id_7;
  assign id_2 = 1'b0;
  assign id_1 = 1'b0;
  defparam id_8#(
      .id_9(1)
  ).id_10 = 1'b0, id_11.id_12 = 1, id_13.id_14 = id_13, id_15.id_16 = id_1[id_7], id_17.id_18 = 1,
      id_19.id_20 = 1 + 1 + id_18;
  type_26 id_21 (
      .sum (1),
      .id_0(id_18),
      .id_1(id_9[id_4&1])
  );
endmodule
`default_nettype wire
