<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1443436588351" xml:lang="en-us">
  <title class="- topic/title " id="TitleHypervisorConfigurationRegister_EL2">HCR_EL2, Hypervisor Configuration Register, EL2</title>
  <shortdesc class="- topic/shortdesc ">The HCR_EL2 provides configuration control for virtualization, including
    whether various Non-secure operations are trapped to EL2.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <title class="- topic/title ">Bit field descriptions</title>
      <p class="- topic/p ">HCR_EL2 is a 64-bit register, and is part of the Virtualization registers
        functional group.</p>
      
      <fig class="- topic/fig ">
        <title class="- topic/title ">HCR_EL2 bit assignments</title>
        <image class="- topic/image " href="cgj1479057369310.svg" placement="inline">
          <alt class="- topic/alt ">HCR_EL2 bit assignments</alt>
        </image>
      </fig>
      
      
      
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">RES0, [63:39]</dt>
          <dd class="- topic/dd ">
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "> <term class="- topic/term " outputclass="archterm">res0</term> </dt>
                <dd class="- topic/dd ">Reserved.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        
        
        
        
        
        
        
        
        
        
        
        
        

        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">MIOCNCE, [38]</dt>
          <dd class="- topic/dd "> <p class="- topic/p ">Mismatched Inner/Outer Cacheable Non-Coherency Enable, for the
              Non-secure EL1 and EL0 translation regime. </p>  </dd>
        </dlentry>

        

        

        

        


        

        


        
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">RW, [31]</dt>
          <dd class="- topic/dd "> <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
            <dlentry class="- topic/dlentry ">
              <dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">res1</term></dt>
              <dd class="- topic/dd ">Reserved.</dd>
            </dlentry>
            </dl> </dd>
        </dlentry>

        
        
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">HCD, [29]</dt>
          <dd class="- topic/dd "> <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
            <dlentry class="- topic/dlentry ">
              <dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">res0</term></dt>
              <dd class="- topic/dd ">Reserved.</dd>
            </dlentry>
            </dl> </dd>
        </dlentry>

        

        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">TGE, [27]</dt>
          <dd class="- topic/dd "> <p class="- topic/p ">Traps general exceptions. If this bit is set, and SCR_EL3.NS is set,
              then:</p> <ul class="- topic/ul " id="ul_bsk_1qf_vw">
            <li class="- topic/li ">All exceptions that would be routed to EL1 are routed to EL2.</li>
            <li class="- topic/li ">The SCTLR_EL1.M bit is treated as <codeph class="+ topic/ph pr-d/codeph " otherprops="g.number.any">0</codeph> regardless of its actual state, other than
                for reading the bit.</li>
            <li class="- topic/li ">The HCR_EL2.FMO, IMO, and AMO bits are treated as <ph class="- topic/ph " otherprops="g.number.any">1</ph> regardless of their actual state, other than for
                reading the bits.</li>
            <li class="- topic/li ">All virtual interrupts are disabled.</li>
            <li class="- topic/li ">Any <term class="- topic/term " outputclass="archterm">IMPLEMENTATION
                  DEFINED</term> mechanisms for signaling virtual interrupts are disabled.</li>
            <li class="- topic/li ">An exception return to EL1 is treated as an illegal exception return.</li>
            </ul> <p class="- topic/p ">HCR_EL2.TGE must not be cached in a TLB.</p> <p class="- topic/p ">When the value of SCR_EL3.NS is 0 the core behaves as if this field is 0 for all
              purposes other than a direct read or write access of HCR_EL2.</p> </dd>
        </dlentry>

        

        

        

        

        

        



        

        

        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">TID3, [18]</dt>
          <dd class="- topic/dd "> <p class="- topic/p ">Traps ID group 3 registers. The possible values are:</p> <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
            <dlentry class="- topic/dlentry ">
              <dt class="- topic/dt "> <codeph class="+ topic/ph pr-d/codeph " otherprops="g.number.any">0</codeph> </dt>
              <dd class="- topic/dd ">ID group 3 register accesses are not trapped. </dd>
            </dlentry>
            <dlentry class="- topic/dlentry ">
              <dt class="- topic/dt "> <codeph class="+ topic/ph pr-d/codeph " otherprops="g.number.any">1</codeph> </dt>
              <dd class="- topic/dd ">Reads to ID group 3 registers executed from Non-secure EL1 are
                  trapped to EL2.</dd>
            </dlentry>
            </dl> <p class="- topic/p ">See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite> for the registers covered by this setting.</p> </dd>
        </dlentry>

        


        


        
        

        

        

        

        

        

        

        

        

        

        

        

        


        


        

      </dl>
      

      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Configurations</dt>
          <dd class="- topic/dd ">   <p class="- topic/p ">If EL2 is not implemented, this register is <term class="- topic/term " outputclass="archterm">RES0</term> from EL3</p> <p class="- topic/p ">RW fields in this register reset to architecturally <term class="- topic/term " outputclass="archterm">UNKNOWN</term> values.</p> <p class="- topic/p ">Bit fields and details not provided in this description are architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p> </dd>
        </dlentry>
      </dl>
    </section>
    
  </refbody>
</reference>