ncverilog +access+rwc +gui +sv +define+SIM +incdir+../ddr4_0_ex/ddr4_0_ex.ip_user_files/ipstatic/hdl \
	ddr4_test.sv \
	../src/write_stream_gen.v \
	../src/read_stream.v \
	../src/main_machine.v \
	../src/mon_streams.v \
	../src/prbs_gen.v \
	../src/speed_tester.v \
	../src/ext_memory_test.v \
	axi_mem_target.v \
	axi_target_bfm.v \
	test_ram.v \
	../ddr4_0_ex/ddr4_0_ex.srcs/sources_1/ip/axi_clock_converter_0/sim/axi_clock_converter_0.v \
	../ddr4_0_ex/ddr4_0_ex.ip_user_files/ipstatic/hdl/axi_infrastructure_v1_1_vl_rfs.v \
	../ddr4_0_ex/ddr4_0_ex.ip_user_files/ipstatic/hdl/axi_clock_converter_v2_1_vl_rfs.v \
	../ddr4_0_ex/ddr4_0_ex.ip_user_files/ipstatic/hdl/fifo_generator_v13_2_rfs.v \
	../ddr4_0_ex/ddr4_0_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v \
	../ddr4_0_ex/ddr4_0_ex.ip_user_files/ipstatic/simulation/fifo_generator_vlog_beh.v \
	/usr/cads/Xilinx/Vivado/2019.1/data/verilog/src/unisims/SRL16E.v
