Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Dec  9 18:20:59 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_451_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 Delay1No17_instance/Y_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.842ns (25.331%)  route 2.482ns (74.669%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 6.217 - 4.000 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.884ns (routing 0.711ns, distribution 1.173ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.646ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=30912, routed)       1.884     2.835    Delay1No17_instance/clk_IBUF_BUFG
    SLICE_X147Y459       FDCE                                         r  Delay1No17_instance/Y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y459       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.914 f  Delay1No17_instance/Y_reg[23]/Q
                         net (fo=10, routed)          1.043     3.957    Delay1No16_instance/Y_reg[33]_0[23]
    SLICE_X138Y380       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.056 r  Delay1No16_instance/shiftedFracY_d1[33]_i_5__0/O
                         net (fo=4, routed)           0.155     4.211    Delay1No16_instance/shiftedFracY_d1[33]_i_5__0_n_0
    SLICE_X136Y378       LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.065     4.276 r  Delay1No16_instance/shiftedFracY_d1[49]_i_4__0/O
                         net (fo=2, routed)           0.295     4.571    Delay1No16_instance/shiftedFracY_d1[49]_i_4__0_n_0
    SLICE_X138Y376       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     4.606 f  Delay1No16_instance/shiftedFracY_d1[49]_i_7__0/O
                         net (fo=2, routed)           0.134     4.740    Delay1No16_instance/Sum10_1_impl_instance/FPAddSubOp_instance/expDiff__26[4]
    SLICE_X138Y378       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     4.829 f  Delay1No16_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.142     4.971    Delay1No16_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X137Y377       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     5.059 r  Delay1No16_instance/shiftedFracY_d1[45]_i_4__0/O
                         net (fo=31, routed)          0.254     5.313    Delay1No17_instance/Y_reg[23]_0
    SLICE_X138Y371       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     5.462 r  Delay1No17_instance/shiftedFracY_d1[18]_i_3__0/O
                         net (fo=5, routed)           0.202     5.664    Delay1No17_instance/shiftedFracY_d1_reg[38][5]
    SLICE_X135Y373       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     5.752 r  Delay1No17_instance/shiftedFracY_d1[30]_i_3__0/O
                         net (fo=2, routed)           0.206     5.958    Delay1No16_instance/Y_reg[26]_0[7]
    SLICE_X135Y373       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     6.108 r  Delay1No16_instance/shiftedFracY_d1[30]_i_1__0/O
                         net (fo=1, routed)           0.051     6.159    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY[19]
    SLICE_X135Y373       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=30912, routed)       1.557     6.217    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X135Y373       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/C
                         clock pessimism              0.356     6.573    
                         clock uncertainty           -0.035     6.537    
    SLICE_X135Y373       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.562    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]
  -------------------------------------------------------------------
                         required time                          6.562    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  0.404    




