[2021-09-09 09:52:12,456]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-09 09:52:12,456]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:52:21,734]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; ".

Peak memory: 18132992 bytes

[2021-09-09 09:52:21,735]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:52:22,059]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35999744 bytes

[2021-09-09 09:52:22,075]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-09 09:52:22,076]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:52:22,721]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2699
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2699
score:100
	Report mapping result:
		klut_size()     :2947
		klut.num_gates():2732
		max delay       :15
		max area        :2699
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :2688
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 27885568 bytes

[2021-09-09 09:52:22,721]mapper_test.py:220:[INFO]: area: 2732 level: 15
[2021-09-09 11:46:59,104]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-09 11:46:59,104]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:47:09,609]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; ".

Peak memory: 18124800 bytes

[2021-09-09 11:47:09,609]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:47:09,918]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35721216 bytes

[2021-09-09 11:47:09,932]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-09 11:47:09,933]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:47:16,209]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:30
	current map manager:
		current min nodes:5372
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2699
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :4838
score:100
	Report mapping result:
		klut_size()     :2947
		klut.num_gates():2732
		max delay       :15
		max area        :2699
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :2688
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 63307776 bytes

[2021-09-09 11:47:16,210]mapper_test.py:220:[INFO]: area: 2732 level: 15
[2021-09-09 13:17:26,812]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-09 13:17:26,812]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:17:35,959]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; ".

Peak memory: 18624512 bytes

[2021-09-09 13:17:35,959]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:17:36,239]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.12 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 36065280 bytes

[2021-09-09 13:17:36,255]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-09 13:17:36,255]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:17:41,869]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:30
	current map manager:
		current min nodes:5372
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2745
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :4852
score:100
	Report mapping result:
		klut_size()     :2993
		klut.num_gates():2778
		max delay       :15
		max area        :2745
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :2724
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 63176704 bytes

[2021-09-09 13:17:41,870]mapper_test.py:220:[INFO]: area: 2778 level: 15
[2021-09-09 15:01:48,208]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-09 15:01:48,208]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:01:48,208]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:01:48,515]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 36106240 bytes

[2021-09-09 15:01:48,531]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-09 15:01:48,531]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:01:54,799]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:30
	current map manager:
		current min nodes:5372
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :4742
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 63098880 bytes

[2021-09-09 15:01:54,800]mapper_test.py:220:[INFO]: area: 2879 level: 15
[2021-09-09 15:30:52,308]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-09 15:30:52,308]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:30:52,308]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:30:52,618]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35704832 bytes

[2021-09-09 15:30:52,635]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-09 15:30:52,635]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:30:58,912]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:30
	current map manager:
		current min nodes:5372
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :4742
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 63234048 bytes

[2021-09-09 15:30:58,913]mapper_test.py:220:[INFO]: area: 2879 level: 15
[2021-09-09 16:08:54,308]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-09 16:08:54,308]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:08:54,309]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:08:54,660]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.15 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 36327424 bytes

[2021-09-09 16:08:54,678]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-09 16:08:54,678]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:09:01,064]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:30
	current map manager:
		current min nodes:5372
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :4742
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 63266816 bytes

[2021-09-09 16:09:01,065]mapper_test.py:220:[INFO]: area: 2879 level: 15
[2021-09-09 16:43:35,698]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-09 16:43:35,698]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:43:35,698]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:43:36,043]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.14 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35725312 bytes

[2021-09-09 16:43:36,059]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-09 16:43:36,059]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:43:42,423]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:30
	current map manager:
		current min nodes:5372
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :4742
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 63266816 bytes

[2021-09-09 16:43:42,424]mapper_test.py:220:[INFO]: area: 2879 level: 15
[2021-09-09 17:20:01,039]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-09 17:20:01,039]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:20:01,040]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:20:01,349]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35835904 bytes

[2021-09-09 17:20:01,367]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-09 17:20:01,367]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:20:07,666]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:30
	current map manager:
		current min nodes:5372
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :4750
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 63279104 bytes

[2021-09-09 17:20:07,667]mapper_test.py:220:[INFO]: area: 2879 level: 15
[2021-09-13 23:26:03,494]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-13 23:26:03,494]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:26:03,495]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:26:03,846]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.03 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.01 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.01 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.16 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35581952 bytes

[2021-09-13 23:26:03,863]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-13 23:26:03,863]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:26:08,947]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:29
	current map manager:
		current min nodes:5372
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5691
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 61194240 bytes

[2021-09-13 23:26:08,948]mapper_test.py:220:[INFO]: area: 2879 level: 15
[2021-09-13 23:41:35,689]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-13 23:41:35,689]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:35,689]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:35,966]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35377152 bytes

[2021-09-13 23:41:35,983]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-13 23:41:35,983]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:36,630]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 26857472 bytes

[2021-09-13 23:41:36,631]mapper_test.py:220:[INFO]: area: 2879 level: 15
[2021-09-14 08:55:29,964]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-14 08:55:29,964]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:55:29,964]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:55:30,281]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35729408 bytes

[2021-09-14 08:55:30,297]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-14 08:55:30,297]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:55:35,768]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:30
	current map manager:
		current min nodes:5372
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :4750
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 63295488 bytes

[2021-09-14 08:55:35,769]mapper_test.py:220:[INFO]: area: 2879 level: 15
[2021-09-14 09:20:33,442]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-14 09:20:33,442]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:33,442]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:33,738]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35930112 bytes

[2021-09-14 09:20:33,755]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-14 09:20:33,755]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:34,394]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 27455488 bytes

[2021-09-14 09:20:34,395]mapper_test.py:220:[INFO]: area: 2879 level: 15
[2021-09-15 15:29:45,832]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-15 15:29:45,833]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:29:45,833]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:29:46,085]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35946496 bytes

[2021-09-15 15:29:46,102]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-15 15:29:46,102]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:29:50,735]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:29
	current map manager:
		current min nodes:5372
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5307
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 59535360 bytes

[2021-09-15 15:29:50,736]mapper_test.py:220:[INFO]: area: 2879 level: 15
[2021-09-15 15:54:00,871]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-15 15:54:00,871]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:00,872]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:01,122]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.10 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35835904 bytes

[2021-09-15 15:54:01,139]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-15 15:54:01,139]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:01,657]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 13316096 bytes

[2021-09-15 15:54:01,658]mapper_test.py:220:[INFO]: area: 2879 level: 15
[2021-09-18 14:00:16,017]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-18 14:00:16,018]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:00:16,018]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:00:16,272]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35504128 bytes

[2021-09-18 14:00:16,285]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-18 14:00:16,285]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:00:20,785]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:31
	current map manager:
		current min nodes:5372
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :5024
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 81563648 bytes

[2021-09-18 14:00:20,786]mapper_test.py:220:[INFO]: area: 2879 level: 15
[2021-09-18 16:24:55,472]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-18 16:24:55,472]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:24:55,472]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:24:55,728]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35708928 bytes

[2021-09-18 16:24:55,745]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-18 16:24:55,746]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:25:00,117]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:30
	current map manager:
		current min nodes:5372
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :4899
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 50270208 bytes

[2021-09-18 16:25:00,118]mapper_test.py:220:[INFO]: area: 2879 level: 15
[2021-09-22 08:56:50,586]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-22 08:56:50,587]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:56:50,587]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:56:50,840]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35622912 bytes

[2021-09-22 08:56:50,856]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-22 08:56:50,856]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:56:53,231]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:32
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 29966336 bytes

[2021-09-22 08:56:53,231]mapper_test.py:220:[INFO]: area: 2879 level: 15
[2021-09-22 11:23:39,563]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-22 11:23:39,563]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:23:39,563]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:23:39,821]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35561472 bytes

[2021-09-22 11:23:39,836]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-22 11:23:39,836]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:23:44,241]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:29
	current map manager:
		current min nodes:5372
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5001
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 33480704 bytes

[2021-09-22 11:23:44,241]mapper_test.py:220:[INFO]: area: 2879 level: 15
[2021-09-23 16:42:21,728]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-23 16:42:21,728]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:42:21,729]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:42:21,981]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.10 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35741696 bytes

[2021-09-23 16:42:21,998]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-23 16:42:21,999]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:42:26,744]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
balancing!
	current map manager:
		current min nodes:5372
		current min depth:32
rewriting!
	current map manager:
		current min nodes:5372
		current min depth:32
balancing!
	current map manager:
		current min nodes:5372
		current min depth:29
rewriting!
	current map manager:
		current min nodes:5372
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5001
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 35520512 bytes

[2021-09-23 16:42:26,745]mapper_test.py:220:[INFO]: area: 2879 level: 15
[2021-09-23 17:05:39,167]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-23 17:05:39,167]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:05:39,167]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:05:39,422]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35540992 bytes

[2021-09-23 17:05:39,436]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-23 17:05:39,436]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:05:43,848]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
balancing!
	current map manager:
		current min nodes:5372
		current min depth:32
rewriting!
	current map manager:
		current min nodes:5372
		current min depth:32
balancing!
	current map manager:
		current min nodes:5372
		current min depth:29
rewriting!
	current map manager:
		current min nodes:5372
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5001
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 33370112 bytes

[2021-09-23 17:05:43,849]mapper_test.py:220:[INFO]: area: 2879 level: 15
[2021-09-23 18:06:59,972]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-23 18:06:59,972]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:06:59,972]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:07:00,228]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35852288 bytes

[2021-09-23 18:07:00,246]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-23 18:07:00,246]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:07:05,024]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
balancing!
	current map manager:
		current min nodes:5372
		current min depth:32
rewriting!
	current map manager:
		current min nodes:5372
		current min depth:32
balancing!
	current map manager:
		current min nodes:5372
		current min depth:29
rewriting!
	current map manager:
		current min nodes:5372
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5001
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 35540992 bytes

[2021-09-23 18:07:05,025]mapper_test.py:220:[INFO]: area: 2879 level: 15
[2021-09-27 16:34:10,003]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-27 16:34:10,003]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:34:10,004]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:34:10,266]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35553280 bytes

[2021-09-27 16:34:10,281]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-27 16:34:10,281]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:34:14,874]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
balancing!
	current map manager:
		current min nodes:5372
		current min depth:32
rewriting!
	current map manager:
		current min nodes:5372
		current min depth:32
balancing!
	current map manager:
		current min nodes:5372
		current min depth:29
rewriting!
	current map manager:
		current min nodes:5372
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5001
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 35258368 bytes

[2021-09-27 16:34:14,875]mapper_test.py:220:[INFO]: area: 2879 level: 15
[2021-09-27 17:40:58,368]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-27 17:40:58,368]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:40:58,368]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:40:58,683]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35495936 bytes

[2021-09-27 17:40:58,698]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-27 17:40:58,698]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:41:03,271]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
balancing!
	current map manager:
		current min nodes:5372
		current min depth:32
rewriting!
	current map manager:
		current min nodes:5372
		current min depth:32
balancing!
	current map manager:
		current min nodes:5372
		current min depth:29
rewriting!
	current map manager:
		current min nodes:5372
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5108
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 35336192 bytes

[2021-09-27 17:41:03,272]mapper_test.py:220:[INFO]: area: 2879 level: 15
[2021-09-28 02:07:13,056]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-28 02:07:13,056]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:07:13,056]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:07:13,356]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.12 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35852288 bytes

[2021-09-28 02:07:13,374]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-28 02:07:13,374]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:07:17,983]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:29
	current map manager:
		current min nodes:5372
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5001
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 35459072 bytes

[2021-09-28 02:07:17,983]mapper_test.py:220:[INFO]: area: 2879 level: 15
[2021-09-28 16:46:47,940]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-28 16:46:47,941]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:46:47,941]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:46:48,253]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35581952 bytes

[2021-09-28 16:46:48,271]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-28 16:46:48,271]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:46:52,802]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:29
	current map manager:
		current min nodes:5372
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5001
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 33415168 bytes

[2021-09-28 16:46:52,803]mapper_test.py:220:[INFO]: area: 2879 level: 15
[2021-09-28 17:25:48,691]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-09-28 17:25:48,692]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:25:48,692]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:25:48,948]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 36081664 bytes

[2021-09-28 17:25:48,966]mapper_test.py:156:[INFO]: area: 2083 level: 15
[2021-09-28 17:25:48,966]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:25:53,390]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:29
	current map manager:
		current min nodes:5372
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5001
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 45539328 bytes

[2021-09-28 17:25:53,391]mapper_test.py:220:[INFO]: area: 2879 level: 15
[2021-10-09 10:40:56,113]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-10-09 10:40:56,114]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:40:56,115]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:40:56,427]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35696640 bytes

[2021-10-09 10:40:56,446]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-10-09 10:40:56,446]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:40:58,212]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5575
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 19206144 bytes

[2021-10-09 10:40:58,213]mapper_test.py:224:[INFO]: area: 2879 level: 15
[2021-10-09 11:23:31,676]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-10-09 11:23:31,676]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:23:31,676]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:23:31,932]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35713024 bytes

[2021-10-09 11:23:31,947]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-10-09 11:23:31,948]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:23:33,684]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5579
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 22781952 bytes

[2021-10-09 11:23:33,685]mapper_test.py:224:[INFO]: area: 2879 level: 15
[2021-10-09 16:31:15,519]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-10-09 16:31:15,520]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:31:15,520]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:31:15,784]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35586048 bytes

[2021-10-09 16:31:15,800]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-10-09 16:31:15,800]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:31:17,552]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 18833408 bytes

[2021-10-09 16:31:17,553]mapper_test.py:224:[INFO]: area: 2879 level: 15
[2021-10-09 16:48:24,716]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-10-09 16:48:24,716]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:48:24,716]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:48:24,983]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35921920 bytes

[2021-10-09 16:48:24,997]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-10-09 16:48:24,997]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:48:26,721]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 18866176 bytes

[2021-10-09 16:48:26,722]mapper_test.py:224:[INFO]: area: 2879 level: 15
[2021-10-12 10:56:54,606]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-10-12 10:56:54,607]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:56:54,607]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:56:54,919]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.12 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35778560 bytes

[2021-10-12 10:56:54,936]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-10-12 10:56:54,936]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:56:59,573]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:30
	current map manager:
		current min nodes:5372
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5038
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 28180480 bytes

[2021-10-12 10:56:59,574]mapper_test.py:224:[INFO]: area: 2879 level: 15
[2021-10-12 11:17:40,096]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-10-12 11:17:40,096]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:17:40,096]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:17:40,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35893248 bytes

[2021-10-12 11:17:40,378]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-10-12 11:17:40,378]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:17:42,223]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5575
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 19144704 bytes

[2021-10-12 11:17:42,223]mapper_test.py:224:[INFO]: area: 2879 level: 15
[2021-10-12 13:32:22,542]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-10-12 13:32:22,542]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:32:22,543]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:32:22,808]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35999744 bytes

[2021-10-12 13:32:22,824]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-10-12 13:32:22,824]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:32:27,474]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:30
	current map manager:
		current min nodes:5372
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5038
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 28274688 bytes

[2021-10-12 13:32:27,474]mapper_test.py:224:[INFO]: area: 2879 level: 15
[2021-10-12 15:03:02,499]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-10-12 15:03:02,500]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:03:02,500]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:03:02,807]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.12 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35483648 bytes

[2021-10-12 15:03:02,825]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-10-12 15:03:02,825]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:03:07,457]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:30
	current map manager:
		current min nodes:5372
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :5038
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 28307456 bytes

[2021-10-12 15:03:07,458]mapper_test.py:224:[INFO]: area: 2879 level: 15
[2021-10-12 18:47:54,169]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-10-12 18:47:54,169]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:47:54,169]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:47:54,438]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35348480 bytes

[2021-10-12 18:47:54,455]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-10-12 18:47:54,455]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:47:59,179]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:30
	current map manager:
		current min nodes:5372
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :4979
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 22736896 bytes

[2021-10-12 18:47:59,180]mapper_test.py:224:[INFO]: area: 2879 level: 15
[2021-10-18 11:41:22,013]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-10-18 11:41:22,014]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:41:22,015]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:41:22,286]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35889152 bytes

[2021-10-18 11:41:22,304]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-10-18 11:41:22,305]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:41:27,072]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:30
	current map manager:
		current min nodes:5372
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :4979
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 22679552 bytes

[2021-10-18 11:41:27,073]mapper_test.py:224:[INFO]: area: 2879 level: 15
[2021-10-18 12:03:42,989]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-10-18 12:03:42,990]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:42,990]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:43,259]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35729408 bytes

[2021-10-18 12:03:43,274]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-10-18 12:03:43,274]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:43,598]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 11956224 bytes

[2021-10-18 12:03:43,598]mapper_test.py:224:[INFO]: area: 2879 level: 15
[2021-10-19 14:11:40,124]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-10-19 14:11:40,125]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:40,125]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:40,392]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35622912 bytes

[2021-10-19 14:11:40,409]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-10-19 14:11:40,409]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:40,738]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 12005376 bytes

[2021-10-19 14:11:40,738]mapper_test.py:224:[INFO]: area: 2879 level: 15
[2021-10-22 13:32:40,720]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-10-22 13:32:40,720]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:32:40,720]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:32:40,982]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35614720 bytes

[2021-10-22 13:32:41,000]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-10-22 13:32:41,000]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:32:42,263]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 14974976 bytes

[2021-10-22 13:32:42,263]mapper_test.py:224:[INFO]: area: 2879 level: 15
[2021-10-22 13:53:33,766]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-10-22 13:53:33,767]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:53:33,767]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:53:34,031]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35930112 bytes

[2021-10-22 13:53:34,046]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-10-22 13:53:34,046]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:53:35,331]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 15003648 bytes

[2021-10-22 13:53:35,332]mapper_test.py:224:[INFO]: area: 2879 level: 15
[2021-10-22 14:02:00,937]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-10-22 14:02:00,938]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:00,938]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:01,215]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.12 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35524608 bytes

[2021-10-22 14:02:01,232]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-10-22 14:02:01,232]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:01,556]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 12124160 bytes

[2021-10-22 14:02:01,557]mapper_test.py:224:[INFO]: area: 2879 level: 15
[2021-10-22 14:05:21,878]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-10-22 14:05:21,878]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:21,878]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:22,146]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35663872 bytes

[2021-10-22 14:05:22,163]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-10-22 14:05:22,164]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:22,484]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 11997184 bytes

[2021-10-22 14:05:22,484]mapper_test.py:224:[INFO]: area: 2879 level: 15
[2021-10-23 13:31:05,223]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-10-23 13:31:05,223]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:31:05,224]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:31:05,536]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.13 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35545088 bytes

[2021-10-23 13:31:05,553]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-10-23 13:31:05,553]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:31:10,032]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:30
	current map manager:
		current min nodes:5372
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :4467
score:100
	Report mapping result:
		klut_size()     :4690
		klut.num_gates():4475
		max delay       :15
		max area        :4467
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1141
		LUT fanins:3	 numbers :1328
		LUT fanins:4	 numbers :2005
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 22806528 bytes

[2021-10-23 13:31:10,033]mapper_test.py:224:[INFO]: area: 4475 level: 15
[2021-10-24 17:42:35,656]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-10-24 17:42:35,656]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:42:35,656]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:42:35,919]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35741696 bytes

[2021-10-24 17:42:35,936]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-10-24 17:42:35,937]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:42:40,568]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:30
	current map manager:
		current min nodes:5372
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :4467
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 22806528 bytes

[2021-10-24 17:42:40,568]mapper_test.py:224:[INFO]: area: 2879 level: 15
[2021-10-24 18:03:02,677]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-10-24 18:03:02,677]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:03:02,678]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:03:02,942]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35676160 bytes

[2021-10-24 18:03:02,960]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-10-24 18:03:02,960]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:03:07,593]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:32
	current map manager:
		current min nodes:5372
		current min depth:30
	current map manager:
		current min nodes:5372
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :2846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :4979
score:100
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 22691840 bytes

[2021-10-24 18:03:07,594]mapper_test.py:224:[INFO]: area: 2879 level: 15
[2021-10-26 10:25:12,286]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-10-26 10:25:12,286]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:12,287]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:12,557]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35602432 bytes

[2021-10-26 10:25:12,575]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-10-26 10:25:12,576]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:13,018]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	current map manager:
		current min nodes:5372
		current min depth:39
	Report mapping result:
		klut_size()     :2992
		klut.num_gates():2777
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :1012
		LUT fanins:4	 numbers :1720
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 11968512 bytes

[2021-10-26 10:25:13,019]mapper_test.py:224:[INFO]: area: 2777 level: 15
[2021-10-26 11:00:43,082]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-10-26 11:00:43,082]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:00:43,082]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:00:43,389]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.12 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35426304 bytes

[2021-10-26 11:00:43,405]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-10-26 11:00:43,405]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:00:48,502]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	Report mapping result:
		klut_size()     :2992
		klut.num_gates():2777
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :1012
		LUT fanins:4	 numbers :1720
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 22421504 bytes

[2021-10-26 11:00:48,503]mapper_test.py:224:[INFO]: area: 2777 level: 15
[2021-10-26 11:21:43,968]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-10-26 11:21:43,968]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:21:43,968]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:21:44,233]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35639296 bytes

[2021-10-26 11:21:44,249]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-10-26 11:21:44,249]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:21:48,909]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	Report mapping result:
		klut_size()     :4442
		klut.num_gates():4227
		max delay       :15
		max area        :4467
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :120
		LUT fanins:3	 numbers :1795
		LUT fanins:4	 numbers :2311
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 22519808 bytes

[2021-10-26 11:21:48,909]mapper_test.py:224:[INFO]: area: 4227 level: 15
[2021-10-26 12:19:48,599]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-10-26 12:19:48,600]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:19:48,600]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:19:48,864]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35594240 bytes

[2021-10-26 12:19:48,881]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-10-26 12:19:48,881]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:19:53,524]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 22507520 bytes

[2021-10-26 12:19:53,525]mapper_test.py:224:[INFO]: area: 2879 level: 15
[2021-10-26 14:12:44,179]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-10-26 14:12:44,180]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:44,180]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:44,444]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35491840 bytes

[2021-10-26 14:12:44,461]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-10-26 14:12:44,461]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:44,827]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	Report mapping result:
		klut_size()     :2992
		klut.num_gates():2777
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :1012
		LUT fanins:4	 numbers :1720
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 11784192 bytes

[2021-10-26 14:12:44,827]mapper_test.py:224:[INFO]: area: 2777 level: 15
[2021-10-29 16:09:49,110]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-10-29 16:09:49,111]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:49,112]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:49,377]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35667968 bytes

[2021-10-29 16:09:49,393]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-10-29 16:09:49,393]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:49,763]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	Report mapping result:
		klut_size()     :4018
		klut.num_gates():3803
		max delay       :15
		max area        :3770
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :100
		LUT fanins:3	 numbers :1285
		LUT fanins:4	 numbers :2417
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
Peak memory: 11923456 bytes

[2021-10-29 16:09:49,764]mapper_test.py:224:[INFO]: area: 3803 level: 15
[2021-11-03 09:51:22,921]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-11-03 09:51:22,921]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:22,921]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:23,189]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35622912 bytes

[2021-11-03 09:51:23,205]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-11-03 09:51:23,205]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:23,913]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	Report mapping result:
		klut_size()     :4018
		klut.num_gates():3803
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :100
		LUT fanins:3	 numbers :1285
		LUT fanins:4	 numbers :2417
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig_output.v
	Peak memory: 13549568 bytes

[2021-11-03 09:51:23,914]mapper_test.py:226:[INFO]: area: 3803 level: 15
[2021-11-03 10:03:30,748]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-11-03 10:03:30,748]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:30,748]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:31,013]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35831808 bytes

[2021-11-03 10:03:31,029]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-11-03 10:03:31,029]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:31,799]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	Report mapping result:
		klut_size()     :4107
		klut.num_gates():3892
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :95
		LUT fanins:3	 numbers :883
		LUT fanins:4	 numbers :2913
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig_output.v
	Peak memory: 13504512 bytes

[2021-11-03 10:03:31,799]mapper_test.py:226:[INFO]: area: 3892 level: 15
[2021-11-03 13:43:30,156]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-11-03 13:43:30,157]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:30,158]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:30,468]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.12 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35864576 bytes

[2021-11-03 13:43:30,485]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-11-03 13:43:30,485]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:31,277]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	Report mapping result:
		klut_size()     :4107
		klut.num_gates():3892
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :95
		LUT fanins:3	 numbers :883
		LUT fanins:4	 numbers :2913
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig_output.v
	Peak memory: 13598720 bytes

[2021-11-03 13:43:31,278]mapper_test.py:226:[INFO]: area: 3892 level: 15
[2021-11-03 13:49:46,058]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-11-03 13:49:46,058]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:46,058]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:46,325]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35778560 bytes

[2021-11-03 13:49:46,342]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-11-03 13:49:46,342]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:47,128]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	Report mapping result:
		klut_size()     :4107
		klut.num_gates():3892
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :95
		LUT fanins:3	 numbers :883
		LUT fanins:4	 numbers :2913
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig_output.v
	Peak memory: 13287424 bytes

[2021-11-03 13:49:47,129]mapper_test.py:226:[INFO]: area: 3892 level: 15
[2021-11-04 15:56:39,477]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-11-04 15:56:39,478]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:39,478]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:39,790]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.12 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35971072 bytes

[2021-11-04 15:56:39,806]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-11-04 15:56:39,806]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:40,663]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	Report mapping result:
		klut_size()     :3012
		klut.num_gates():2797
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :61
		LUT fanins:3	 numbers :593
		LUT fanins:4	 numbers :2142
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig_output.v
	Peak memory: 13471744 bytes

[2021-11-04 15:56:40,664]mapper_test.py:226:[INFO]: area: 2797 level: 15
[2021-11-16 12:27:52,344]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-11-16 12:27:52,345]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:52,345]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:52,610]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35782656 bytes

[2021-11-16 12:27:52,625]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-11-16 12:27:52,626]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:53,050]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
Mapping time: 0.14069 secs
	Report mapping result:
		klut_size()     :3012
		klut.num_gates():2797
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :61
		LUT fanins:3	 numbers :593
		LUT fanins:4	 numbers :2142
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
	Peak memory: 11747328 bytes

[2021-11-16 12:27:53,050]mapper_test.py:228:[INFO]: area: 2797 level: 15
[2021-11-16 14:16:48,703]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-11-16 14:16:48,704]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:48,704]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:48,973]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35598336 bytes

[2021-11-16 14:16:48,990]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-11-16 14:16:48,991]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:49,469]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
Mapping time: 0.134975 secs
	Report mapping result:
		klut_size()     :3012
		klut.num_gates():2797
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :61
		LUT fanins:3	 numbers :593
		LUT fanins:4	 numbers :2142
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
	Peak memory: 11743232 bytes

[2021-11-16 14:16:49,470]mapper_test.py:228:[INFO]: area: 2797 level: 15
[2021-11-16 14:23:08,582]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-11-16 14:23:08,582]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:08,583]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:08,852]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35479552 bytes

[2021-11-16 14:23:08,865]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-11-16 14:23:08,865]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:09,340]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
Mapping time: 0.137098 secs
	Report mapping result:
		klut_size()     :3012
		klut.num_gates():2797
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :61
		LUT fanins:3	 numbers :593
		LUT fanins:4	 numbers :2142
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
	Peak memory: 11751424 bytes

[2021-11-16 14:23:09,340]mapper_test.py:228:[INFO]: area: 2797 level: 15
[2021-11-17 16:35:48,811]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-11-17 16:35:48,812]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:48,813]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:49,183]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.03 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.03 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.01 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.01 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.03 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.03 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.18 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35639296 bytes

[2021-11-17 16:35:49,200]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-11-17 16:35:49,200]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:49,714]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
Mapping time: 0.134361 secs
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
	Peak memory: 12075008 bytes

[2021-11-17 16:35:49,715]mapper_test.py:228:[INFO]: area: 2879 level: 15
[2021-11-18 10:18:20,000]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-11-18 10:18:20,000]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:20,000]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:20,278]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.12 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35942400 bytes

[2021-11-18 10:18:20,296]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-11-18 10:18:20,296]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:20,804]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
Mapping time: 0.219371 secs
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2879
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
	Peak memory: 14417920 bytes

[2021-11-18 10:18:20,805]mapper_test.py:228:[INFO]: area: 2879 level: 15
[2021-11-23 16:11:10,756]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-11-23 16:11:10,757]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:10,757]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:11,027]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35450880 bytes

[2021-11-23 16:11:11,044]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-11-23 16:11:11,045]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:11,548]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
Mapping time: 0.216637 secs
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2879
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
	Peak memory: 13410304 bytes

[2021-11-23 16:11:11,549]mapper_test.py:228:[INFO]: area: 2879 level: 15
[2021-11-23 16:42:08,768]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-11-23 16:42:08,769]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:08,769]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:09,044]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.12 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35913728 bytes

[2021-11-23 16:42:09,061]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-11-23 16:42:09,061]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:09,569]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
Mapping time: 0.217723 secs
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2879
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
	Peak memory: 13418496 bytes

[2021-11-23 16:42:09,570]mapper_test.py:228:[INFO]: area: 2879 level: 15
[2021-11-24 11:38:35,630]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-11-24 11:38:35,630]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:35,630]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:35,902]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35598336 bytes

[2021-11-24 11:38:35,919]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-11-24 11:38:35,919]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:36,215]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
Mapping time: 0.005312 secs
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
	Peak memory: 11796480 bytes

[2021-11-24 11:38:36,216]mapper_test.py:228:[INFO]: area: 2879 level: 15
[2021-11-24 12:01:49,962]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-11-24 12:01:49,962]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:49,962]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:50,226]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35495936 bytes

[2021-11-24 12:01:50,244]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-11-24 12:01:50,244]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:50,531]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
Mapping time: 0.005433 secs
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
	Peak memory: 11730944 bytes

[2021-11-24 12:01:50,532]mapper_test.py:228:[INFO]: area: 2879 level: 15
[2021-11-24 12:05:29,090]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-11-24 12:05:29,090]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:29,090]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:29,352]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35741696 bytes

[2021-11-24 12:05:29,369]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-11-24 12:05:29,369]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:29,788]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
Mapping time: 0.134189 secs
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
	Peak memory: 11956224 bytes

[2021-11-24 12:05:29,789]mapper_test.py:228:[INFO]: area: 2879 level: 15
[2021-11-24 12:11:11,093]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-11-24 12:11:11,093]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:11,093]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:11,356]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35385344 bytes

[2021-11-24 12:11:11,373]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-11-24 12:11:11,373]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:11,683]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
[i] total time =  0.04 secs
Mapping time: 0.04124 secs
	Report mapping result:
		klut_size()     :2205
		klut.num_gates():1990
		max delay       :26
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :330
		LUT fanins:3	 numbers :341
		LUT fanins:4	 numbers :1318
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
	Peak memory: 22941696 bytes

[2021-11-24 12:11:11,684]mapper_test.py:228:[INFO]: area: 1990 level: 26
[2021-11-24 12:57:27,580]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-11-24 12:57:27,581]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:27,581]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:27,842]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35737600 bytes

[2021-11-24 12:57:27,860]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-11-24 12:57:27,860]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:28,277]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
Mapping time: 0.134241 secs
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
	Peak memory: 12201984 bytes

[2021-11-24 12:57:28,278]mapper_test.py:228:[INFO]: area: 2879 level: 15
[2021-11-24 13:07:56,519]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-11-24 13:07:56,519]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:07:56,519]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:07:56,784]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35532800 bytes

[2021-11-24 13:07:56,801]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-11-24 13:07:56,801]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:08:01,758]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
Mapping time: 0.133129 secs
Mapping time: 0.212705 secs
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
	Peak memory: 22994944 bytes

[2021-11-24 13:08:01,759]mapper_test.py:228:[INFO]: area: 2879 level: 15
[2021-11-24 13:31:03,549]mapper_test.py:79:[INFO]: run case "b14_1_comb"
[2021-11-24 13:31:03,549]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:31:03,549]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:31:03,811]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    5158.  Ch =     0.  Total mem =    0.77 MB. Peak cut mem =    0.20 MB.
P:  Del =   15.00.  Ar =    2808.0.  Edge =     9085.  Cut =    42655.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2277.0.  Edge =     8256.  Cut =    39428.  T =     0.02 sec
P:  Del =   15.00.  Ar =    2181.0.  Edge =     7463.  Cut =    41858.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2141.0.  Edge =     7384.  Cut =    41858.  T =     0.00 sec
F:  Del =   15.00.  Ar =    2108.0.  Edge =     7310.  Cut =    30751.  T =     0.01 sec
E:  Del =   15.00.  Ar =    2098.0.  Edge =     7287.  Cut =    30751.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2086.0.  Edge =     7008.  Cut =    31037.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2083.0.  Edge =     7005.  Cut =    31037.  T =     0.00 sec
A:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.02 sec
E:  Del =   15.00.  Ar =    2082.0.  Edge =     7004.  Cut =    31005.  T =     0.00 sec
Total time =     0.11 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %
Peak memory: 35721216 bytes

[2021-11-24 13:31:03,828]mapper_test.py:160:[INFO]: area: 2083 level: 15
[2021-11-24 13:31:03,829]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:31:08,423]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
Mapping time: 0.005331 secs
Mapping time: 0.009169 secs
	Report mapping result:
		klut_size()     :3094
		klut.num_gates():2879
		max delay       :15
		max area        :2846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :727
		LUT fanins:3	 numbers :755
		LUT fanins:4	 numbers :1396
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v
	Peak memory: 22904832 bytes

[2021-11-24 13:31:08,424]mapper_test.py:228:[INFO]: area: 2879 level: 15
