{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530188775293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530188775293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 28 14:26:15 2018 " "Processing started: Thu Jun 28 14:26:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530188775293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530188775293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UARTreceiver -c UARTreceiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off UARTreceiver -c UARTreceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530188775293 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1530188776356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1530188776356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motor_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 motor_controller-behavior " "Found design unit 1: motor_controller-behavior" {  } { { "motor_controller.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/motor_controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530188795967 ""} { "Info" "ISGN_ENTITY_NAME" "1 motor_controller " "Found entity 1: motor_controller" {  } { { "motor_controller.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/motor_controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530188795967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530188795967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_driver-behavior " "Found design unit 1: lcd_driver-behavior" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/lcd_driver.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530188795982 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/lcd_driver.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530188795982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530188795982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datatolcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datatolcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataToLcd-behavior " "Found design unit 1: dataToLcd-behavior" {  } { { "dataToLcd.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/dataToLcd.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530188795982 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataToLcd " "Found entity 1: dataToLcd" {  } { { "dataToLcd.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/dataToLcd.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530188795982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530188795982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytodecimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binarytodecimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binaryToDecimal-behavior " "Found design unit 1: binaryToDecimal-behavior" {  } { { "binaryToDecimal.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/binaryToDecimal.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530188795998 ""} { "Info" "ISGN_ENTITY_NAME" "1 binaryToDecimal " "Found entity 1: binaryToDecimal" {  } { { "binaryToDecimal.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/binaryToDecimal.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530188795998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530188795998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartreceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartreceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTreceiver-behavior " "Found design unit 1: UARTreceiver-behavior" {  } { { "UARTreceiver.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreceiver.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530188795998 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTreceiver " "Found entity 1: UARTreceiver" {  } { { "UARTreceiver.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreceiver.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530188795998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530188795998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartreader.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uartreader.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UARTreader " "Found entity 1: UARTreader" {  } { { "UARTreader.bdf" "" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreader.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530188796014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530188796014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "headingbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file headingbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 headingBuffer-behavior " "Found design unit 1: headingBuffer-behavior" {  } { { "headingBuffer.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/headingBuffer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530188796014 ""} { "Info" "ISGN_ENTITY_NAME" "1 headingBuffer " "Found entity 1: headingBuffer" {  } { { "headingBuffer.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/headingBuffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530188796014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530188796014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robotdrivetriangle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file robotdrivetriangle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RobotDriveTriangle-behavior " "Found design unit 1: RobotDriveTriangle-behavior" {  } { { "RobotDriveTriangle.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/RobotDriveTriangle.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530188796029 ""} { "Info" "ISGN_ENTITY_NAME" "1 RobotDriveTriangle " "Found entity 1: RobotDriveTriangle" {  } { { "RobotDriveTriangle.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/RobotDriveTriangle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530188796029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530188796029 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UARTreader " "Elaborating entity \"UARTreader\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1530188796107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver:inst8 " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver:inst8\"" {  } { { "UARTreader.bdf" "inst8" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreader.bdf" { { -216 968 1160 -40 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530188796107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataToLcd dataToLcd:inst5 " "Elaborating entity \"dataToLcd\" for hierarchy \"dataToLcd:inst5\"" {  } { { "UARTreader.bdf" "inst5" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreader.bdf" { { -184 632 872 -40 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530188796123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryToDecimal dataToLcd:inst5\|binaryToDecimal:converter1 " "Elaborating entity \"binaryToDecimal\" for hierarchy \"dataToLcd:inst5\|binaryToDecimal:converter1\"" {  } { { "dataToLcd.vhd" "converter1" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/dataToLcd.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530188796123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "headingBuffer headingBuffer:inst3 " "Elaborating entity \"headingBuffer\" for hierarchy \"headingBuffer:inst3\"" {  } { { "UARTreader.bdf" "inst3" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreader.bdf" { { -168 256 488 -88 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530188796139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTreceiver UARTreceiver:inst " "Elaborating entity \"UARTreceiver\" for hierarchy \"UARTreceiver:inst\"" {  } { { "UARTreader.bdf" "inst" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreader.bdf" { { -32 232 400 48 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530188796139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RobotDriveTriangle RobotDriveTriangle:inst4 " "Elaborating entity \"RobotDriveTriangle\" for hierarchy \"RobotDriveTriangle:inst4\"" {  } { { "UARTreader.bdf" "inst4" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreader.bdf" { { 64 560 800 208 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530188796139 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "targetHeadingOut RobotDriveTriangle.vhd(8) " "VHDL Signal Declaration warning at RobotDriveTriangle.vhd(8): used implicit default value for signal \"targetHeadingOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RobotDriveTriangle.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/RobotDriveTriangle.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530188796139 "|UARTreader|RobotDriveTriangle:inst4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "motorAspeed RobotDriveTriangle.vhd(9) " "VHDL Signal Declaration warning at RobotDriveTriangle.vhd(9): used implicit default value for signal \"motorAspeed\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RobotDriveTriangle.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/RobotDriveTriangle.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530188796139 "|UARTreader|RobotDriveTriangle:inst4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "motorAdirection RobotDriveTriangle.vhd(10) " "VHDL Signal Declaration warning at RobotDriveTriangle.vhd(10): used implicit default value for signal \"motorAdirection\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RobotDriveTriangle.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/RobotDriveTriangle.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530188796139 "|UARTreader|RobotDriveTriangle:inst4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "motorBspeed RobotDriveTriangle.vhd(11) " "VHDL Signal Declaration warning at RobotDriveTriangle.vhd(11): used implicit default value for signal \"motorBspeed\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RobotDriveTriangle.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/RobotDriveTriangle.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530188796139 "|UARTreader|RobotDriveTriangle:inst4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "motorBdirection RobotDriveTriangle.vhd(12) " "VHDL Signal Declaration warning at RobotDriveTriangle.vhd(12): used implicit default value for signal \"motorBdirection\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RobotDriveTriangle.vhd" "" { Text "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/RobotDriveTriangle.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530188796139 "|UARTreader|RobotDriveTriangle:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_controller motor_controller:inst6 " "Elaborating entity \"motor_controller\" for hierarchy \"motor_controller:inst6\"" {  } { { "UARTreader.bdf" "inst6" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreader.bdf" { { 24 936 1136 136 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530188796154 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_rw GND " "Pin \"LCD_rw\" is stuck at GND" {  } { { "UARTreader.bdf" "" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreader.bdf" { { -176 1184 1360 -160 "LCD_rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530188798373 "|UARTreader|LCD_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "motorA1 GND " "Pin \"motorA1\" is stuck at GND" {  } { { "UARTreader.bdf" "" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreader.bdf" { { 48 1184 1360 64 "motorA1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530188798373 "|UARTreader|motorA1"} { "Warning" "WMLS_MLS_STUCK_PIN" "motorA2 GND " "Pin \"motorA2\" is stuck at GND" {  } { { "UARTreader.bdf" "" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreader.bdf" { { 64 1184 1360 80 "motorA2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530188798373 "|UARTreader|motorA2"} { "Warning" "WMLS_MLS_STUCK_PIN" "motorB1 GND " "Pin \"motorB1\" is stuck at GND" {  } { { "UARTreader.bdf" "" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreader.bdf" { { 192 1184 1360 208 "motorB1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530188798373 "|UARTreader|motorB1"} { "Warning" "WMLS_MLS_STUCK_PIN" "motorB2 GND " "Pin \"motorB2\" is stuck at GND" {  } { { "UARTreader.bdf" "" { Schematic "C:/Users/Quoc-Huy/Documents/GitHub/HWP/huy/Blatt 08/UARTreader.bdf" { { 208 1184 1360 224 "motorB2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530188798373 "|UARTreader|motorB2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1530188798373 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1530188798513 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "69 " "69 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530188800201 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1530188800466 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530188800466 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "653 " "Implemented 653 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1530188800576 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1530188800576 ""} { "Info" "ICUT_CUT_TM_LCELLS" "636 " "Implemented 636 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1530188800576 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1530188800576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530188800607 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 28 14:26:40 2018 " "Processing ended: Thu Jun 28 14:26:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530188800607 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530188800607 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530188800607 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1530188800607 ""}
