{"vcs1":{"timestamp_begin":1734599737.070189841, "rt":12.47, "ut":0.58, "st":0.24}}
{"vcselab":{"timestamp_begin":1734599749.627054214, "rt":11.03, "ut":0.29, "st":0.14}}
{"link":{"timestamp_begin":1734599760.731640781, "rt":0.26, "ut":0.10, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1734599736.398019248}
{"VCS_COMP_START_TIME": 1734599736.398019248}
{"VCS_COMP_END_TIME": 1734599768.815358230}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331880}}
{"stitch_vcselab": {"peak_mem": 223364}}
