-- -------------------------------------------------------------
-- 
-- File Name: /home/ts/Dokumente/ultrazohm_testbench/ultrazohm_test/ultrazohm_sw/ip_cores/InterlockDeadtime2L/hdlsrc/uz_interlockDeadtime2L/uz_interlockDeadtime2L_src_EnableOutputModule.vhd
-- Created: 2021-04-22 14:35:10
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: uz_interlockDeadtime2L_src_EnableOutputModule
-- Source Path: uz_interlockDeadtime2L/uz_interlockDeadtime2L/EnableOutputModule
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY uz_interlockDeadtime2L_src_EnableOutputModule IS
  PORT( gate_delay_out                    :   IN    std_logic;
        enable                            :   IN    std_logic;
        gate_enable_out                   :   OUT   std_logic
        );
END uz_interlockDeadtime2L_src_EnableOutputModule;


ARCHITECTURE rtl OF uz_interlockDeadtime2L_src_EnableOutputModule IS

  -- Signals
  SIGNAL AND_out1                         : std_logic;

BEGIN
  AND_out1 <= gate_delay_out AND enable;

  gate_enable_out <= AND_out1;

END rtl;

