// Seed: 286508767
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    output tri0 id_2,
    input supply0 id_3,
    input tri0 id_4[1 'b0 : -1],
    input tri0 id_5,
    output wand id_6,
    input uwire id_7,
    input tri id_8,
    input supply1 id_9,
    output tri0 id_10,
    input wor id_11,
    input tri1 id_12
);
  parameter id_14 = 1;
  always id_1 <= 1'b0;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14
  );
  logic id_15;
endmodule
