
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.087871                       # Number of seconds simulated
sim_ticks                                 87871204000                       # Number of ticks simulated
final_tick                                87871204000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 769043                       # Simulator instruction rate (inst/s)
host_op_rate                                  1267361                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1518928194                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661912                       # Number of bytes of host memory used
host_seconds                                    57.85                       # Real time elapsed on the host
sim_insts                                    44489714                       # Number of instructions simulated
sim_ops                                      73317832                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  87871204000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          450304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             473088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        52096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           52096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             7036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           814                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                814                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             259289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            5124591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5383880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        259289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           259289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          592868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               592868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          592868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            259289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           5124591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5976748                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  87871204000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87871204000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877741                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816541                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  87871204000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  87871204000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59516907                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     87871204000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        175742408                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44489714                       # Number of instructions committed
system.cpu.committedOps                      73317832                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72795910                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1959                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232451                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72795910                       # number of integer instructions
system.cpu.num_fp_insts                          1959                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691543                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63586385                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636559                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933078                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694277                       # number of memory refs
system.cpu.num_load_insts                    20877737                       # Number of load instructions
system.cpu.num_store_insts                    5816540                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  175742408                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574735                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175844      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45443753     61.98%     62.22% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.22% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.59% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.48%     92.07% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.93%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73317832                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87871204000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1014.378107                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694282                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             36896                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            723.500705                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1014.378107                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.990604                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990604                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          478                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53425460                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53425460                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  87871204000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20847437                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20847437                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5794638                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5794638                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26642075                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26642075                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26642075                       # number of overall hits
system.cpu.dcache.overall_hits::total        26642075                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        30304                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         30304                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        21903                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21903                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        52207                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52207                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        52207                       # number of overall misses
system.cpu.dcache.overall_misses::total         52207                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    912963000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    912963000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    738378500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    738378500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1651341500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1651341500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1651341500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1651341500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877741                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877741                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694282                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694282                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694282                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694282                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001451                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001451                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003766                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003766                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001956                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001956                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001956                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001956                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 30126.814942                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30126.814942                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33711.295256                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33711.295256                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 31630.652978                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31630.652978                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 31630.652978                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31630.652978                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        34677                       # number of writebacks
system.cpu.dcache.writebacks::total             34677                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        30304                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        30304                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        21903                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21903                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        52207                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52207                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        52207                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52207                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    882659000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    882659000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    716475500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    716475500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1599134500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1599134500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1599134500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1599134500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003766                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003766                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001956                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001956                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001956                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001956                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 29126.814942                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29126.814942                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32711.295256                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32711.295256                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 30630.652978                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30630.652978                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 30630.652978                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30630.652978                       # average overall mshr miss latency
system.cpu.dcache.replacements                  35872                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  87871204000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  87871204000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  87871204000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           282.287494                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59516907                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          167182.323034                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   282.287494                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.551343                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.551343                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119034170                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119034170                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  87871204000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59516551                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59516551                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59516551                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59516551                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59516551                       # number of overall hits
system.cpu.icache.overall_hits::total        59516551                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          356                       # number of overall misses
system.cpu.icache.overall_misses::total           356                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     61240500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     61240500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     61240500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     61240500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     61240500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     61240500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59516907                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59516907                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59516907                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59516907                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59516907                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59516907                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 172023.876404                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 172023.876404                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 172023.876404                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 172023.876404                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 172023.876404                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 172023.876404                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           44                       # number of writebacks
system.cpu.icache.writebacks::total                44                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          356                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     60884500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60884500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     60884500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60884500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     60884500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60884500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 171023.876404                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 171023.876404                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 171023.876404                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 171023.876404                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 171023.876404                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 171023.876404                       # average overall mshr miss latency
system.cpu.icache.replacements                     44                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  87871204000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  87871204000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  87871204000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2018.965419                       # Cycle average of tags in use
system.l2.tags.total_refs                       88049                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33485                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.629506                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      467.799078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         11.204754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1539.961588                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.228418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.751934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985823                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1866                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    741317                       # Number of tag accesses
system.l2.tags.data_accesses                   741317                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  87871204000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        34677                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            34677                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           44                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               44                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             15296                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                15296                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   150                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          13221                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13221                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 13371                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13371                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                13371                       # number of overall hits
system.l2.overall_hits::total                   13371                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 15                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             6442                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6442                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              356                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17083                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17083                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23525                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23881                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                356                       # number of overall misses
system.l2.overall_misses::cpu.data              23525                       # number of overall misses
system.l2.overall_misses::total                 23881                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    520965000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     520965000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     60347500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60347500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    698382500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    698382500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      60347500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1219347500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1279695000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     60347500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1219347500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1279695000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        34677                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        34677                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           44                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           44                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         15311                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15311                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6592                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6592                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        30304                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         30304                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             36896                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                37252                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            36896                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               37252                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.000980                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.000980                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.977245                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.977245                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.563721                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.563721                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.637603                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.641066                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.637603                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.641066                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 80870.071406                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80870.071406                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 169515.449438                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 169515.449438                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 40881.724521                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 40881.724521                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 169515.449438                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 51831.987248                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53586.323856                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 169515.449438                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 51831.987248                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53586.323856                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21371                       # number of writebacks
system.l2.writebacks::total                     21371                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          415                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           415                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            15                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6442                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6442                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17083                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17083                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23881                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23881                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       322500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       322500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    456545000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    456545000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     56787500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56787500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    527552500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    527552500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     56787500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    984097500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1040885000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     56787500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    984097500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1040885000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.000980                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.000980                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.977245                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.977245                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.563721                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.563721                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.637603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.641066                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.637603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.641066                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        21500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        21500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 70870.071406                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70870.071406                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 159515.449438                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 159515.449438                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 30881.724521                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 30881.724521                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 159515.449438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41831.987248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 43586.323856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 159515.449438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41831.987248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 43586.323856                       # average overall mshr miss latency
system.l2.replacements                          31437                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  87871204000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  5973.702087                       # Cycle average of tags in use
system.l3.tags.total_refs                       45780                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      7523                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      6.085338                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        6.174781                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        213.080074                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       5754.447232                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000754                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.026011                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.702447                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.729212                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          6410                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6345                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.782471                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     99091                       # Number of tag accesses
system.l3.tags.data_accesses                    99091                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  87871204000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21371                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21371                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::cpu.data                15                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                 46                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    46                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          16443                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             16443                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 16489                       # number of demand (read+write) hits
system.l3.demand_hits::total                    16489                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                16489                       # number of overall hits
system.l3.overall_hits::total                   16489                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6396                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6396                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          356                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          640                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             996                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                7036                       # number of demand (read+write) misses
system.l3.demand_misses::total                   7392                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                356                       # number of overall misses
system.l3.overall_misses::cpu.data               7036                       # number of overall misses
system.l3.overall_misses::total                  7392                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    385200000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     385200000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     52871500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    164307000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    217178500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      52871500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     549507000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        602378500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     52871500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    549507000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       602378500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21371                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21371                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data            15                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               15                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6442                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6442                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          356                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17083                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17439                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23525                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                23881                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23525                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               23881                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.992859                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.992859                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.037464                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.057113                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.299086                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.309535                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.299086                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.309535                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 60225.140713                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 60225.140713                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 148515.449438                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 256729.687500                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 218050.702811                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 148515.449438                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 78099.346219                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 81490.597944                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 148515.449438                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 78099.346219                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 81490.597944                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  814                       # number of writebacks
system.l3.writebacks::total                       814                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks            4                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6396                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6396                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          356                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          640                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          996                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           7036                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              7392                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          7036                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             7392                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    321240000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    321240000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     49311500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data    157907000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    207218500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     49311500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    479147000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    528458500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     49311500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    479147000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    528458500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.992859                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.992859                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.037464                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.057113                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.299086                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.309535                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.299086                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.309535                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 50225.140713                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 50225.140713                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 138515.449438                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 246729.687500                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 208050.702811                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 138515.449438                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 68099.346219                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 71490.597944                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 138515.449438                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 68099.346219                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 71490.597944                       # average overall mshr miss latency
system.l3.replacements                           1113                       # number of replacements
system.membus.snoop_filter.tot_requests          8369                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          977                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  87871204000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                996                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          814                       # Transaction distribution
system.membus.trans_dist::CleanEvict               66                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6396                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6396                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           996                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        15664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        15664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       525184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       525184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  525184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7392                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7392    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7392                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11640500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36964500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        88479                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        51227                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          10608                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        10608                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  87871204000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             30660                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        56048                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           44                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11498                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15311                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15311                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6592                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6592                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           356                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        30304                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       140286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                141042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4580672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4606272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           31674                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1367744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            84237                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.125930                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.331773                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  73629     87.41%     87.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10608     12.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              84237                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           78960500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            534000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          62999500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        45786                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        21905                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            237                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          237                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  87871204000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17439                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        22185                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             816                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              15                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             15                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6442                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6442                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17439                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        69680                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2896128                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1113                       # Total snoops (count)
system.tol3bus.snoopTraffic                     52096                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            25009                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.009477                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.096887                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  24772     99.05%     99.05% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    237      0.95%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              25009                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44264998                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          35829002                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
