[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~PcCtrl|PcCtrl>io_IP",
    "sources":[
      "~PcCtrl|PcCtrl>io_IP_incremented",
      "~PcCtrl|PcCtrl>io_PcCtrl",
      "~PcCtrl|PcCtrl>io_IP_Branched",
      "~PcCtrl|PcCtrl>io_IP_Jumped"
    ]
  }
]