// Seed: 709384625
module module_0 (
    output supply0 id_0,
    input tri id_1,
    output wor id_2,
    output supply0 id_3,
    input uwire id_4,
    output wire id_5,
    input tri0 id_6,
    output tri1 id_7,
    input wire id_8,
    input supply1 id_9,
    input wand id_10,
    input tri1 id_11,
    output wire id_12,
    input supply0 id_13,
    output wand id_14,
    input wand id_15,
    input uwire id_16,
    input wire id_17,
    output tri0 id_18,
    input uwire id_19,
    input tri id_20,
    input tri0 id_21,
    output wire id_22,
    input wire id_23,
    input uwire id_24,
    input wor id_25,
    input tri0 id_26
    , id_40,
    input wand id_27,
    input wire id_28,
    input uwire id_29,
    input wand id_30,
    input wand id_31,
    output tri1 id_32,
    output supply1 id_33,
    output uwire id_34,
    input wire id_35,
    output wire id_36,
    input supply0 id_37,
    output wand id_38
);
  union packed {
    logic id_41  = -1'b0;
    id_42 id_43;
  } id_44;
  always_latch id_44.id_41 <= -1;
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    output supply1 id_2
);
  assign id_2 = id_1;
  assign id_2 = id_1;
  wire id_4;
  wire id_5;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2
  );
  logic id_6;
  always_latch id_0 = id_6;
endmodule
