
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20532
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.664 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_2' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_5' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/pipeline_5.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_5' (1#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/pipeline_5.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_2' (2#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (3#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_3' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/multi_seven_seg_3.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_6' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/counter_6.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_6' (4#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/counter_6.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_7' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/seven_seg_7.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/seven_seg_7.v:16]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_7' (5#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/seven_seg_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_8' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/decoder_8.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_8' (6#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/decoder_8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_3' (7#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/multi_seven_seg_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'masterTest_4' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/masterTest_4.v:7]
	Parameter START_selectModCase bound to: 4'b0000 
	Parameter ADD_selectModCase bound to: 4'b0001 
	Parameter SUB_selectModCase bound to: 4'b0010 
	Parameter BOOL_selectModCase bound to: 4'b0011 
	Parameter SHL_selectModCase bound to: 4'b0100 
	Parameter SHR_selectModCase bound to: 4'b0101 
	Parameter SRA_selectModCase bound to: 4'b0110 
	Parameter MUL_selectModCase bound to: 4'b0111 
	Parameter ERROR_selectModCase bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_9' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/edge_detector_9.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_9' (8#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/edge_detector_9.v:12]
INFO: [Synth 8-6157] synthesizing module 'subberTest_10' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/subberTest_10.v:7]
	Parameter START_testCase bound to: 3'b000 
	Parameter PPP_testCase bound to: 3'b001 
	Parameter NPN_testCase bound to: 3'b010 
	Parameter PP0_testCase bound to: 3'b011 
	Parameter NPV_testCase bound to: 3'b100 
	Parameter ERR_testCase bound to: 3'b101 
	Parameter END_testCase bound to: 3'b110 
	Parameter ERROR_STATE_testCase bound to: 3'b111 
	Parameter PPP_X bound to: 16'b0100111100110100 
	Parameter PPP_ALUFN bound to: 6'b000001 
	Parameter PPP_Y bound to: 16'b0010001100100001 
	Parameter PPP_S bound to: 16'b0010110000010011 
	Parameter PPP_Z bound to: 1'b0 
	Parameter PPP_V bound to: 1'b0 
	Parameter PPP_N bound to: 1'b0 
	Parameter NPN_X bound to: 16'b1111111111110000 
	Parameter NPN_ALUFN bound to: 6'b000001 
	Parameter NPN_Y bound to: 16'b0000000000000001 
	Parameter NPN_S bound to: 16'b1111111111101111 
	Parameter NPN_Z bound to: 1'b0 
	Parameter NPN_V bound to: 1'b0 
	Parameter NPN_N bound to: 1'b1 
	Parameter PP0_X bound to: 16'b1100000000000001 
	Parameter PP0_ALUFN bound to: 6'b000001 
	Parameter PP0_Y bound to: 16'b1100000000000001 
	Parameter PP0_S bound to: 1'b0 
	Parameter PP0_Z bound to: 1'b1 
	Parameter PP0_V bound to: 1'b0 
	Parameter PP0_N bound to: 1'b0 
	Parameter NPV_X bound to: 16'b1001111100100010 
	Parameter NPV_ALUFN bound to: 6'b000001 
	Parameter NPV_Y bound to: 16'b0010111111110011 
	Parameter NPV_S bound to: 16'b0110111100101111 
	Parameter NPV_Z bound to: 1'b0 
	Parameter NPV_V bound to: 1'b1 
	Parameter NPV_N bound to: 1'b0 
	Parameter ERR_X bound to: 16'b0000000000000001 
	Parameter ERR_ALUFN bound to: 6'b000001 
	Parameter ERR_Y bound to: 16'b0000000000000001 
	Parameter ERR_S bound to: 16'b0000000000001111 
	Parameter ERR_Z bound to: 1'b0 
	Parameter ERR_V bound to: 1'b1 
	Parameter ERR_N bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_full_adder_17' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/sixteen_bit_full_adder_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_full_adder_17' (9#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/sixteen_bit_full_adder_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'subberTest_10' (10#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/subberTest_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'adderTest_11' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/adderTest_11.v:7]
	Parameter START_testCase bound to: 3'b000 
	Parameter PPP_testCase bound to: 3'b001 
	Parameter PNN_testCase bound to: 3'b010 
	Parameter P00_testCase bound to: 3'b011 
	Parameter PPV_testCase bound to: 3'b100 
	Parameter ERR_testCase bound to: 3'b101 
	Parameter END_testCase bound to: 3'b110 
	Parameter ERROR_STATE_testCase bound to: 3'b111 
	Parameter PPP_X bound to: 16'b0101111010010100 
	Parameter PPP_ALUFN bound to: 6'b000000 
	Parameter PPP_Y bound to: 16'b0001001100101111 
	Parameter PPP_S bound to: 16'b0111000111000011 
	Parameter PPP_Z bound to: 1'b0 
	Parameter PPP_V bound to: 1'b0 
	Parameter PPP_N bound to: 1'b0 
	Parameter PNN_X bound to: 16'b0000000000001111 
	Parameter PNN_ALUFN bound to: 6'b000000 
	Parameter PNN_Y bound to: 16'b1111111111101100 
	Parameter PNN_S bound to: 16'b1111111111111011 
	Parameter PNN_Z bound to: 1'b0 
	Parameter PNN_V bound to: 1'b0 
	Parameter PNN_N bound to: 1'b1 
	Parameter P00_X bound to: 1'b0 
	Parameter P00_ALUFN bound to: 6'b000000 
	Parameter P00_Y bound to: 1'b0 
	Parameter P00_S bound to: 1'b0 
	Parameter P00_Z bound to: 1'b1 
	Parameter P00_V bound to: 1'b0 
	Parameter P00_N bound to: 1'b0 
	Parameter PPV_X bound to: 16'b0000000000000001 
	Parameter PPV_ALUFN bound to: 6'b000000 
	Parameter PPV_Y bound to: 16'b0111111111111111 
	Parameter PPV_S bound to: 16'b1000000000000000 
	Parameter PPV_Z bound to: 1'b0 
	Parameter PPV_V bound to: 1'b1 
	Parameter PPV_N bound to: 1'b1 
	Parameter ERR_X bound to: 16'b0000000000000001 
	Parameter ERR_ALUFN bound to: 6'b000000 
	Parameter ERR_Y bound to: 16'b0000000000000001 
	Parameter ERR_S bound to: 16'b0000000000001111 
	Parameter ERR_Z bound to: 1'b1 
	Parameter ERR_V bound to: 1'b1 
	Parameter ERR_N bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'adderTest_11' (11#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/adderTest_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'shlTest_12' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/shlTest_12.v:7]
	Parameter START_testCase bound to: 3'b000 
	Parameter LS1_testCase bound to: 3'b001 
	Parameter LS2_testCase bound to: 3'b010 
	Parameter LS4_testCase bound to: 3'b011 
	Parameter LS8_testCase bound to: 3'b100 
	Parameter ERR00_testCase bound to: 3'b101 
	Parameter END_testCase bound to: 3'b110 
	Parameter ERROR_STATE_testCase bound to: 3'b111 
	Parameter LS1_X bound to: 16'b1111000000000001 
	Parameter LS1_ALUFN bound to: 6'b100000 
	Parameter LS1_Y bound to: 16'b0000000000000001 
	Parameter LS1_S bound to: 16'b1110000000000010 
	Parameter LS2_X bound to: 16'b1111000000000001 
	Parameter LS2_ALUFN bound to: 6'b100000 
	Parameter LS2_Y bound to: 16'b0000000000000010 
	Parameter LS2_S bound to: 16'b1100000000000100 
	Parameter LS4_X bound to: 16'b1111000000000001 
	Parameter LS4_ALUFN bound to: 6'b100000 
	Parameter LS4_Y bound to: 16'b0000000000000100 
	Parameter LS4_S bound to: 16'b0000000000010000 
	Parameter LS8_X bound to: 16'b1111000000000001 
	Parameter LS8_ALUFN bound to: 6'b100000 
	Parameter LS8_Y bound to: 16'b0000000000001000 
	Parameter LS8_S bound to: 16'b0000000100000000 
	Parameter ERR00_X bound to: 16'b1111000000000001 
	Parameter ERR00_ALUFN bound to: 6'b100000 
	Parameter ERR00_Y bound to: 16'b0000000000001000 
	Parameter ERR00_S bound to: 16'b0000000000000000 
INFO: [Synth 8-6157] synthesizing module 'shifter16_18' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/shifter16_18.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/shifter16_18.v:19]
INFO: [Synth 8-6155] done synthesizing module 'shifter16_18' (12#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/shifter16_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shlTest_12' (13#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/shlTest_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'shrTest_13' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/shrTest_13.v:7]
	Parameter START_testCase bound to: 3'b000 
	Parameter RS1_testCase bound to: 3'b001 
	Parameter RS2_testCase bound to: 3'b010 
	Parameter RS4_testCase bound to: 3'b011 
	Parameter RS8_testCase bound to: 3'b100 
	Parameter ERR00_testCase bound to: 3'b101 
	Parameter END_testCase bound to: 3'b110 
	Parameter ERROR_STATE_testCase bound to: 3'b111 
	Parameter RS1_X bound to: 16'b1111000000000001 
	Parameter RS1_ALUFN bound to: 6'b100001 
	Parameter RS1_Y bound to: 16'b0000000000000001 
	Parameter RS1_S bound to: 16'b0111100000000000 
	Parameter RS2_X bound to: 16'b1111000000000001 
	Parameter RS2_ALUFN bound to: 6'b100001 
	Parameter RS2_Y bound to: 16'b0000000000000010 
	Parameter RS2_S bound to: 16'b0011110000000000 
	Parameter RS4_X bound to: 16'b1111000000000001 
	Parameter RS4_ALUFN bound to: 6'b100001 
	Parameter RS4_Y bound to: 16'b0000000000000100 
	Parameter RS4_S bound to: 16'b0000111100000000 
	Parameter RS8_X bound to: 16'b1111000000000001 
	Parameter RS8_ALUFN bound to: 6'b100001 
	Parameter RS8_Y bound to: 16'b0000000000001000 
	Parameter RS8_S bound to: 16'b0000000011110000 
	Parameter ERR00_X bound to: 16'b1111000000000001 
	Parameter ERR00_ALUFN bound to: 6'b100001 
	Parameter ERR00_Y bound to: 16'b0000000000001000 
	Parameter ERR00_S bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'shrTest_13' (14#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/shrTest_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'sraTest_14' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/sraTest_14.v:7]
	Parameter START_testCase bound to: 3'b000 
	Parameter RSA1_testCase bound to: 3'b001 
	Parameter RSA2_testCase bound to: 3'b010 
	Parameter RSA4_testCase bound to: 3'b011 
	Parameter RSA8_testCase bound to: 3'b100 
	Parameter ERR00_testCase bound to: 3'b101 
	Parameter END_testCase bound to: 3'b110 
	Parameter ERROR_STATE_testCase bound to: 3'b111 
	Parameter RSA1_X bound to: 16'b1111000000000001 
	Parameter RSA1_ALUFN bound to: 6'b100011 
	Parameter RSA1_Y bound to: 16'b0000000000000001 
	Parameter RSA1_S bound to: 16'b1111100000000000 
	Parameter RSA2_X bound to: 16'b1111000000000001 
	Parameter RSA2_ALUFN bound to: 6'b100011 
	Parameter RSA2_Y bound to: 16'b0000000000000010 
	Parameter RSA2_S bound to: 16'b1111110000000000 
	Parameter RSA4_X bound to: 16'b1111000000000001 
	Parameter RSA4_ALUFN bound to: 6'b100011 
	Parameter RSA4_Y bound to: 16'b0000000000000100 
	Parameter RSA4_S bound to: 16'b1111111100000000 
	Parameter RSA8_X bound to: 16'b1111000000000001 
	Parameter RSA8_ALUFN bound to: 6'b100011 
	Parameter RSA8_Y bound to: 16'b0000000000001000 
	Parameter RSA8_S bound to: 16'b1111111111110000 
	Parameter ERR00_X bound to: 16'b1111000000000001 
	Parameter ERR00_ALUFN bound to: 6'b100011 
	Parameter ERR00_Y bound to: 16'b0000000000001000 
	Parameter ERR00_S bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'sraTest_14' (15#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/sraTest_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'test_mult_15' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/test_mult_15.v:7]
	Parameter START_testMult bound to: 3'b000 
	Parameter MULT0_testMult bound to: 3'b001 
	Parameter ERR_testMult bound to: 3'b010 
	Parameter DONE_testMult bound to: 3'b011 
	Parameter ERRCASE_testMult bound to: 3'b100 
	Parameter MULTPP_testMult bound to: 3'b101 
	Parameter MULTPN_testMult bound to: 3'b110 
	Parameter MULTNN_testMult bound to: 3'b111 
	Parameter ZERO bound to: 16'b0000000000000000 
	Parameter POS1 bound to: 16'b0000000000000101 
	Parameter POS2 bound to: 16'b0000000000000101 
	Parameter MULTPP bound to: 16'b0000000000011001 
	Parameter NEG1 bound to: 16'b1111111111111111 
	Parameter NEG2 bound to: 16'b1111111111110000 
	Parameter MULTNN bound to: 16'b0000000000010000 
	Parameter MULTPN bound to: 16'b1111111111111011 
	Parameter ERR1 bound to: 16'b0000000000000110 
	Parameter ERR2 bound to: 16'b0000000000000100 
	Parameter ERR12 bound to: 16'b0000000000011000 
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_multiplier_19' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/sixteen_bit_multiplier_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_multiplier_19' (16#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/sixteen_bit_multiplier_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'test_mult_15' (17#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/test_mult_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'booleantest_16' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/booleantest_16.v:7]
	Parameter START_state bound to: 3'b000 
	Parameter AND_state bound to: 3'b001 
	Parameter OR_state bound to: 3'b010 
	Parameter XOR_state bound to: 3'b011 
	Parameter A_state bound to: 3'b100 
	Parameter PASS_state bound to: 3'b101 
	Parameter ERRCASE_state bound to: 3'b110 
	Parameter ERR_state bound to: 3'b111 
	Parameter A1 bound to: 16'b0110100001010111 
	Parameter B1 bound to: 16'b1010110000001000 
INFO: [Synth 8-6157] synthesizing module 'boolean_20' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/boolean_20.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/boolean_20.v:19]
INFO: [Synth 8-6155] done synthesizing module 'boolean_20' (18#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/boolean_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'booleantest_16' (19#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/booleantest_16.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/masterTest_4.v:188]
INFO: [Synth 8-6155] done synthesizing module 'masterTest_4' (20#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/masterTest_4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (21#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.664 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1017.664 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1017.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1017.664 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1017.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1017.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1017.664 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_testCase_q_reg' in module 'subberTest_10'
INFO: [Synth 8-802] inferred FSM for state register 'M_testCase_q_reg' in module 'adderTest_11'
INFO: [Synth 8-802] inferred FSM for state register 'M_testCase_q_reg' in module 'shlTest_12'
INFO: [Synth 8-802] inferred FSM for state register 'M_testCase_q_reg' in module 'shrTest_13'
INFO: [Synth 8-802] inferred FSM for state register 'M_testCase_q_reg' in module 'sraTest_14'
INFO: [Synth 8-802] inferred FSM for state register 'M_testMult_q_reg' in module 'test_mult_15'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'booleantest_16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          START_testCase |                              000 |                              000
            PPP_testCase |                              001 |                              001
            NPN_testCase |                              010 |                              010
            PP0_testCase |                              011 |                              011
            NPV_testCase |                              100 |                              100
            ERR_testCase |                              101 |                              101
    ERROR_STATE_testCase |                              110 |                              111
            END_testCase |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_testCase_q_reg' using encoding 'sequential' in module 'subberTest_10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          START_testCase |                              000 |                              000
            PPP_testCase |                              001 |                              001
            PNN_testCase |                              010 |                              010
            P00_testCase |                              011 |                              011
            PPV_testCase |                              100 |                              100
            ERR_testCase |                              101 |                              101
    ERROR_STATE_testCase |                              110 |                              111
            END_testCase |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_testCase_q_reg' using encoding 'sequential' in module 'adderTest_11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          START_testCase |                              000 |                              000
            LS1_testCase |                              001 |                              001
            LS2_testCase |                              010 |                              010
            LS4_testCase |                              011 |                              011
            LS8_testCase |                              100 |                              100
          ERR00_testCase |                              101 |                              101
    ERROR_STATE_testCase |                              110 |                              111
            END_testCase |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_testCase_q_reg' using encoding 'sequential' in module 'shlTest_12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          START_testCase |                              000 |                              000
            RS1_testCase |                              001 |                              001
            RS2_testCase |                              010 |                              010
            RS4_testCase |                              011 |                              011
            RS8_testCase |                              100 |                              100
          ERR00_testCase |                              101 |                              101
    ERROR_STATE_testCase |                              110 |                              111
            END_testCase |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_testCase_q_reg' using encoding 'sequential' in module 'shrTest_13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          START_testCase |                              000 |                              000
           RSA1_testCase |                              001 |                              001
           RSA2_testCase |                              010 |                              010
           RSA4_testCase |                              011 |                              011
           RSA8_testCase |                              100 |                              100
          ERR00_testCase |                              101 |                              101
    ERROR_STATE_testCase |                              110 |                              111
            END_testCase |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_testCase_q_reg' using encoding 'sequential' in module 'sraTest_14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          START_testMult |                         00000001 |                              000
          MULT0_testMult |                         00000010 |                              001
         MULTPP_testMult |                         00000100 |                              101
         MULTPN_testMult |                         00001000 |                              110
         MULTNN_testMult |                         00010000 |                              111
        ERRCASE_testMult |                         00100000 |                              100
            ERR_testMult |                         01000000 |                              010
           DONE_testMult |                         10000000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_testMult_q_reg' using encoding 'one-hot' in module 'test_mult_15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                         00000001 |                              000
               AND_state |                         00000010 |                              001
                OR_state |                         00000100 |                              010
               XOR_state |                         00001000 |                              011
                 A_state |                         00010000 |                              100
           ERRCASE_state |                         00100000 |                              110
               ERR_state |                         01000000 |                              111
              PASS_state |                         10000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'one-hot' in module 'booleantest_16'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1017.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   8 Input   16 Bit        Muxes := 16    
	   4 Input   16 Bit        Muxes := 3     
	   8 Input   15 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 11    
	   8 Input    6 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 27    
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 23    
	   8 Input    1 Bit        Muxes := 19    
	   4 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mult/p0, operation Mode is: A*B.
DSP Report: operator mult/p0 is absorbed into DSP mult/p0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1017.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sixteen_bit_multiplier_19 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1017.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1037.859 ; gain = 20.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1042.598 ; gain = 24.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1048.395 ; gain = 30.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1048.395 ; gain = 30.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1048.395 ; gain = 30.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1048.395 ; gain = 30.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1048.395 ; gain = 30.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1048.395 ; gain = 30.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    23|
|3     |DSP48E1 |     1|
|4     |LUT1    |     7|
|5     |LUT2    |    54|
|6     |LUT3    |   116|
|7     |LUT4    |   134|
|8     |LUT5    |    51|
|9     |LUT6    |   115|
|10    |MUXF7   |    20|
|11    |FDRE    |   280|
|12    |FDSE    |     6|
|13    |IBUF    |    11|
|14    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1048.395 ; gain = 30.730
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1048.395 ; gain = 30.730
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1048.395 ; gain = 30.730
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1060.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1060.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1060.418 ; gain = 59.824
INFO: [Common 17-1381] The checkpoint 'C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/test/work/vivado/test/test.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 11 11:40:39 2022...
