
---------- Begin Simulation Statistics ----------
host_inst_rate                                 288260                       # Simulator instruction rate (inst/s)
host_mem_usage                                 396760                       # Number of bytes of host memory used
host_seconds                                    69.38                       # Real time elapsed on the host
host_tick_rate                              328749438                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.022809                       # Number of seconds simulated
sim_ticks                                 22809281000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2854403                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 40385.513025                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 29439.383119                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2311184                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    21938178000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.190309                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               543219                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            229542                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9234398500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.109892                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          313675                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1670212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 55355.804026                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 47159.765800                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1138360                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   29441095083                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.318434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              531852                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           322915                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   9853419987                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.125096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         208937                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 33209.431941                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   6.600571                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           77242                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2565162942                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4524615                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 47791.516172                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 36523.880981                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3449544                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     51379273083                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.237605                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1075071                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             552457                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  19087818487                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.115504                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           522612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997961                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.912516                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4524615                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 47791.516172                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 36523.880981                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3449544                       # number of overall hits
system.cpu.dcache.overall_miss_latency    51379273083                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.237605                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1075071                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            552457                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  19087818487                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.115504                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          522612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 521589                       # number of replacements
system.cpu.dcache.sampled_refs                 522613                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.912516                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3449544                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500252920000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   208530                       # number of writebacks
system.cpu.dtb.data_accesses                        2                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            2                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        2                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            2                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11687604                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        59250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 57490.740741                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11687548                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3318000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   56                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      3104500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              54                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               212500.872727                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11687604                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        59250                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 57490.740741                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11687548                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3318000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    56                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      3104500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               54                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.105814                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             54.176603                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11687604                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        59250                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 57490.740741                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11687548                       # number of overall hits
system.cpu.icache.overall_miss_latency        3318000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   56                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      3104500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              54                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     55                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 54.176603                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11687548                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 2                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 55668.911640                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     14031293510                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                252049                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                   208937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     95818.840745                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 92351.815447                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                       121191                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           8407720000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.419964                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      87746                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                   20600                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      6201055000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.321370                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 67146                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     313732                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       94392.689604                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  98117.089549                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         246157                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             6378586000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.215391                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        67575                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     20514                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        4617194000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.149994                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   47058                       # number of ReadReq MSHR misses
system.l2.Writeback_accesses                   208530                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       208530                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.998385                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      522669                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        95198.369828                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   94727.408847                       # average overall mshr miss latency
system.l2.demand_hits                          367348                       # number of demand (read+write) hits
system.l2.demand_miss_latency             14786306000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.297169                       # miss rate for demand accesses
system.l2.demand_misses                        155321                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      41114                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        10818249000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.218502                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   114204                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.309491                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.347244                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5070.704625                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5689.247471                       # Average occupied blocks per context
system.l2.overall_accesses                     522669                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       95198.369828                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  67848.024480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         367348                       # number of overall hits
system.l2.overall_miss_latency            14786306000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.297169                       # miss rate for overall accesses
system.l2.overall_misses                       155321                       # number of overall misses
system.l2.overall_mshr_hits                     41114                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       24849542510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.700736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  366253                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.436740                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        110080                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       278598                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           252049                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        26547                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         354860                       # number of replacements
system.l2.sampled_refs                         365849                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10759.952096                       # Cycle average of tags in use
system.l2.total_refs                           365258                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           202710                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2247102                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2245642                       # DTB hits
system.switch_cpus.dtb.data_misses               1460                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1411189                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1410550                       # DTB read hits
system.switch_cpus.dtb.read_misses                639                       # DTB read misses
system.switch_cpus.dtb.write_accesses          835913                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              835092                       # DTB write hits
system.switch_cpus.dtb.write_misses               821                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10001463                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10001461                       # ITB hits
system.switch_cpus.itb.fetch_misses                 2                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31567502                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2768258                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits          54390                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups        55578                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect          532                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted        55391                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups          55693                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches        53216                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       998054                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     12476585                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.801527                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.281959                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     10885164     87.24%     87.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       127118      1.02%     88.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       121046      0.97%     89.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        79526      0.64%     89.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        82091      0.66%     90.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        71693      0.57%     91.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        61979      0.50%     91.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        49914      0.40%     92.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       998054      8.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     12476585                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10000321                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1723297                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2766884                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts          531                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10000321                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2485580                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.405105                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.405105                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      6621550                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved          283                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     16748603                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3564600                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2221033                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       499119                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        69401                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3289212                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3284261                       # DTB hits
system.switch_cpus_1.dtb.data_misses             4951                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2423374                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2421312                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             2062                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        865838                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            862949                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2889                       # DTB write misses
system.switch_cpus_1.fetch.Branches             55693                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1686141                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3983282                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         9258                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             16800002                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        428341                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.003964                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1686141                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches        54390                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.195640                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     12975704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.294728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.871796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       10678565     82.30%     82.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          37259      0.29%     82.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          25425      0.20%     82.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          79214      0.61%     83.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4          82173      0.63%     84.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          50856      0.39%     84.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         100718      0.78%     85.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          84981      0.65%     85.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1836513     14.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     12975704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               1075355                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches          54556                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop                 324                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.859930                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3892971                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1085415                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6324259                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11095587                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.829004                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5242836                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.789662                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11100611                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts          535                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       1669576                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2861961                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       683597                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1089377                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12497263                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2807556                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       309126                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12082925                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        41666                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         1847                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       499119                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        90502                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1032277                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1138639                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        45775                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect           56                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          479                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.711691                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.711691                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3119585     25.17%     25.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult          182      0.00%     25.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     25.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2716686     21.92%     47.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     47.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     47.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      2389350     19.28%     66.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       254567      2.05%     68.43% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.43% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2825556     22.80%     91.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1086129      8.76%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12392055                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt      1094800                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.088347                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           14      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         3099      0.28%      0.28% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.28% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.28% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       770308     70.36%     70.64% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       311440     28.45%     99.09% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     99.09% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead         9648      0.88%     99.97% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          291      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     12975704                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.955020                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.472327                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      7517841     57.94%     57.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2152643     16.59%     74.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1513731     11.67%     86.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       824375      6.35%     92.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       476657      3.67%     96.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       228279      1.76%     97.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       161095      1.24%     99.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        84432      0.65%     99.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        16651      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     12975704                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.881930                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12496939                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12392055                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2496769                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        39390                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      1168553                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1686143                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1686141                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               2                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2861961                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1089377                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               14051059                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      4582961                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8590499                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       264716                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      4081175                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1920851                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        13361                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     22878722                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14603483                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     12880132                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1707825                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       499119                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2104623                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      4289498                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      6581917                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 22371                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
