-- generated by newgenasym Thu Jun 09 19:09:17 2022

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity adi_ltc6952 is
    port (    
	CP:        INOUT  STD_LOGIC;    
	\cs#\:     INOUT  STD_LOGIC;    
	E_PAD:     INOUT  STD_LOGIC;    
	\ezq_srq+\: INOUT  STD_LOGIC;    
	\ezq_srq-\: INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC;    
	NC:        INOUT  STD_LOGIC;    
	\out0+\:   INOUT  STD_LOGIC;    
	\out0-\:   INOUT  STD_LOGIC;    
	\out1+\:   INOUT  STD_LOGIC;    
	\out1-\:   INOUT  STD_LOGIC;    
	\out10+\:  INOUT  STD_LOGIC;    
	\out10-\:  INOUT  STD_LOGIC;    
	\out2+\:   INOUT  STD_LOGIC;    
	\out2-\:   INOUT  STD_LOGIC;    
	\out3+\:   INOUT  STD_LOGIC;    
	\out3-\:   INOUT  STD_LOGIC;    
	\out4+\:   INOUT  STD_LOGIC;    
	\out4-\:   INOUT  STD_LOGIC;    
	\out5+\:   INOUT  STD_LOGIC;    
	\out5-\:   INOUT  STD_LOGIC;    
	\out6+\:   INOUT  STD_LOGIC;    
	\out6-\:   INOUT  STD_LOGIC;    
	\out7+\:   INOUT  STD_LOGIC;    
	\out7-\:   INOUT  STD_LOGIC;    
	\out8+\:   INOUT  STD_LOGIC;    
	\out8-\:   INOUT  STD_LOGIC;    
	\out9+\:   INOUT  STD_LOGIC;    
	\out9-\:   INOUT  STD_LOGIC;    
	\ref+\:    INOUT  STD_LOGIC;    
	\ref-\:    INOUT  STD_LOGIC;    
	SCLK:      INOUT  STD_LOGIC;    
	\sd#\:     INOUT  STD_LOGIC;    
	SDI:       INOUT  STD_LOGIC;    
	SDO:       INOUT  STD_LOGIC;    
	STAT:      INOUT  STD_LOGIC;    
	\vco+\:    INOUT  STD_LOGIC;    
	\vco-\:    INOUT  STD_LOGIC;    
	\vcp+\:    INOUT  STD_LOGIC;    
	\vd+\:     INOUT  STD_LOGIC;    
	\vout+\:   INOUT  STD_LOGIC_VECTOR (10 DOWNTO 0);    
	\vref+\:   INOUT  STD_LOGIC;    
	\vvco+\:   INOUT  STD_LOGIC);
end adi_ltc6952;
