NOTE:  This version of the software is not a production release. No warranty is made as to the general availability of features and functionality included in this version or described in the accompanying documentation. The final contents of a production release and its timing remain at the sole discretion of Synopsys.

Starting:    D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\bin64\mbin\synbatch.exe
Install:     D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
Hostname:    GW-SW-032
Date:        Tue Aug  4 17:56:27 2020
Version:     Q-2020.03G-Beta1

Arguments:   -product synplify_pro -batch -licensetype synplifypro_gowin E:/IP_verify/1.9.6.0.1/IP_web/psram_hpram_ref_design/Gowin_HyperRAM_Memory_Interface_embedded_refDesign/project/impl/synthesize/hpram.prj
ProductType: synplify_pro

License checkout: synplifypro_gowin
License: synplifypro_gowin from server 192.168.31.246 
Licensed Vendor: gowin

Running in Vendor Mode

log file: "E:\IP_verify\1.9.6.0.1\IP_web\psram_hpram_ref_design\Gowin_HyperRAM_Memory_Interface_embedded_refDesign\project\impl\synthesize\rev_1\hpram.srr"
Running: rev_1 in foreground

Running hpram|rev_1

Running Flow: compile (Compile) on hpram|rev_1
# Tue Aug  4 17:56:28 2020

Running Flow: compile_flow (Compile Process) on hpram|rev_1
# Tue Aug  4 17:56:28 2020

Running: compiler (Compile Input) on hpram|rev_1
# Tue Aug  4 17:56:28 2020
Copied E:\IP_verify\1.9.6.0.1\IP_web\psram_hpram_ref_design\Gowin_HyperRAM_Memory_Interface_embedded_refDesign\project\impl\synthesize\rev_1\synwork\hpram_comp.srs to E:\IP_verify\1.9.6.0.1\IP_web\psram_hpram_ref_design\Gowin_HyperRAM_Memory_Interface_embedded_refDesign\project\impl\synthesize\rev_1\hpram.srs

compiler completed
# Tue Aug  4 17:56:32 2020

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on hpram|rev_1
# Tue Aug  4 17:56:32 2020

multi_srs_gen completed
# Tue Aug  4 17:56:33 2020

Return Code: 0
Run Time:00h:00m:01s
Copied E:\IP_verify\1.9.6.0.1\IP_web\psram_hpram_ref_design\Gowin_HyperRAM_Memory_Interface_embedded_refDesign\project\impl\synthesize\rev_1\synwork\hpram_mult.srs to E:\IP_verify\1.9.6.0.1\IP_web\psram_hpram_ref_design\Gowin_HyperRAM_Memory_Interface_embedded_refDesign\project\impl\synthesize\rev_1\hpram.srs
Complete: Compile Process on hpram|rev_1

Running: premap (Premap) on hpram|rev_1
# Tue Aug  4 17:56:33 2020

premap completed
# Tue Aug  4 17:56:37 2020

Return Code: 0
Run Time:00h:00m:04s
Complete: Compile on hpram|rev_1

Running Flow: map (Map) on hpram|rev_1
# Tue Aug  4 17:56:37 2020

Running: fpga_mapper (Map & Optimize) on hpram|rev_1
# Tue Aug  4 17:56:37 2020
Copied E:\IP_verify\1.9.6.0.1\IP_web\psram_hpram_ref_design\Gowin_HyperRAM_Memory_Interface_embedded_refDesign\project\impl\synthesize\rev_1\synwork\hpram_m.srm to E:\IP_verify\1.9.6.0.1\IP_web\psram_hpram_ref_design\Gowin_HyperRAM_Memory_Interface_embedded_refDesign\project\impl\synthesize\rev_1\hpram.srm

fpga_mapper completed with warnings
# Tue Aug  4 17:56:46 2020

Return Code: 1
Run Time:00h:00m:09s
Complete: Map on hpram|rev_1
Complete: Logic Synthesis on hpram|rev_1
exit status=0
exit status=0
License checkin: synplifypro_gowin
