module partsel_00246(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input [31:0] x1;
  input signed [31:0] x2;
  input signed [31:0] x3;
  wire [26:7] x4;
  wire [29:3] x5;
  wire signed [27:5] x6;
  wire [0:30] x7;
  wire [27:3] x8;
  wire signed [2:27] x9;
  wire [1:24] x10;
  wire [7:30] x11;
  wire signed [5:27] x12;
  wire signed [7:29] x13;
  wire signed [6:28] x14;
  wire [31:6] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [7:27] p0 = 486681494;
  localparam signed [25:3] p1 = 778858038;
  localparam [30:3] p2 = 376180019;
  localparam [30:2] p3 = 192037198;
  assign x4 = ((!ctrl[2] && !ctrl[2] || !ctrl[1] ? x3 : ({2{x2}} ^ p2[15 + s3 +: 5])) & ((({x0[20 -: 1], (p3[4 + s1 -: 2] ^ x2[25 + s3 +: 5])} & {p3[15 +: 4], p0[19]}) | x3[21]) ^ p2[14 -: 3]));
  assign x5 = {2{((x4[10 + s0 -: 7] & ((p1[10] - x1[13]) | {x0[10 +: 2], p2})) & {2{p1[17 + s2]}})}};
  assign x6 = (x5[10 +: 1] & p3);
  assign x7 = ({x1, x3} | p0);
  assign x8 = x6[10 + s2 +: 7];
  assign x9 = (!ctrl[0] || !ctrl[1] && !ctrl[2] ? x7 : {p3[17 + s2], (({p3[2 + s2 -: 5], p0[4 + s1]} | x2) - p2)});
  assign x10 = p1;
  assign x11 = (!ctrl[0] && !ctrl[0] || !ctrl[1] ? x8[14] : (x10 | p3[15 -: 2]));
  assign x12 = ({x11, p2[4 + s0]} - x4[13]);
  assign x13 = x12;
  assign x14 = (!ctrl[1] || ctrl[2] && !ctrl[1] ? ({2{x0}} & p2[12]) : {(ctrl[2] && !ctrl[1] || !ctrl[2] ? (x6[13 -: 1] + (p0 & x6[19 +: 1])) : (!ctrl[0] && ctrl[0] && ctrl[3] ? x5[22 -: 1] : p2[8 + s2 +: 8])), x6[14 + s2 +: 4]});
  assign x15 = x7[17 + s2 +: 4];
  assign y0 = {(({2{p0[18 -: 3]}} + p0) - x2[23 -: 2]), x6[17]};
  assign y1 = x12;
  assign y2 = (!ctrl[3] || !ctrl[0] || ctrl[0] ? x13[11 + s2 +: 5] : {2{{({2{x0[18 +: 4]}} & {(p1[11 +: 2] & x15), x0}), p3[20 + s2 -: 7]}}});
  assign y3 = x6[19 + s1 +: 7];
endmodule
