Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 11 19:18:40 2024
| Host         : Karnage running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CSSTE_control_sets_placed.rpt
| Design       : CSSTE
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   117 |
|    Minimum number of control sets                        |   117 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    75 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   117 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |    65 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    43 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              71 |           25 |
| No           | No                    | Yes                    |             466 |          175 |
| No           | Yes                   | No                     |              38 |           16 |
| Yes          | No                    | No                     |              54 |           29 |
| Yes          | No                    | Yes                    |            1174 |          499 |
| Yes          | Yes                   | No                     |              42 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+-------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|               Clock Signal               |                  Enable Signal                  |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------+-------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
| ~U8/Clk_CPU_BUFG                         |                                                 |                                           |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[6]                       |                                                 |                                           |                1 |              1 |         1.00 |
| ~U8/Clk_CPU_BUFG                         | U10/counter_Ctrl                                | U9/rst                                    |                1 |              2 |         2.00 |
|  U8/clkdiv_BUFG[6]                       |                                                 | U9/rst                                    |                2 |              2 |         1.00 |
|  U1/Register_IF_ID/inst_out_reg[6]_4[0]  |                                                 |                                           |                1 |              3 |         3.00 |
|  U1/Register_IF_ID/inst_out_reg[13]_1[0] |                                                 |                                           |                1 |              4 |         4.00 |
|  clk_100mhz_IBUF_BUFG                    | U9/u1/sw[15]_i_1_n_0                            |                                           |                1 |              6 |         6.00 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[10]_rep__1_4  |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[10]_rep__1_7  |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[10]_rep__1_2  |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[10]_rep__1_8  |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[11]_2         |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[10]_rep__1_5  |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[10]_rep__1_3  |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[11]_4         |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[11]_12        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[7]_5          |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[7]_2          |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[11]_6         |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[7]_3          |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[8]_rep__1_4   |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[8]_rep__1_5   |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[9]_7          |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[6]_rep_4      |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[7]_1          |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[6]_rep_8      |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[7]_4          |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[7]_6          |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[8]_rep__1_6   |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[9]_11         |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[9]_15         |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[6]_rep_6      |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[6]_rep_2      |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[6]_rep_12     |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[9]_6          |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[9]_9          |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[9]_10         |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[8]_rep__1_1   |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[8]_rep__1_2   |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[8]_rep__1_8   |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[8]_rep__1_3   |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[6]_rep_7      |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[6]_rep_9      |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[9]_13         |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[9]_8          |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[9]_5          |                                           |                3 |             10 |         3.33 |
|  U8/clkdiv_BUFG[1]                       | U11/vga_controller/v_count[9]_i_1_n_1           | U9/rst                                    |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[8]_rep__1_7   |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[9]_14         |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[6]_rep_3      |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[9]_12         |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[6]_rep_11     |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[10]_rep__1_1  |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[10]_rep__1_10 |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[11]_0         |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[11]_1         |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[11]_7         |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[11]_8         |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[6]_rep_5      |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[11]_10        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[11]_11        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[10]_rep__1_9  |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[11]_5         |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[10]_rep__1_12 |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[10]_rep__1_6  |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[11]_9         |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[11]_3         |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[6]_rep_0      |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[6]_rep_1      |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[6]_rep_10     |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[10]_rep__1_11 |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                    | U11/vga_debugger/display_addr_reg[10]_rep__1_13 |                                           |                3 |             10 |         3.33 |
|  U1/Register_IF_ID/E[0]                  |                                                 |                                           |                4 |             12 |         3.00 |
|  U8/clkdiv_BUFG[1]                       |                                                 | U9/rst                                    |                6 |             12 |         2.00 |
|  clk_100mhz_IBUF_BUFG                    |                                                 |                                           |                6 |             18 |         3.00 |
|  U8/Clk_CPU_BUFG                         | U4/GPIOf0000000_we                              | U9/rst                                    |                6 |             18 |         3.00 |
|  clk_100mhz_IBUF_BUFG                    |                                                 | U11/vga_debugger/display_addr[11]_i_1_n_1 |               10 |             26 |         2.60 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_0[0]        | U9/rst                                    |               17 |             32 |         1.88 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_1[0]        | U9/rst                                    |               10 |             32 |         3.20 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_10[0]       | U9/rst                                    |               15 |             32 |         2.13 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_17[0]       | U9/rst                                    |               13 |             32 |         2.46 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_13[0]       | U9/rst                                    |               17 |             32 |         1.88 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_18[0]       | U9/rst                                    |               15 |             32 |         2.13 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_22[0]       | U9/rst                                    |               10 |             32 |         3.20 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_24[0]       | U9/rst                                    |               11 |             32 |         2.91 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_27[0]       | U9/rst                                    |               12 |             32 |         2.67 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_23[0]       | U9/rst                                    |               14 |             32 |         2.29 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_20[0]       | U9/rst                                    |               17 |             32 |         1.88 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_11[0]       | U9/rst                                    |               10 |             32 |         3.20 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_21[0]       | U9/rst                                    |               15 |             32 |         2.13 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_15[0]       | U9/rst                                    |               14 |             32 |         2.29 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_25[0]       | U9/rst                                    |               15 |             32 |         2.13 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_16[0]       | U9/rst                                    |               12 |             32 |         2.67 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_26[0]       | U9/rst                                    |               11 |             32 |         2.91 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_19[0]       | U9/rst                                    |               20 |             32 |         1.60 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_12[0]       | U9/rst                                    |               11 |             32 |         2.91 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_14[0]       | U9/rst                                    |               14 |             32 |         2.29 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_28[0]       | U9/rst                                    |               15 |             32 |         2.13 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_5[0]        | U9/rst                                    |               19 |             32 |         1.68 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_29[0]       | U9/rst                                    |               14 |             32 |         2.29 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_3[0]        | U9/rst                                    |               10 |             32 |         3.20 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_4[0]        | U9/rst                                    |               15 |             32 |         2.13 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_7[0]        | U9/rst                                    |               14 |             32 |         2.29 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_6[0]        | U9/rst                                    |               16 |             32 |         2.00 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_9[0]        | U9/rst                                    |               18 |             32 |         1.78 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_8[0]        | U9/rst                                    |               13 |             32 |         2.46 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_30[0]       | U9/rst                                    |               16 |             32 |         2.00 |
| ~U8/Clk_CPU_BUFG                         | U10/counter0_Lock                               | U9/rst                                    |               14 |             32 |         2.29 |
|  U8/clkdiv_BUFG[6]                       | U10/counter0[31]                                | U9/rst                                    |               12 |             32 |         2.67 |
|  n_0_782_BUFG                            |                                                 |                                           |               11 |             32 |         2.91 |
|  U8/Clk_CPU_BUFG                         | U1/Register_ID_Ex/E[0]                          | U9/rst                                    |               11 |             32 |         2.91 |
| ~U8/Clk_CPU_BUFG                         | U1/Register_Mem_WB/RegWrite_out_reg_2[0]        | U9/rst                                    |               11 |             32 |         2.91 |
|  clk_100mhz_IBUF_BUFG                    | U9/u1/sw_counter[0]_i_1_n_0                     | U9/u1/sw_counter0_carry__0_n_2            |                8 |             32 |         4.00 |
|  clk_100mhz_IBUF_BUFG                    |                                                 | U9/rst                                    |                8 |             32 |         4.00 |
| ~U8/Clk_CPU_BUFG                         | U4/GPIOe0000000_we                              |                                           |               28 |             48 |         1.71 |
|  U8/Clk_CPU_BUFG                         | U1/Register_ID_Ex/SLType_out_reg[1]_0[0]        | U9/rst                                    |               21 |             66 |         3.14 |
|  U8/Clk_CPU_BUFG                         |                                                 | U9/rst                                    |              165 |            432 |         2.62 |
+------------------------------------------+-------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


