Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue May  4 16:35:16 2021
| Host         : Recurse running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (158)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (158)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: BTNC (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: config (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_onehot_lock_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_lock_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_onehot_lock_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: data_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: rst_sig_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.758        0.000                      0                  168        0.251        0.000                      0                  168        4.500        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.758        0.000                      0                  168        0.251        0.000                      0                  168        4.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 active_seg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 1.347ns (27.425%)  route 3.565ns (72.575%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X7Y79          FDPE                                         r  active_seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDPE (Prop_fdpe_C_Q)         0.419     5.733 r  active_seg_reg[1]/Q
                         net (fo=49, routed)          1.521     7.254    L0[3]
    SLICE_X2Y77          LUT6 (Prop_lut6_I2_O)        0.299     7.553 r  data[31]_i_13/O
                         net (fo=1, routed)           0.000     7.553    data[31]_i_13_n_0
    SLICE_X2Y77          MUXF7 (Prop_muxf7_I1_O)      0.214     7.767 r  data_reg[31]_i_8/O
                         net (fo=18, routed)          0.645     8.412    data_reg[31]_i_8_n_0
    SLICE_X4Y78          LUT2 (Prop_lut2_I1_O)        0.297     8.709 r  data[29]_i_2/O
                         net (fo=7, routed)           0.590     9.299    data[29]_i_2_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I4_O)        0.118     9.417 r  data[21]_i_1/O
                         net (fo=2, routed)           0.809    10.225    data[21]_i_1_n_0
    SLICE_X2Y78          FDCE                                         r  data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.593    15.016    clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  data_reg[5]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y78          FDCE (Setup_fdce_C_D)       -0.256    14.983    data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 active_seg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 1.589ns (30.833%)  route 3.564ns (69.167%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X7Y79          FDPE                                         r  active_seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDPE (Prop_fdpe_C_Q)         0.419     5.733 r  active_seg_reg[1]/Q
                         net (fo=49, routed)          1.521     7.254    L0[3]
    SLICE_X2Y77          LUT6 (Prop_lut6_I2_O)        0.299     7.553 r  data[31]_i_13/O
                         net (fo=1, routed)           0.000     7.553    data[31]_i_13_n_0
    SLICE_X2Y77          MUXF7 (Prop_muxf7_I1_O)      0.214     7.767 r  data_reg[31]_i_8/O
                         net (fo=18, routed)          1.330     9.097    data_reg[31]_i_8_n_0
    SLICE_X4Y78          LUT4 (Prop_lut4_I2_O)        0.325     9.422 f  data[15]_i_4/O
                         net (fo=2, routed)           0.713    10.135    data[15]_i_4_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I0_O)        0.332    10.467 r  data[3]_i_2/O
                         net (fo=1, routed)           0.000    10.467    data[3]_i_2_n_0
    SLICE_X3Y78          FDCE                                         r  data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.593    15.016    clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  data_reg[3]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X3Y78          FDCE (Setup_fdce_C_D)        0.031    15.270    data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -10.467    
  -------------------------------------------------------------------
                         slack                                  4.803    

Slack (MET) :             4.823ns  (required time - arrival time)
  Source:                 active_seg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 1.347ns (27.810%)  route 3.497ns (72.190%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X7Y79          FDPE                                         r  active_seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDPE (Prop_fdpe_C_Q)         0.419     5.733 r  active_seg_reg[1]/Q
                         net (fo=49, routed)          1.521     7.254    L0[3]
    SLICE_X2Y77          LUT6 (Prop_lut6_I2_O)        0.299     7.553 r  data[31]_i_13/O
                         net (fo=1, routed)           0.000     7.553    data[31]_i_13_n_0
    SLICE_X2Y77          MUXF7 (Prop_muxf7_I1_O)      0.214     7.767 r  data_reg[31]_i_8/O
                         net (fo=18, routed)          0.645     8.412    data_reg[31]_i_8_n_0
    SLICE_X4Y78          LUT2 (Prop_lut2_I1_O)        0.297     8.709 r  data[29]_i_2/O
                         net (fo=7, routed)           0.590     9.299    data[29]_i_2_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I4_O)        0.118     9.417 r  data[21]_i_1/O
                         net (fo=2, routed)           0.741    10.157    data[21]_i_1_n_0
    SLICE_X2Y79          FDCE                                         r  data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.594    15.017    clk_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  data_reg[21]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y79          FDCE (Setup_fdce_C_D)       -0.260    14.980    data_reg[21]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  4.823    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 active_seg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.589ns (31.114%)  route 3.518ns (68.886%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X7Y79          FDPE                                         r  active_seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDPE (Prop_fdpe_C_Q)         0.419     5.733 r  active_seg_reg[1]/Q
                         net (fo=49, routed)          1.521     7.254    L0[3]
    SLICE_X2Y77          LUT6 (Prop_lut6_I2_O)        0.299     7.553 r  data[31]_i_13/O
                         net (fo=1, routed)           0.000     7.553    data[31]_i_13_n_0
    SLICE_X2Y77          MUXF7 (Prop_muxf7_I1_O)      0.214     7.767 r  data_reg[31]_i_8/O
                         net (fo=18, routed)          1.330     9.097    data_reg[31]_i_8_n_0
    SLICE_X4Y78          LUT4 (Prop_lut4_I2_O)        0.325     9.422 f  data[15]_i_4/O
                         net (fo=2, routed)           0.666    10.089    data[15]_i_4_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.332    10.421 r  data[15]_i_2/O
                         net (fo=1, routed)           0.000    10.421    data[15]_i_2_n_0
    SLICE_X4Y78          FDCE                                         r  data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.591    15.014    clk_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  data_reg[15]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X4Y78          FDCE (Setup_fdce_C_D)        0.029    15.283    data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 i0/current_state2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 2.355ns (46.127%)  route 2.750ns (53.873%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.717     5.320    i0/CLK
    SLICE_X3Y83          FDRE                                         r  i0/current_state2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  i0/current_state2_reg[6]/Q
                         net (fo=2, routed)           1.011     6.787    i0/current_state2_reg[6]
    SLICE_X4Y87          LUT4 (Prop_lut4_I2_O)        0.124     6.911 r  i0/AN_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.823     7.734    i0/AN_OBUF[7]_inst_i_7_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  i0/AN_OBUF[7]_inst_i_3/O
                         net (fo=11, routed)          0.916     8.774    i0/AN_OBUF[7]_inst_i_3_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I2_O)        0.150     8.924 r  i0/current_state2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.924    i0/current_state2[0]_i_6_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.407 r  i0/current_state2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.407    i0/current_state2_reg[0]_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.521 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.521    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.635 r  i0/current_state2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    i0/current_state2_reg[8]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.749 r  i0/current_state2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.749    i0/current_state2_reg[12]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.863 r  i0/current_state2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.863    i0/current_state2_reg[16]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  i0/current_state2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.977    i0/current_state2_reg[20]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.091 r  i0/current_state2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.091    i0/current_state2_reg[24]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.425 r  i0/current_state2_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.425    i0/current_state2_reg[28]_i_1_n_6
    SLICE_X3Y89          FDRE                                         r  i0/current_state2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.603    15.026    i0/CLK
    SLICE_X3Y89          FDRE                                         r  i0/current_state2_reg[29]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_D)        0.062    15.327    i0/current_state2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.965ns  (required time - arrival time)
  Source:                 active_seg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 1.353ns (27.131%)  route 3.634ns (72.869%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X7Y79          FDPE                                         r  active_seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDPE (Prop_fdpe_C_Q)         0.419     5.733 r  active_seg_reg[1]/Q
                         net (fo=49, routed)          1.521     7.254    L0[3]
    SLICE_X2Y77          LUT6 (Prop_lut6_I2_O)        0.299     7.553 r  data[31]_i_13/O
                         net (fo=1, routed)           0.000     7.553    data[31]_i_13_n_0
    SLICE_X2Y77          MUXF7 (Prop_muxf7_I1_O)      0.214     7.767 r  data_reg[31]_i_8/O
                         net (fo=18, routed)          1.026     8.793    data_reg[31]_i_8_n_0
    SLICE_X5Y80          LUT3 (Prop_lut3_I0_O)        0.297     9.090 f  data[30]_i_2/O
                         net (fo=8, routed)           1.086    10.177    data[30]_i_2_n_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.124    10.301 r  data[26]_i_1/O
                         net (fo=1, routed)           0.000    10.301    data[26]_i_1_n_0
    SLICE_X3Y76          FDCE                                         r  data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.590    15.013    clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  data_reg[26]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y76          FDCE (Setup_fdce_C_D)        0.029    15.265    data_reg[26]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  4.965    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 active_seg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.353ns (26.951%)  route 3.667ns (73.049%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X7Y79          FDPE                                         r  active_seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDPE (Prop_fdpe_C_Q)         0.419     5.733 r  active_seg_reg[1]/Q
                         net (fo=49, routed)          1.362     7.095    L0[3]
    SLICE_X3Y77          LUT6 (Prop_lut6_I2_O)        0.299     7.394 r  data[31]_i_14/O
                         net (fo=1, routed)           0.000     7.394    data[31]_i_14_n_0
    SLICE_X3Y77          MUXF7 (Prop_muxf7_I0_O)      0.212     7.606 r  data_reg[31]_i_9/O
                         net (fo=11, routed)          1.176     8.783    data_reg[31]_i_9_n_0
    SLICE_X5Y79          LUT4 (Prop_lut4_I0_O)        0.299     9.082 f  data[31]_i_6/O
                         net (fo=5, routed)           1.128    10.210    data[31]_i_6_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I1_O)        0.124    10.334 r  data[11]_i_2/O
                         net (fo=1, routed)           0.000    10.334    data[11]_i_2_n_0
    SLICE_X6Y77          FDCE                                         r  data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.589    15.012    clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  data_reg[11]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X6Y77          FDCE (Setup_fdce_C_D)        0.077    15.329    data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 i0/current_state2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 2.260ns (45.106%)  route 2.750ns (54.894%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.717     5.320    i0/CLK
    SLICE_X3Y83          FDRE                                         r  i0/current_state2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  i0/current_state2_reg[6]/Q
                         net (fo=2, routed)           1.011     6.787    i0/current_state2_reg[6]
    SLICE_X4Y87          LUT4 (Prop_lut4_I2_O)        0.124     6.911 r  i0/AN_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.823     7.734    i0/AN_OBUF[7]_inst_i_7_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  i0/AN_OBUF[7]_inst_i_3/O
                         net (fo=11, routed)          0.916     8.774    i0/AN_OBUF[7]_inst_i_3_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I2_O)        0.150     8.924 r  i0/current_state2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.924    i0/current_state2[0]_i_6_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.407 r  i0/current_state2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.407    i0/current_state2_reg[0]_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.521 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.521    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.635 r  i0/current_state2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    i0/current_state2_reg[8]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.749 r  i0/current_state2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.749    i0/current_state2_reg[12]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.863 r  i0/current_state2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.863    i0/current_state2_reg[16]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  i0/current_state2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.977    i0/current_state2_reg[20]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.091 r  i0/current_state2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.091    i0/current_state2_reg[24]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.330 r  i0/current_state2_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.330    i0/current_state2_reg[28]_i_1_n_5
    SLICE_X3Y89          FDRE                                         r  i0/current_state2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.603    15.026    i0/CLK
    SLICE_X3Y89          FDRE                                         r  i0/current_state2_reg[30]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_D)        0.062    15.327    i0/current_state2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 i0/current_state2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 2.244ns (44.930%)  route 2.750ns (55.070%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.717     5.320    i0/CLK
    SLICE_X3Y83          FDRE                                         r  i0/current_state2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  i0/current_state2_reg[6]/Q
                         net (fo=2, routed)           1.011     6.787    i0/current_state2_reg[6]
    SLICE_X4Y87          LUT4 (Prop_lut4_I2_O)        0.124     6.911 r  i0/AN_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.823     7.734    i0/AN_OBUF[7]_inst_i_7_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  i0/AN_OBUF[7]_inst_i_3/O
                         net (fo=11, routed)          0.916     8.774    i0/AN_OBUF[7]_inst_i_3_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I2_O)        0.150     8.924 r  i0/current_state2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.924    i0/current_state2[0]_i_6_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.407 r  i0/current_state2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.407    i0/current_state2_reg[0]_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.521 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.521    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.635 r  i0/current_state2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    i0/current_state2_reg[8]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.749 r  i0/current_state2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.749    i0/current_state2_reg[12]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.863 r  i0/current_state2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.863    i0/current_state2_reg[16]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  i0/current_state2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.977    i0/current_state2_reg[20]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.091 r  i0/current_state2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.091    i0/current_state2_reg[24]_i_1_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.314 r  i0/current_state2_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.314    i0/current_state2_reg[28]_i_1_n_7
    SLICE_X3Y89          FDRE                                         r  i0/current_state2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.603    15.026    i0/CLK
    SLICE_X3Y89          FDRE                                         r  i0/current_state2_reg[28]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_D)        0.062    15.327    i0/current_state2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 i0/current_state2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 2.241ns (44.897%)  route 2.750ns (55.103%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.717     5.320    i0/CLK
    SLICE_X3Y83          FDRE                                         r  i0/current_state2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  i0/current_state2_reg[6]/Q
                         net (fo=2, routed)           1.011     6.787    i0/current_state2_reg[6]
    SLICE_X4Y87          LUT4 (Prop_lut4_I2_O)        0.124     6.911 r  i0/AN_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.823     7.734    i0/AN_OBUF[7]_inst_i_7_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124     7.858 r  i0/AN_OBUF[7]_inst_i_3/O
                         net (fo=11, routed)          0.916     8.774    i0/AN_OBUF[7]_inst_i_3_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I2_O)        0.150     8.924 r  i0/current_state2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.924    i0/current_state2[0]_i_6_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.407 r  i0/current_state2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.407    i0/current_state2_reg[0]_i_2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.521 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.521    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.635 r  i0/current_state2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    i0/current_state2_reg[8]_i_1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.749 r  i0/current_state2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.749    i0/current_state2_reg[12]_i_1_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.863 r  i0/current_state2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.863    i0/current_state2_reg[16]_i_1_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  i0/current_state2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.977    i0/current_state2_reg[20]_i_1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.311 r  i0/current_state2_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.311    i0/current_state2_reg[24]_i_1_n_6
    SLICE_X3Y88          FDRE                                         r  i0/current_state2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.602    15.025    i0/CLK
    SLICE_X3Y88          FDRE                                         r  i0/current_state2_reg[25]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)        0.062    15.326    i0/current_state2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  5.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 direction_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            direction_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.374%)  route 0.156ns (45.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.593     1.512    clk_IBUF_BUFG
    SLICE_X7Y77          FDPE                                         r  direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDPE (Prop_fdpe_C_Q)         0.141     1.653 f  direction_reg/Q
                         net (fo=49, routed)          0.156     1.809    direction
    SLICE_X7Y77          LUT6 (Prop_lut6_I3_O)        0.045     1.854 r  direction_i_1/O
                         net (fo=1, routed)           0.000     1.854    direction_i_1_n_0
    SLICE_X7Y77          FDPE                                         r  direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.861     2.026    clk_IBUF_BUFG
    SLICE_X7Y77          FDPE                                         r  direction_reg/C
                         clock pessimism             -0.513     1.512    
    SLICE_X7Y77          FDPE (Hold_fdpe_C_D)         0.091     1.603    direction_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 i0/current_state2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.601     1.520    i0/CLK
    SLICE_X3Y87          FDRE                                         r  i0/current_state2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  i0/current_state2_reg[23]/Q
                         net (fo=2, routed)           0.117     1.778    i0/current_state2_reg[23]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  i0/current_state2_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    i0/current_state2_reg[20]_i_1_n_4
    SLICE_X3Y87          FDRE                                         r  i0/current_state2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.873     2.038    i0/CLK
    SLICE_X3Y87          FDRE                                         r  i0/current_state2_reg[23]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    i0/current_state2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.603     1.522    i0/CLK
    SLICE_X5Y93          FDRE                                         r  i0/current_state1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  i0/current_state1_reg[27]/Q
                         net (fo=2, routed)           0.117     1.781    i0/current_state1_reg[27]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  i0/current_state1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    i0/current_state1_reg[24]_i_1_n_4
    SLICE_X5Y93          FDRE                                         r  i0/current_state1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.874     2.039    i0/CLK
    SLICE_X5Y93          FDRE                                         r  i0/current_state1_reg[27]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y93          FDRE (Hold_fdre_C_D)         0.105     1.627    i0/current_state1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 i0/current_state2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.600     1.519    i0/CLK
    SLICE_X3Y85          FDRE                                         r  i0/current_state2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  i0/current_state2_reg[15]/Q
                         net (fo=2, routed)           0.117     1.778    i0/current_state2_reg[15]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  i0/current_state2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    i0/current_state2_reg[12]_i_1_n_4
    SLICE_X3Y85          FDRE                                         r  i0/current_state2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.872     2.037    i0/CLK
    SLICE_X3Y85          FDRE                                         r  i0/current_state2_reg[15]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    i0/current_state2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 i0/current_state2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.600     1.519    i0/CLK
    SLICE_X3Y84          FDRE                                         r  i0/current_state2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  i0/current_state2_reg[11]/Q
                         net (fo=2, routed)           0.118     1.778    i0/current_state2_reg[11]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  i0/current_state2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    i0/current_state2_reg[8]_i_1_n_4
    SLICE_X3Y84          FDRE                                         r  i0/current_state2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.871     2.036    i0/CLK
    SLICE_X3Y84          FDRE                                         r  i0/current_state2_reg[11]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    i0/current_state2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i0/current_state2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.599     1.518    i0/CLK
    SLICE_X3Y83          FDRE                                         r  i0/current_state2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  i0/current_state2_reg[7]/Q
                         net (fo=2, routed)           0.119     1.779    i0/current_state2_reg[7]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  i0/current_state2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    i0/current_state2_reg[4]_i_1_n_4
    SLICE_X3Y83          FDRE                                         r  i0/current_state2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.870     2.035    i0/CLK
    SLICE_X3Y83          FDRE                                         r  i0/current_state2_reg[7]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    i0/current_state2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.601     1.520    i0/CLK
    SLICE_X5Y88          FDRE                                         r  i0/current_state1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  i0/current_state1_reg[7]/Q
                         net (fo=2, routed)           0.119     1.781    i0/current_state1_reg[7]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  i0/current_state1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    i0/current_state1_reg[4]_i_1_n_4
    SLICE_X5Y88          FDRE                                         r  i0/current_state1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.872     2.037    i0/CLK
    SLICE_X5Y88          FDRE                                         r  i0/current_state1_reg[7]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.105     1.625    i0/current_state1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.602     1.521    i0/CLK
    SLICE_X5Y90          FDRE                                         r  i0/current_state1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  i0/current_state1_reg[15]/Q
                         net (fo=2, routed)           0.119     1.782    i0/current_state1_reg[15]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  i0/current_state1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    i0/current_state1_reg[12]_i_1_n_4
    SLICE_X5Y90          FDRE                                         r  i0/current_state1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.873     2.038    i0/CLK
    SLICE_X5Y90          FDRE                                         r  i0/current_state1_reg[15]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.105     1.626    i0/current_state1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.602     1.521    i0/CLK
    SLICE_X5Y92          FDRE                                         r  i0/current_state1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  i0/current_state1_reg[23]/Q
                         net (fo=2, routed)           0.119     1.782    i0/current_state1_reg[23]
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  i0/current_state1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    i0/current_state1_reg[20]_i_1_n_4
    SLICE_X5Y92          FDRE                                         r  i0/current_state1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.873     2.038    i0/CLK
    SLICE_X5Y92          FDRE                                         r  i0/current_state1_reg[23]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.105     1.626    i0/current_state1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 i0/current_state2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.598     1.517    i0/CLK
    SLICE_X3Y82          FDRE                                         r  i0/current_state2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  i0/current_state2_reg[3]/Q
                         net (fo=2, routed)           0.120     1.779    i0/current_state2_reg[3]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  i0/current_state2_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.887    i0/current_state2_reg[0]_i_2_n_4
    SLICE_X3Y82          FDRE                                         r  i0/current_state2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.869     2.034    i0/CLK
    SLICE_X3Y82          FDRE                                         r  i0/current_state2_reg[3]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    i0/current_state2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y78     BTNL_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y78     BTNR_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y88     FSM_onehot_lock_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     FSM_onehot_lock_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y88     FSM_onehot_lock_state_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X7Y79     active_seg_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X7Y79     active_seg_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     active_seg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y77     data_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y76     data_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y76     data_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     data_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     data_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     i0/current_state1_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     i0/current_state1_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     i0/current_state1_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     i0/current_state1_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     i0/current_state1_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     i0/current_state1_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     i0/current_state2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     i0/current_state2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     i0/current_state2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     i0/current_state2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     i0/current_state2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     i0/current_state2_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     i0/current_state2_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     i0/current_state2_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y78     BTNL_state_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y78     BTNL_state_reg/C



