{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 23 09:34:39 2021 " "Info: Processing started: Thu Dec 23 09:34:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off nda2_1 -c nda2_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off nda2_1 -c nda2_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW3 D2 12.332 ns Longest " "Info: Longest tpd from source pin \"SW3\" to destination pin \"D2\" is 12.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SW3 1 PIN PIN_146 3 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_146; Fanout = 3; PIN Node = 'SW3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW3 } "NODE_NAME" } } { "coderLiftStend_nda2_1.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_1/coderLiftStend_nda2_1.bdf" { { 336 256 424 352 "SW3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.153 ns) + CELL(0.650 ns) 7.798 ns coderLift_nda2_1:inst\|inst11 2 COMB LCCOMB_X33_Y9_N12 1 " "Info: 2: + IC(6.153 ns) + CELL(0.650 ns) = 7.798 ns; Loc. = LCCOMB_X33_Y9_N12; Fanout = 1; COMB Node = 'coderLift_nda2_1:inst\|inst11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.803 ns" { SW3 coderLift_nda2_1:inst|inst11 } "NODE_NAME" } } { "coderLift_nda2_1.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_1/coderLift_nda2_1.bdf" { { 416 648 712 464 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(3.096 ns) 12.332 ns D2 3 PIN PIN_113 0 " "Info: 3: + IC(1.438 ns) + CELL(3.096 ns) = 12.332 ns; Loc. = PIN_113; Fanout = 0; PIN Node = 'D2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.534 ns" { coderLift_nda2_1:inst|inst11 D2 } "NODE_NAME" } } { "coderLiftStend_nda2_1.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-2/Task2_1/coderLiftStend_nda2_1.bdf" { { 368 896 1072 384 "D2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.741 ns ( 38.44 % ) " "Info: Total cell delay = 4.741 ns ( 38.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.591 ns ( 61.56 % ) " "Info: Total interconnect delay = 7.591 ns ( 61.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.332 ns" { SW3 coderLift_nda2_1:inst|inst11 D2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.332 ns" { SW3 {} SW3~combout {} coderLift_nda2_1:inst|inst11 {} D2 {} } { 0.000ns 0.000ns 6.153ns 1.438ns } { 0.000ns 0.995ns 0.650ns 3.096ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 23 09:34:40 2021 " "Info: Processing ended: Thu Dec 23 09:34:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
