# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:20 on Apr 25,2018
# vlog -reportprogress 300 ./FourBitAdder.sv 
# -- Compiling module FourBitAdder
# -- Compiling module FourBitAdder_testbench
# 
# Top level modules:
# 	FourBitAdder_testbench
# End time: 11:00:20 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:20 on Apr 25,2018
# vlog -reportprogress 300 ./FullAdder.sv 
# -- Compiling module FullAdder
# -- Compiling module FullAdder_testbench
# 
# Top level modules:
# 	FullAdder_testbench
# End time: 11:00:20 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:20 on Apr 25,2018
# vlog -reportprogress 300 ./BCD_Add.sv 
# -- Compiling module BCD_Add
# 
# Top level modules:
# 	BCD_Add
# End time: 11:00:20 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:20 on Apr 25,2018
# vlog -reportprogress 300 ./HexDtoDec.sv 
# -- Compiling module HexDtoDec
# ** Error: ./HexDtoDec.sv(11): (vlog-2110) Illegal reference to net "tens".
# ** Error: ./HexDtoDec.sv(12): (vlog-2110) Illegal reference to net "ones".
# ** Error: ./HexDtoDec.sv(16): (vlog-2110) Illegal reference to net "ones".
# ** Error: ./HexDtoDec.sv(17): (vlog-2110) Illegal reference to net "tens".
# ** Error: ./HexDtoDec.sv(21): (vlog-2110) Illegal reference to net "ones".
# ** Error: ./HexDtoDec.sv(22): (vlog-2110) Illegal reference to net "tens".
# End time: 11:00:20 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 10
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog ./HexDtoDec.sv"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:48 on Apr 25,2018
# vlog -reportprogress 300 ./FourBitAdder.sv 
# -- Compiling module FourBitAdder
# -- Compiling module FourBitAdder_testbench
# 
# Top level modules:
# 	FourBitAdder_testbench
# End time: 11:00:48 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:49 on Apr 25,2018
# vlog -reportprogress 300 ./FullAdder.sv 
# -- Compiling module FullAdder
# -- Compiling module FullAdder_testbench
# 
# Top level modules:
# 	FullAdder_testbench
# End time: 11:00:49 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:49 on Apr 25,2018
# vlog -reportprogress 300 ./BCD_Add.sv 
# -- Compiling module BCD_Add
# 
# Top level modules:
# 	BCD_Add
# End time: 11:00:49 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:49 on Apr 25,2018
# vlog -reportprogress 300 ./HexDtoDec.sv 
# -- Compiling module HexDtoDec
# 
# Top level modules:
# 	HexDtoDec
# End time: 11:00:49 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:00:49 on Apr 25,2018
# vlog -reportprogress 300 ./BCD_2d_Add.sv 
# -- Compiling module BCD_2d_ADD
# -- Compiling module BCD_2d_AddTest
# 
# Top level modules:
# 	BCD_2d_AddTest
# End time: 11:00:49 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work BCD_2d_AddTest 
# Start time: 11:00:49 on Apr 25,2018
# Loading sv_std.std
# Loading work.BCD_2d_AddTest
# Loading work.BCD_2d_ADD
# Loading work.BCD_Add
# Loading work.FourBitAdder
# Loading work.HexDtoDec
# Loading work.FullAdder
# ** Warning: (vsim-3015) ./BCD_2d_Add.sv(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'carry_in'. The port definition is at: ./BCD_Add.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /BCD_2d_AddTest/test/onescarryten File: ./BCD_Add.sv
# ** Error: Cannot open macro file: wave.do
# Error in macro ./runlab.do line 23
# Cannot open macro file: wave.do
#     while executing
# "do wave.do"
add wave -position insertpoint  \
sim:/BCD_2d_AddTest/bcd1 \
sim:/BCD_2d_AddTest/bcd1tens \
sim:/BCD_2d_AddTest/bcd2 \
sim:/BCD_2d_AddTest/bcd2tens \
sim:/BCD_2d_AddTest/hundreds \
sim:/BCD_2d_AddTest/ones \
sim:/BCD_2d_AddTest/tens
run -all
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part5/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:34 on Apr 25,2018
# vlog -reportprogress 300 ./FourBitAdder.sv 
# -- Compiling module FourBitAdder
# -- Compiling module FourBitAdder_testbench
# 
# Top level modules:
# 	FourBitAdder_testbench
# End time: 11:02:34 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:34 on Apr 25,2018
# vlog -reportprogress 300 ./FullAdder.sv 
# -- Compiling module FullAdder
# -- Compiling module FullAdder_testbench
# 
# Top level modules:
# 	FullAdder_testbench
# End time: 11:02:34 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:34 on Apr 25,2018
# vlog -reportprogress 300 ./BCD_Add.sv 
# -- Compiling module BCD_Add
# 
# Top level modules:
# 	BCD_Add
# End time: 11:02:34 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:34 on Apr 25,2018
# vlog -reportprogress 300 ./HexDtoDec.sv 
# -- Compiling module HexDtoDec
# 
# Top level modules:
# 	HexDtoDec
# End time: 11:02:34 on Apr 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:34 on Apr 25,2018
# vlog -reportprogress 300 ./BCD_2d_Add.sv 
# -- Compiling module BCD_2d_ADD
# -- Compiling module BCD_2d_AddTest
# 
# Top level modules:
# 	BCD_2d_AddTest
# End time: 11:02:35 on Apr 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:02:36 on Apr 25,2018, Elapsed time: 0:01:47
# Errors: 3, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work BCD_2d_AddTest 
# Start time: 11:02:36 on Apr 25,2018
# Loading sv_std.std
# Loading work.BCD_2d_AddTest
# Loading work.BCD_2d_ADD
# Loading work.BCD_Add
# Loading work.FourBitAdder
# Loading work.HexDtoDec
# Loading work.FullAdder
# ** Warning: (vsim-3015) ./BCD_2d_Add.sv(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'carry_in'. The port definition is at: ./BCD_Add.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /BCD_2d_AddTest/test/onescarryten File: ./BCD_Add.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 11:02:55 on Apr 25,2018, Elapsed time: 0:00:19
# Errors: 0, Warnings: 1
