============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.10-p004_1
  Generated on:           Jul 19 2025  10:59:48 pm
  Module:                 sram
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (497252 ps) Setup Check with Pin mem_reg[52][31]/CK->SE
          Group: clk_i
     Startpoint: (R) addr_i[5]
          Clock: (R) clk_i
       Endpoint: (F) mem_reg[52][31]/SE
          Clock: (R) clk_i

                     Capture       Launch     
        Clock Edge:+  500000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  500000            0     
                                              
             Setup:-     108                  
     Required Time:=  499892                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     640                  
             Slack:=  497252                  

Exceptions/Constraints:
  input_delay             2000            constraints.sdc_line_2_3_1 

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  addr_i[5]          -       -      R     (arrival)      4  8.3     0     0    2000    (-,-) 
  g1668/ZN           -       A->ZN  F     INV_X1         2  3.7     5    24    2024    (-,-) 
  g1651__16356/ZN    -       A1->ZN R     NOR2_X1        8 17.1    87   114    2138    (-,-) 
  g11124/ZN          -       A->ZN  F     INV_X1         3  5.7    23    44    2182    (-,-) 
  g11108/ZN          -       A1->ZN R     NOR2_X1        6 19.2    97   133    2315    (-,-) 
  g11103/ZN          -       A->ZN  F     INV_X1         2  3.5    22    33    2348    (-,-) 
  g11095/ZN          -       A1->ZN R     NOR2_X1        4 14.0    72   105    2453    (-,-) 
  g11068/ZN          -       A1->ZN F     NAND2_X2      32 81.0    80   148    2601    (-,-) 
  mem_reg[52][31]/SE -       -      F     SDFF_X1       32    -     -    38    2640    (-,-) 
#--------------------------------------------------------------------------------------------

