// Seed: 2838864600
module module_0 (
    output tri id_0,
    input tri id_1
    , id_25,
    output supply1 id_2,
    output uwire id_3,
    output wire id_4,
    output wor id_5,
    input wire id_6,
    output tri1 id_7,
    output supply1 id_8,
    input supply1 id_9,
    input tri0 id_10,
    input wand id_11,
    output wire id_12,
    output uwire id_13,
    input wor id_14,
    input uwire id_15,
    input wand id_16,
    input supply1 id_17,
    output supply1 id_18,
    input wor id_19,
    output wor id_20,
    input uwire id_21,
    input tri0 id_22,
    output supply1 id_23
);
  logic id_26;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    input tri id_2,
    input uwire id_3,
    input tri0 id_4,
    output supply0 id_5,
    input tri0 id_6,
    input tri id_7,
    output tri id_8,
    input wire id_9,
    input tri0 id_10,
    output wire id_11,
    output tri id_12,
    input supply0 id_13,
    input tri0 id_14,
    output supply1 id_15,
    input wor id_16,
    input wand id_17,
    input supply0 id_18,
    input wor id_19,
    input tri1 id_20,
    input tri id_21,
    input supply1 id_22,
    input wor id_23,
    input wire id_24,
    output supply0 id_25,
    input supply0 id_26,
    output wor id_27
);
  tri1 id_29;
  assign id_29 = 1;
  xor primCall (
      id_15, id_29, id_20, id_2, id_23, id_6, id_10, id_13, id_19, id_3, id_22, id_9, id_7
  );
  module_0 modCall_1 (
      id_8,
      id_2,
      id_5,
      id_27,
      id_11,
      id_15,
      id_3,
      id_8,
      id_0,
      id_3,
      id_4,
      id_13,
      id_5,
      id_5,
      id_14,
      id_4,
      id_10,
      id_20,
      id_25,
      id_19,
      id_25,
      id_21,
      id_23,
      id_15
  );
endmodule
