vhdl xil_defaultlib  \
"../../../../rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_dma_0_0/sim/rtos_sys_axi_dma_0_0.vhd" \
"../../../../rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_gpio_0_0/sim/rtos_sys_axi_gpio_0_0.vhd" \
"../../../../rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_gpio_1_0/sim/rtos_sys_axi_gpio_1_0.vhd" \
"../../../../rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_dma_1_0/sim/rtos_sys_axi_dma_1_0.vhd" \
"../../../../rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_smc_0/bd_0/ip/ip_1/sim/bd_9f2a_psr_aclk_0.vhd" \
"../../../../rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_rst_ps7_0_50M_0/sim/rtos_sys_rst_ps7_0_50M_0.vhd" \

# Do not sort compile order
nosort
