Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Oct 15 15:39:58 2019
| Host         : kiwi running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization -hierarchical -file utilization_h.txt
| Design       : top
| Device       : 7z020clg484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------+------------+---------+------+-----+--------+--------+--------------+
|                                                                                                          Instance                                                                                                          |     Module    | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------+------------+---------+------+-----+--------+--------+--------------+
| top                                                                                                                                                                                                                        |         (top) |         16 |         14 |       0 |    2 |  41 |      0 |      0 |            0 |
|   (top)                                                                                                                                                                                                                    |         (top) |          0 |          0 |       0 |    0 |   0 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst0$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst0$reg_P_inst0 |    coreir_reg |          3 |          3 |       0 |    0 |   3 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst0$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst1$reg_P_inst0 |  coreir_reg_0 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst0$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst2$reg_P_inst0 |  coreir_reg_1 |          2 |          2 |       0 |    0 |   3 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst0$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst3$reg_P_inst0 |  coreir_reg_2 |          1 |          1 |       0 |    0 |   2 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst0$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst4$reg_P_inst0 |  coreir_reg_3 |          2 |          2 |       0 |    0 |   3 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst0$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst5$reg_P_inst0 |  coreir_reg_4 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst0$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst6$reg_P_inst0 |  coreir_reg_5 |          8 |          8 |       0 |    0 |   3 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst0$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst7$reg_P_inst0 |  coreir_reg_6 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst0$Register_Bitt_0init_FalseCE_FalseRESET_inst0$Register1_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst0$reg_P_inst0          |  coreir_reg_7 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst1$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst1$reg_P_inst0 |  coreir_reg_8 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst1$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst2$reg_P_inst0 |  coreir_reg_9 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst1$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst3$reg_P_inst0 | coreir_reg_10 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst1$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst4$reg_P_inst0 | coreir_reg_11 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst1$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst5$reg_P_inst0 | coreir_reg_12 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst1$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst6$reg_P_inst0 | coreir_reg_13 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst1$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst7$reg_P_inst0 | coreir_reg_14 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst2$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst0$reg_P_inst0 | coreir_reg_15 |          1 |          0 |       0 |    1 |   0 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst2$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst1$reg_P_inst0 | coreir_reg_16 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst2$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst2$reg_P_inst0 | coreir_reg_17 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst2$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst3$reg_P_inst0 | coreir_reg_18 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst2$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst4$reg_P_inst0 | coreir_reg_19 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst2$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst5$reg_P_inst0 | coreir_reg_20 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst2$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst6$reg_P_inst0 | coreir_reg_21 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst2$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst7$reg_P_inst0 | coreir_reg_22 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst2$Register_Bitt_0init_FalseCE_FalseRESET_inst0$Register1_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst0$reg_P_inst0          | coreir_reg_23 |          1 |          0 |       0 |    1 |   0 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst3$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst0$reg_P_inst0 | coreir_reg_24 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst3$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst1$reg_P_inst0 | coreir_reg_25 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst3$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst2$reg_P_inst0 | coreir_reg_26 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst3$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst3$reg_P_inst0 | coreir_reg_27 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst3$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst4$reg_P_inst0 | coreir_reg_28 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst3$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst5$reg_P_inst0 | coreir_reg_29 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst3$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst6$reg_P_inst0 | coreir_reg_30 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst3$Register_Array_8_Bit_t_0init_FalseCE_FalseRESET_inst0$Register8_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst7$reg_P_inst0 | coreir_reg_31 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   FIFO_tTSeq_4_0_Int__delay1_hasCEFalse_hasResetFalse_hasValidTrue_inst3$Register_Bitt_0init_FalseCE_FalseRESET_inst0$Register1_inst0$DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse_inst0$reg_P_inst0          | coreir_reg_32 |          0 |          0 |       0 |    0 |   1 |      0 |      0 |            0 |
|   Map_T_n4_i0_opModule_0_f_in_Array_8_In_Bit___O_Array_8_Out_Bit___CLK_In_Clock__valid_up_In_Bit__valid_down_Out_Bit___inst0$Module_0_inst0$Abs_Atom_inst0$coreir_ugt8_inst0                                               |    coreir_ugt |          0 |          0 |       0 |    0 |   0 |      0 |      0 |            0 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------+------------+---------+------+-----+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


