Determining the location of the ModelSim executable...

Using: D:\intelFPGA\20.1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off TopDE -c TopDE --vector_source="C:/Users/Santana/Documents/TopDE_restored/Waveform.vwf" --testbench_file="C:/Users/Santana/Documents/TopDE_restored/simulation/qsim/Waveform.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Altera and sold by Altera or its authorized distributors.  Please
    Info: refer to the Altera Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Sun Jun 22 19:38:34 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off TopDE -c TopDE --vector_source=C:/Users/Santana/Documents/TopDE_restored/Waveform.vwf --testbench_file=C:/Users/Santana/Documents/TopDE_restored/simulation/qsim/Waveform.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

iles

tor source file when writing test bench files

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/Santana/Documents/TopDE_restored/simulation/qsim/" TopDE -c TopDE

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Altera and sold by Altera or its authorized distributors.  Please
    Info: refer to the Altera Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Sun Jun 22 19:38:34 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/Santana/Documents/TopDE_restored/simulation/qsim/ TopDE -c TopDE
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file TopDE.vho in folder "C:/Users/Santana/Documents/TopDE_restored/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4664 megabytes
    Info: Processing ended: Sun Jun 22 19:38:35 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Santana/Documents/TopDE_restored/simulation/qsim/TopDE.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

D:/intelFPGA/20.1/modelsim_ase/win32aloem/vsim -c -do TopDE.do

Reading pref.tcl


# 2020.1


# do TopDE.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 19:38:36 on Jun 22,2025
# vcom -work work TopDE.vho 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Loading package VITAL_Timing

# -- Loading package VITAL_Primitives

# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components

# -- Compiling entity hard_block

# -- Compiling architecture structure of hard_block

# -- Loading package dffeas_pack

# -- Loading package altera_primitives_components
# -- Compiling entity TopDE

# -- Compiling architecture structure of TopDE

# End time: 19:38:36 on Jun 22,2025, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 19:38:36 on Jun 22,2025
# vcom -work work Waveform.vwf.vht 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Compiling entity TopDE_vhd_vec_tst

# -- Compiling architecture TopDE_arch of TopDE_vhd_vec_tst

# End time: 19:38:37 on Jun 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.TopDE_vhd_vec_tst 
# Start time: 19:38:37 on Jun 22,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.topde_vhd_vec_tst(topde_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.topde(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading cycloneive.cycloneive_ram_block(block_arch)
# Loading cycloneive.cycloneive_ram_register(reg_arch)
# Loading cycloneive.cycloneive_ram_pulse_generator(pgen_arch)
# ** Warning: Design size of 390056 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.

# after#35

# Simulation time: 550000 ps

# End time: 19:38:42 on Jun 22,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Santana/Documents/TopDE_restored/Waveform.vwf...

Reading C:/Users/Santana/Documents/TopDE_restored/simulation/qsim/TopDE.msim.vcd...

Processing channel transitions... 

Warning: s_banco_regs[5][31] - signal not found in VCD.

Warning: s_banco_regs[5][30] - signal not found in VCD.

Warning: s_banco_regs[5][29] - signal not found in VCD.

Warning: s_banco_regs[5][28] - signal not found in VCD.

Warning: s_banco_regs[5][27] - signal not found in VCD.

Warning: s_banco_regs[5][26] - signal not found in VCD.

Warning: s_banco_regs[5][25] - signal not found in VCD.

Warning: s_banco_regs[5][24] - signal not found in VCD.

Warning: s_banco_regs[5][23] - signal not found in VCD.

Warning: s_banco_regs[5][22] - signal not found in VCD.

Warning: s_banco_regs[5][21] - signal not found in VCD.

Warning: s_banco_regs[5][20] - signal not found in VCD.

Warning: s_banco_regs[5][19] - signal not found in VCD.

Warning: s_banco_regs[5][18] - signal not found in VCD.

Warning: s_banco_regs[5][17] - signal not found in VCD.

Warning: s_banco_regs[5][16] - signal not found in VCD.

Warning: s_banco_regs[5][15] - signal not found in VCD.

Warning: s_banco_regs[5][14] - signal not found in VCD.

Warning: s_banco_regs[5][13] - signal not found in VCD.

Warning: s_banco_regs[5][12] - signal not found in VCD.

Warning: s_banco_regs[5][11] - signal not found in VCD.

Warning: s_banco_regs[5][10] - signal not found in VCD.

Warning: s_banco_regs[5][9] - signal not found in VCD.

Warning: s_banco_regs[5][8] - signal not found in VCD.

Warning: s_banco_regs[5][7] - signal not found in VCD.

Warning: s_banco_regs[5][6] - signal not found in VCD.

Warning: s_banco_regs[5][5] - signal not found in VCD.

Warning: s_banco_regs[5][4] - signal not found in VCD.

Warning: s_banco_regs[5][3] - signal not found in VCD.

Warning: s_banco_regs[5][2] - signal not found in VCD.

Warning: s_banco_regs[5][1] - signal not found in VCD.

Warning: s_banco_regs[5][0] - signal not found in VCD.

Writing the resulting VWF to C:/Users/Santana/Documents/TopDE_restored/simulation/qsim/TopDE_20250622193843.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.