|Quad
CLK_BRD => NiosII:inst.clk_50
RST_BRD => NiosII:inst.reset_n
RST_BRD => DecoderPwm:inst6.rst
RST_BRD => DecoderPwm:inst7.rst
RST_BRD => DecoderPwm:inst8.rst
RST_BRD => DecoderPwm:inst9.rst
RST_BRD => SENSORS:inst1.RST_BRD
RST_BRD => uart:inst11.reset
data0_to_the_epcs_flash_controller => NiosII:inst.data0_to_the_epcs_flash_controller
GPS_RXD => NiosII:inst.rxd_to_the_uart_gps
Xbee_RXD => NiosII:inst.rxd_to_the_uart_xbee
pwm_in_1 => DecoderPwm:inst6.pwm
pwm_in_2 => DecoderPwm:inst7.pwm
pwm_in_3 => DecoderPwm:inst8.pwm
pwm_in_4 => DecoderPwm:inst9.pwm
I2C_SCLK <> SENSORS:inst1.I2C_SCLK
I2C_SDAT <> SENSORS:inst1.I2C_SDAT
DRAM_DQ[0] <> NiosII:inst.zs_dq_to_and_from_the_sdram[0]
DRAM_DQ[1] <> NiosII:inst.zs_dq_to_and_from_the_sdram[1]
DRAM_DQ[2] <> NiosII:inst.zs_dq_to_and_from_the_sdram[2]
DRAM_DQ[3] <> NiosII:inst.zs_dq_to_and_from_the_sdram[3]
DRAM_DQ[4] <> NiosII:inst.zs_dq_to_and_from_the_sdram[4]
DRAM_DQ[5] <> NiosII:inst.zs_dq_to_and_from_the_sdram[5]
DRAM_DQ[6] <> NiosII:inst.zs_dq_to_and_from_the_sdram[6]
DRAM_DQ[7] <> NiosII:inst.zs_dq_to_and_from_the_sdram[7]
DRAM_DQ[8] <> NiosII:inst.zs_dq_to_and_from_the_sdram[8]
DRAM_DQ[9] <> NiosII:inst.zs_dq_to_and_from_the_sdram[9]
DRAM_DQ[10] <> NiosII:inst.zs_dq_to_and_from_the_sdram[10]
DRAM_DQ[11] <> NiosII:inst.zs_dq_to_and_from_the_sdram[11]
DRAM_DQ[12] <> NiosII:inst.zs_dq_to_and_from_the_sdram[12]
DRAM_DQ[13] <> NiosII:inst.zs_dq_to_and_from_the_sdram[13]
DRAM_DQ[14] <> NiosII:inst.zs_dq_to_and_from_the_sdram[14]
DRAM_DQ[15] <> NiosII:inst.zs_dq_to_and_from_the_sdram[15]


|Quad|NiosII:inst
clk_50 => NiosII_clock_2_out_arbitrator:the_NiosII_clock_2_out.clk
clk_50 => NiosII_clock_2:the_NiosII_clock_2.master_clk
clk_50 => pll_pll_slave_arbitrator:the_pll_pll_slave.clk
clk_50 => pll:the_pll.clk
clk_50 => NiosII_reset_clk_50_domain_synch_module:NiosII_reset_clk_50_domain_synch.clk
reset_n => reset_n_sources.IN1
in_port_to_the_duty_1[0] => duty_1:the_duty_1.in_port[0]
in_port_to_the_duty_1[1] => duty_1:the_duty_1.in_port[1]
in_port_to_the_duty_1[2] => duty_1:the_duty_1.in_port[2]
in_port_to_the_duty_1[3] => duty_1:the_duty_1.in_port[3]
in_port_to_the_duty_1[4] => duty_1:the_duty_1.in_port[4]
in_port_to_the_duty_1[5] => duty_1:the_duty_1.in_port[5]
in_port_to_the_duty_1[6] => duty_1:the_duty_1.in_port[6]
in_port_to_the_duty_1[7] => duty_1:the_duty_1.in_port[7]
in_port_to_the_duty_1[8] => duty_1:the_duty_1.in_port[8]
in_port_to_the_duty_1[9] => duty_1:the_duty_1.in_port[9]
in_port_to_the_duty_1[10] => duty_1:the_duty_1.in_port[10]
in_port_to_the_duty_1[11] => duty_1:the_duty_1.in_port[11]
in_port_to_the_duty_2[0] => duty_2:the_duty_2.in_port[0]
in_port_to_the_duty_2[1] => duty_2:the_duty_2.in_port[1]
in_port_to_the_duty_2[2] => duty_2:the_duty_2.in_port[2]
in_port_to_the_duty_2[3] => duty_2:the_duty_2.in_port[3]
in_port_to_the_duty_2[4] => duty_2:the_duty_2.in_port[4]
in_port_to_the_duty_2[5] => duty_2:the_duty_2.in_port[5]
in_port_to_the_duty_2[6] => duty_2:the_duty_2.in_port[6]
in_port_to_the_duty_2[7] => duty_2:the_duty_2.in_port[7]
in_port_to_the_duty_2[8] => duty_2:the_duty_2.in_port[8]
in_port_to_the_duty_2[9] => duty_2:the_duty_2.in_port[9]
in_port_to_the_duty_2[10] => duty_2:the_duty_2.in_port[10]
in_port_to_the_duty_2[11] => duty_2:the_duty_2.in_port[11]
in_port_to_the_duty_3[0] => duty_3:the_duty_3.in_port[0]
in_port_to_the_duty_3[1] => duty_3:the_duty_3.in_port[1]
in_port_to_the_duty_3[2] => duty_3:the_duty_3.in_port[2]
in_port_to_the_duty_3[3] => duty_3:the_duty_3.in_port[3]
in_port_to_the_duty_3[4] => duty_3:the_duty_3.in_port[4]
in_port_to_the_duty_3[5] => duty_3:the_duty_3.in_port[5]
in_port_to_the_duty_3[6] => duty_3:the_duty_3.in_port[6]
in_port_to_the_duty_3[7] => duty_3:the_duty_3.in_port[7]
in_port_to_the_duty_3[8] => duty_3:the_duty_3.in_port[8]
in_port_to_the_duty_3[9] => duty_3:the_duty_3.in_port[9]
in_port_to_the_duty_3[10] => duty_3:the_duty_3.in_port[10]
in_port_to_the_duty_3[11] => duty_3:the_duty_3.in_port[11]
in_port_to_the_duty_4[0] => duty_4:the_duty_4.in_port[0]
in_port_to_the_duty_4[1] => duty_4:the_duty_4.in_port[1]
in_port_to_the_duty_4[2] => duty_4:the_duty_4.in_port[2]
in_port_to_the_duty_4[3] => duty_4:the_duty_4.in_port[3]
in_port_to_the_duty_4[4] => duty_4:the_duty_4.in_port[4]
in_port_to_the_duty_4[5] => duty_4:the_duty_4.in_port[5]
in_port_to_the_duty_4[6] => duty_4:the_duty_4.in_port[6]
in_port_to_the_duty_4[7] => duty_4:the_duty_4.in_port[7]
in_port_to_the_duty_4[8] => duty_4:the_duty_4.in_port[8]
in_port_to_the_duty_4[9] => duty_4:the_duty_4.in_port[9]
in_port_to_the_duty_4[10] => duty_4:the_duty_4.in_port[10]
in_port_to_the_duty_4[11] => duty_4:the_duty_4.in_port[11]
in_port_to_the_entrada_ac_eje_X[0] => entrada_ac_eje_X:the_entrada_ac_eje_X.in_port[0]
in_port_to_the_entrada_ac_eje_X[1] => entrada_ac_eje_X:the_entrada_ac_eje_X.in_port[1]
in_port_to_the_entrada_ac_eje_X[2] => entrada_ac_eje_X:the_entrada_ac_eje_X.in_port[2]
in_port_to_the_entrada_ac_eje_X[3] => entrada_ac_eje_X:the_entrada_ac_eje_X.in_port[3]
in_port_to_the_entrada_ac_eje_X[4] => entrada_ac_eje_X:the_entrada_ac_eje_X.in_port[4]
in_port_to_the_entrada_ac_eje_X[5] => entrada_ac_eje_X:the_entrada_ac_eje_X.in_port[5]
in_port_to_the_entrada_ac_eje_X[6] => entrada_ac_eje_X:the_entrada_ac_eje_X.in_port[6]
in_port_to_the_entrada_ac_eje_X[7] => entrada_ac_eje_X:the_entrada_ac_eje_X.in_port[7]
in_port_to_the_entrada_ac_eje_X[8] => entrada_ac_eje_X:the_entrada_ac_eje_X.in_port[8]
in_port_to_the_entrada_ac_eje_X[9] => entrada_ac_eje_X:the_entrada_ac_eje_X.in_port[9]
in_port_to_the_entrada_ac_eje_X[10] => entrada_ac_eje_X:the_entrada_ac_eje_X.in_port[10]
in_port_to_the_entrada_ac_eje_X[11] => entrada_ac_eje_X:the_entrada_ac_eje_X.in_port[11]
in_port_to_the_entrada_ac_eje_X[12] => entrada_ac_eje_X:the_entrada_ac_eje_X.in_port[12]
in_port_to_the_entrada_ac_eje_X[13] => entrada_ac_eje_X:the_entrada_ac_eje_X.in_port[13]
in_port_to_the_entrada_ac_eje_X[14] => entrada_ac_eje_X:the_entrada_ac_eje_X.in_port[14]
in_port_to_the_entrada_ac_eje_X[15] => entrada_ac_eje_X:the_entrada_ac_eje_X.in_port[15]
in_port_to_the_entrada_ac_eje_Y[0] => entrada_ac_eje_Y:the_entrada_ac_eje_Y.in_port[0]
in_port_to_the_entrada_ac_eje_Y[1] => entrada_ac_eje_Y:the_entrada_ac_eje_Y.in_port[1]
in_port_to_the_entrada_ac_eje_Y[2] => entrada_ac_eje_Y:the_entrada_ac_eje_Y.in_port[2]
in_port_to_the_entrada_ac_eje_Y[3] => entrada_ac_eje_Y:the_entrada_ac_eje_Y.in_port[3]
in_port_to_the_entrada_ac_eje_Y[4] => entrada_ac_eje_Y:the_entrada_ac_eje_Y.in_port[4]
in_port_to_the_entrada_ac_eje_Y[5] => entrada_ac_eje_Y:the_entrada_ac_eje_Y.in_port[5]
in_port_to_the_entrada_ac_eje_Y[6] => entrada_ac_eje_Y:the_entrada_ac_eje_Y.in_port[6]
in_port_to_the_entrada_ac_eje_Y[7] => entrada_ac_eje_Y:the_entrada_ac_eje_Y.in_port[7]
in_port_to_the_entrada_ac_eje_Y[8] => entrada_ac_eje_Y:the_entrada_ac_eje_Y.in_port[8]
in_port_to_the_entrada_ac_eje_Y[9] => entrada_ac_eje_Y:the_entrada_ac_eje_Y.in_port[9]
in_port_to_the_entrada_ac_eje_Y[10] => entrada_ac_eje_Y:the_entrada_ac_eje_Y.in_port[10]
in_port_to_the_entrada_ac_eje_Y[11] => entrada_ac_eje_Y:the_entrada_ac_eje_Y.in_port[11]
in_port_to_the_entrada_ac_eje_Y[12] => entrada_ac_eje_Y:the_entrada_ac_eje_Y.in_port[12]
in_port_to_the_entrada_ac_eje_Y[13] => entrada_ac_eje_Y:the_entrada_ac_eje_Y.in_port[13]
in_port_to_the_entrada_ac_eje_Y[14] => entrada_ac_eje_Y:the_entrada_ac_eje_Y.in_port[14]
in_port_to_the_entrada_ac_eje_Y[15] => entrada_ac_eje_Y:the_entrada_ac_eje_Y.in_port[15]
in_port_to_the_entrada_ac_eje_Z[0] => entrada_ac_eje_Z:the_entrada_ac_eje_Z.in_port[0]
in_port_to_the_entrada_ac_eje_Z[1] => entrada_ac_eje_Z:the_entrada_ac_eje_Z.in_port[1]
in_port_to_the_entrada_ac_eje_Z[2] => entrada_ac_eje_Z:the_entrada_ac_eje_Z.in_port[2]
in_port_to_the_entrada_ac_eje_Z[3] => entrada_ac_eje_Z:the_entrada_ac_eje_Z.in_port[3]
in_port_to_the_entrada_ac_eje_Z[4] => entrada_ac_eje_Z:the_entrada_ac_eje_Z.in_port[4]
in_port_to_the_entrada_ac_eje_Z[5] => entrada_ac_eje_Z:the_entrada_ac_eje_Z.in_port[5]
in_port_to_the_entrada_ac_eje_Z[6] => entrada_ac_eje_Z:the_entrada_ac_eje_Z.in_port[6]
in_port_to_the_entrada_ac_eje_Z[7] => entrada_ac_eje_Z:the_entrada_ac_eje_Z.in_port[7]
in_port_to_the_entrada_ac_eje_Z[8] => entrada_ac_eje_Z:the_entrada_ac_eje_Z.in_port[8]
in_port_to_the_entrada_ac_eje_Z[9] => entrada_ac_eje_Z:the_entrada_ac_eje_Z.in_port[9]
in_port_to_the_entrada_ac_eje_Z[10] => entrada_ac_eje_Z:the_entrada_ac_eje_Z.in_port[10]
in_port_to_the_entrada_ac_eje_Z[11] => entrada_ac_eje_Z:the_entrada_ac_eje_Z.in_port[11]
in_port_to_the_entrada_ac_eje_Z[12] => entrada_ac_eje_Z:the_entrada_ac_eje_Z.in_port[12]
in_port_to_the_entrada_ac_eje_Z[13] => entrada_ac_eje_Z:the_entrada_ac_eje_Z.in_port[13]
in_port_to_the_entrada_ac_eje_Z[14] => entrada_ac_eje_Z:the_entrada_ac_eje_Z.in_port[14]
in_port_to_the_entrada_ac_eje_Z[15] => entrada_ac_eje_Z:the_entrada_ac_eje_Z.in_port[15]
in_port_to_the_entrada_gy_eje_X[0] => entrada_gy_eje_X:the_entrada_gy_eje_X.in_port[0]
in_port_to_the_entrada_gy_eje_X[1] => entrada_gy_eje_X:the_entrada_gy_eje_X.in_port[1]
in_port_to_the_entrada_gy_eje_X[2] => entrada_gy_eje_X:the_entrada_gy_eje_X.in_port[2]
in_port_to_the_entrada_gy_eje_X[3] => entrada_gy_eje_X:the_entrada_gy_eje_X.in_port[3]
in_port_to_the_entrada_gy_eje_X[4] => entrada_gy_eje_X:the_entrada_gy_eje_X.in_port[4]
in_port_to_the_entrada_gy_eje_X[5] => entrada_gy_eje_X:the_entrada_gy_eje_X.in_port[5]
in_port_to_the_entrada_gy_eje_X[6] => entrada_gy_eje_X:the_entrada_gy_eje_X.in_port[6]
in_port_to_the_entrada_gy_eje_X[7] => entrada_gy_eje_X:the_entrada_gy_eje_X.in_port[7]
in_port_to_the_entrada_gy_eje_X[8] => entrada_gy_eje_X:the_entrada_gy_eje_X.in_port[8]
in_port_to_the_entrada_gy_eje_X[9] => entrada_gy_eje_X:the_entrada_gy_eje_X.in_port[9]
in_port_to_the_entrada_gy_eje_X[10] => entrada_gy_eje_X:the_entrada_gy_eje_X.in_port[10]
in_port_to_the_entrada_gy_eje_X[11] => entrada_gy_eje_X:the_entrada_gy_eje_X.in_port[11]
in_port_to_the_entrada_gy_eje_X[12] => entrada_gy_eje_X:the_entrada_gy_eje_X.in_port[12]
in_port_to_the_entrada_gy_eje_X[13] => entrada_gy_eje_X:the_entrada_gy_eje_X.in_port[13]
in_port_to_the_entrada_gy_eje_X[14] => entrada_gy_eje_X:the_entrada_gy_eje_X.in_port[14]
in_port_to_the_entrada_gy_eje_X[15] => entrada_gy_eje_X:the_entrada_gy_eje_X.in_port[15]
in_port_to_the_entrada_gy_eje_Y[0] => entrada_gy_eje_Y:the_entrada_gy_eje_Y.in_port[0]
in_port_to_the_entrada_gy_eje_Y[1] => entrada_gy_eje_Y:the_entrada_gy_eje_Y.in_port[1]
in_port_to_the_entrada_gy_eje_Y[2] => entrada_gy_eje_Y:the_entrada_gy_eje_Y.in_port[2]
in_port_to_the_entrada_gy_eje_Y[3] => entrada_gy_eje_Y:the_entrada_gy_eje_Y.in_port[3]
in_port_to_the_entrada_gy_eje_Y[4] => entrada_gy_eje_Y:the_entrada_gy_eje_Y.in_port[4]
in_port_to_the_entrada_gy_eje_Y[5] => entrada_gy_eje_Y:the_entrada_gy_eje_Y.in_port[5]
in_port_to_the_entrada_gy_eje_Y[6] => entrada_gy_eje_Y:the_entrada_gy_eje_Y.in_port[6]
in_port_to_the_entrada_gy_eje_Y[7] => entrada_gy_eje_Y:the_entrada_gy_eje_Y.in_port[7]
in_port_to_the_entrada_gy_eje_Y[8] => entrada_gy_eje_Y:the_entrada_gy_eje_Y.in_port[8]
in_port_to_the_entrada_gy_eje_Y[9] => entrada_gy_eje_Y:the_entrada_gy_eje_Y.in_port[9]
in_port_to_the_entrada_gy_eje_Y[10] => entrada_gy_eje_Y:the_entrada_gy_eje_Y.in_port[10]
in_port_to_the_entrada_gy_eje_Y[11] => entrada_gy_eje_Y:the_entrada_gy_eje_Y.in_port[11]
in_port_to_the_entrada_gy_eje_Y[12] => entrada_gy_eje_Y:the_entrada_gy_eje_Y.in_port[12]
in_port_to_the_entrada_gy_eje_Y[13] => entrada_gy_eje_Y:the_entrada_gy_eje_Y.in_port[13]
in_port_to_the_entrada_gy_eje_Y[14] => entrada_gy_eje_Y:the_entrada_gy_eje_Y.in_port[14]
in_port_to_the_entrada_gy_eje_Y[15] => entrada_gy_eje_Y:the_entrada_gy_eje_Y.in_port[15]
in_port_to_the_entrada_gy_eje_Z[0] => entrada_gy_eje_Z:the_entrada_gy_eje_Z.in_port[0]
in_port_to_the_entrada_gy_eje_Z[1] => entrada_gy_eje_Z:the_entrada_gy_eje_Z.in_port[1]
in_port_to_the_entrada_gy_eje_Z[2] => entrada_gy_eje_Z:the_entrada_gy_eje_Z.in_port[2]
in_port_to_the_entrada_gy_eje_Z[3] => entrada_gy_eje_Z:the_entrada_gy_eje_Z.in_port[3]
in_port_to_the_entrada_gy_eje_Z[4] => entrada_gy_eje_Z:the_entrada_gy_eje_Z.in_port[4]
in_port_to_the_entrada_gy_eje_Z[5] => entrada_gy_eje_Z:the_entrada_gy_eje_Z.in_port[5]
in_port_to_the_entrada_gy_eje_Z[6] => entrada_gy_eje_Z:the_entrada_gy_eje_Z.in_port[6]
in_port_to_the_entrada_gy_eje_Z[7] => entrada_gy_eje_Z:the_entrada_gy_eje_Z.in_port[7]
in_port_to_the_entrada_gy_eje_Z[8] => entrada_gy_eje_Z:the_entrada_gy_eje_Z.in_port[8]
in_port_to_the_entrada_gy_eje_Z[9] => entrada_gy_eje_Z:the_entrada_gy_eje_Z.in_port[9]
in_port_to_the_entrada_gy_eje_Z[10] => entrada_gy_eje_Z:the_entrada_gy_eje_Z.in_port[10]
in_port_to_the_entrada_gy_eje_Z[11] => entrada_gy_eje_Z:the_entrada_gy_eje_Z.in_port[11]
in_port_to_the_entrada_gy_eje_Z[12] => entrada_gy_eje_Z:the_entrada_gy_eje_Z.in_port[12]
in_port_to_the_entrada_gy_eje_Z[13] => entrada_gy_eje_Z:the_entrada_gy_eje_Z.in_port[13]
in_port_to_the_entrada_gy_eje_Z[14] => entrada_gy_eje_Z:the_entrada_gy_eje_Z.in_port[14]
in_port_to_the_entrada_gy_eje_Z[15] => entrada_gy_eje_Z:the_entrada_gy_eje_Z.in_port[15]
in_port_to_the_entrada_ma_eje_X[0] => entrada_ma_eje_X:the_entrada_ma_eje_X.in_port[0]
in_port_to_the_entrada_ma_eje_X[1] => entrada_ma_eje_X:the_entrada_ma_eje_X.in_port[1]
in_port_to_the_entrada_ma_eje_X[2] => entrada_ma_eje_X:the_entrada_ma_eje_X.in_port[2]
in_port_to_the_entrada_ma_eje_X[3] => entrada_ma_eje_X:the_entrada_ma_eje_X.in_port[3]
in_port_to_the_entrada_ma_eje_X[4] => entrada_ma_eje_X:the_entrada_ma_eje_X.in_port[4]
in_port_to_the_entrada_ma_eje_X[5] => entrada_ma_eje_X:the_entrada_ma_eje_X.in_port[5]
in_port_to_the_entrada_ma_eje_X[6] => entrada_ma_eje_X:the_entrada_ma_eje_X.in_port[6]
in_port_to_the_entrada_ma_eje_X[7] => entrada_ma_eje_X:the_entrada_ma_eje_X.in_port[7]
in_port_to_the_entrada_ma_eje_X[8] => entrada_ma_eje_X:the_entrada_ma_eje_X.in_port[8]
in_port_to_the_entrada_ma_eje_X[9] => entrada_ma_eje_X:the_entrada_ma_eje_X.in_port[9]
in_port_to_the_entrada_ma_eje_X[10] => entrada_ma_eje_X:the_entrada_ma_eje_X.in_port[10]
in_port_to_the_entrada_ma_eje_X[11] => entrada_ma_eje_X:the_entrada_ma_eje_X.in_port[11]
in_port_to_the_entrada_ma_eje_X[12] => entrada_ma_eje_X:the_entrada_ma_eje_X.in_port[12]
in_port_to_the_entrada_ma_eje_X[13] => entrada_ma_eje_X:the_entrada_ma_eje_X.in_port[13]
in_port_to_the_entrada_ma_eje_X[14] => entrada_ma_eje_X:the_entrada_ma_eje_X.in_port[14]
in_port_to_the_entrada_ma_eje_X[15] => entrada_ma_eje_X:the_entrada_ma_eje_X.in_port[15]
in_port_to_the_entrada_ma_eje_Y[0] => entrada_ma_eje_Y:the_entrada_ma_eje_Y.in_port[0]
in_port_to_the_entrada_ma_eje_Y[1] => entrada_ma_eje_Y:the_entrada_ma_eje_Y.in_port[1]
in_port_to_the_entrada_ma_eje_Y[2] => entrada_ma_eje_Y:the_entrada_ma_eje_Y.in_port[2]
in_port_to_the_entrada_ma_eje_Y[3] => entrada_ma_eje_Y:the_entrada_ma_eje_Y.in_port[3]
in_port_to_the_entrada_ma_eje_Y[4] => entrada_ma_eje_Y:the_entrada_ma_eje_Y.in_port[4]
in_port_to_the_entrada_ma_eje_Y[5] => entrada_ma_eje_Y:the_entrada_ma_eje_Y.in_port[5]
in_port_to_the_entrada_ma_eje_Y[6] => entrada_ma_eje_Y:the_entrada_ma_eje_Y.in_port[6]
in_port_to_the_entrada_ma_eje_Y[7] => entrada_ma_eje_Y:the_entrada_ma_eje_Y.in_port[7]
in_port_to_the_entrada_ma_eje_Y[8] => entrada_ma_eje_Y:the_entrada_ma_eje_Y.in_port[8]
in_port_to_the_entrada_ma_eje_Y[9] => entrada_ma_eje_Y:the_entrada_ma_eje_Y.in_port[9]
in_port_to_the_entrada_ma_eje_Y[10] => entrada_ma_eje_Y:the_entrada_ma_eje_Y.in_port[10]
in_port_to_the_entrada_ma_eje_Y[11] => entrada_ma_eje_Y:the_entrada_ma_eje_Y.in_port[11]
in_port_to_the_entrada_ma_eje_Y[12] => entrada_ma_eje_Y:the_entrada_ma_eje_Y.in_port[12]
in_port_to_the_entrada_ma_eje_Y[13] => entrada_ma_eje_Y:the_entrada_ma_eje_Y.in_port[13]
in_port_to_the_entrada_ma_eje_Y[14] => entrada_ma_eje_Y:the_entrada_ma_eje_Y.in_port[14]
in_port_to_the_entrada_ma_eje_Y[15] => entrada_ma_eje_Y:the_entrada_ma_eje_Y.in_port[15]
in_port_to_the_entrada_ma_eje_Z[0] => entrada_ma_eje_Z:the_entrada_ma_eje_Z.in_port[0]
in_port_to_the_entrada_ma_eje_Z[1] => entrada_ma_eje_Z:the_entrada_ma_eje_Z.in_port[1]
in_port_to_the_entrada_ma_eje_Z[2] => entrada_ma_eje_Z:the_entrada_ma_eje_Z.in_port[2]
in_port_to_the_entrada_ma_eje_Z[3] => entrada_ma_eje_Z:the_entrada_ma_eje_Z.in_port[3]
in_port_to_the_entrada_ma_eje_Z[4] => entrada_ma_eje_Z:the_entrada_ma_eje_Z.in_port[4]
in_port_to_the_entrada_ma_eje_Z[5] => entrada_ma_eje_Z:the_entrada_ma_eje_Z.in_port[5]
in_port_to_the_entrada_ma_eje_Z[6] => entrada_ma_eje_Z:the_entrada_ma_eje_Z.in_port[6]
in_port_to_the_entrada_ma_eje_Z[7] => entrada_ma_eje_Z:the_entrada_ma_eje_Z.in_port[7]
in_port_to_the_entrada_ma_eje_Z[8] => entrada_ma_eje_Z:the_entrada_ma_eje_Z.in_port[8]
in_port_to_the_entrada_ma_eje_Z[9] => entrada_ma_eje_Z:the_entrada_ma_eje_Z.in_port[9]
in_port_to_the_entrada_ma_eje_Z[10] => entrada_ma_eje_Z:the_entrada_ma_eje_Z.in_port[10]
in_port_to_the_entrada_ma_eje_Z[11] => entrada_ma_eje_Z:the_entrada_ma_eje_Z.in_port[11]
in_port_to_the_entrada_ma_eje_Z[12] => entrada_ma_eje_Z:the_entrada_ma_eje_Z.in_port[12]
in_port_to_the_entrada_ma_eje_Z[13] => entrada_ma_eje_Z:the_entrada_ma_eje_Z.in_port[13]
in_port_to_the_entrada_ma_eje_Z[14] => entrada_ma_eje_Z:the_entrada_ma_eje_Z.in_port[14]
in_port_to_the_entrada_ma_eje_Z[15] => entrada_ma_eje_Z:the_entrada_ma_eje_Z.in_port[15]
in_port_to_the_entrada_temp[0] => entrada_temp:the_entrada_temp.in_port[0]
in_port_to_the_entrada_temp[1] => entrada_temp:the_entrada_temp.in_port[1]
in_port_to_the_entrada_temp[2] => entrada_temp:the_entrada_temp.in_port[2]
in_port_to_the_entrada_temp[3] => entrada_temp:the_entrada_temp.in_port[3]
in_port_to_the_entrada_temp[4] => entrada_temp:the_entrada_temp.in_port[4]
in_port_to_the_entrada_temp[5] => entrada_temp:the_entrada_temp.in_port[5]
in_port_to_the_entrada_temp[6] => entrada_temp:the_entrada_temp.in_port[6]
in_port_to_the_entrada_temp[7] => entrada_temp:the_entrada_temp.in_port[7]
in_port_to_the_entrada_temp[8] => entrada_temp:the_entrada_temp.in_port[8]
in_port_to_the_entrada_temp[9] => entrada_temp:the_entrada_temp.in_port[9]
in_port_to_the_entrada_temp[10] => entrada_temp:the_entrada_temp.in_port[10]
in_port_to_the_entrada_temp[11] => entrada_temp:the_entrada_temp.in_port[11]
in_port_to_the_entrada_temp[12] => entrada_temp:the_entrada_temp.in_port[12]
in_port_to_the_entrada_temp[13] => entrada_temp:the_entrada_temp.in_port[13]
in_port_to_the_entrada_temp[14] => entrada_temp:the_entrada_temp.in_port[14]
in_port_to_the_entrada_temp[15] => entrada_temp:the_entrada_temp.in_port[15]
data0_to_the_epcs_flash_controller => epcs_flash_controller:the_epcs_flash_controller.data0
areset_to_the_pll => pll:the_pll.areset
zs_dq_to_and_from_the_sdram[0] <> sdram:the_sdram.zs_dq[0]
zs_dq_to_and_from_the_sdram[1] <> sdram:the_sdram.zs_dq[1]
zs_dq_to_and_from_the_sdram[2] <> sdram:the_sdram.zs_dq[2]
zs_dq_to_and_from_the_sdram[3] <> sdram:the_sdram.zs_dq[3]
zs_dq_to_and_from_the_sdram[4] <> sdram:the_sdram.zs_dq[4]
zs_dq_to_and_from_the_sdram[5] <> sdram:the_sdram.zs_dq[5]
zs_dq_to_and_from_the_sdram[6] <> sdram:the_sdram.zs_dq[6]
zs_dq_to_and_from_the_sdram[7] <> sdram:the_sdram.zs_dq[7]
zs_dq_to_and_from_the_sdram[8] <> sdram:the_sdram.zs_dq[8]
zs_dq_to_and_from_the_sdram[9] <> sdram:the_sdram.zs_dq[9]
zs_dq_to_and_from_the_sdram[10] <> sdram:the_sdram.zs_dq[10]
zs_dq_to_and_from_the_sdram[11] <> sdram:the_sdram.zs_dq[11]
zs_dq_to_and_from_the_sdram[12] <> sdram:the_sdram.zs_dq[12]
zs_dq_to_and_from_the_sdram[13] <> sdram:the_sdram.zs_dq[13]
zs_dq_to_and_from_the_sdram[14] <> sdram:the_sdram.zs_dq[14]
zs_dq_to_and_from_the_sdram[15] <> sdram:the_sdram.zs_dq[15]
rxd_to_the_uart_gps => uart_gps:the_uart_gps.rxd
rxd_to_the_uart_xbee => uart_xbee:the_uart_xbee.rxd


|Quad|NiosII:inst|NiosII_clock_0_in_arbitrator:the_NiosII_clock_0_in
NiosII_clock_0_in_endofpacket => NiosII_clock_0_in_endofpacket_from_sa.DATAIN
NiosII_clock_0_in_readdata[0] => NiosII_clock_0_in_readdata_from_sa[0].DATAIN
NiosII_clock_0_in_readdata[1] => NiosII_clock_0_in_readdata_from_sa[1].DATAIN
NiosII_clock_0_in_readdata[2] => NiosII_clock_0_in_readdata_from_sa[2].DATAIN
NiosII_clock_0_in_readdata[3] => NiosII_clock_0_in_readdata_from_sa[3].DATAIN
NiosII_clock_0_in_readdata[4] => NiosII_clock_0_in_readdata_from_sa[4].DATAIN
NiosII_clock_0_in_readdata[5] => NiosII_clock_0_in_readdata_from_sa[5].DATAIN
NiosII_clock_0_in_readdata[6] => NiosII_clock_0_in_readdata_from_sa[6].DATAIN
NiosII_clock_0_in_readdata[7] => NiosII_clock_0_in_readdata_from_sa[7].DATAIN
NiosII_clock_0_in_readdata[8] => NiosII_clock_0_in_readdata_from_sa[8].DATAIN
NiosII_clock_0_in_readdata[9] => NiosII_clock_0_in_readdata_from_sa[9].DATAIN
NiosII_clock_0_in_readdata[10] => NiosII_clock_0_in_readdata_from_sa[10].DATAIN
NiosII_clock_0_in_readdata[11] => NiosII_clock_0_in_readdata_from_sa[11].DATAIN
NiosII_clock_0_in_readdata[12] => NiosII_clock_0_in_readdata_from_sa[12].DATAIN
NiosII_clock_0_in_readdata[13] => NiosII_clock_0_in_readdata_from_sa[13].DATAIN
NiosII_clock_0_in_readdata[14] => NiosII_clock_0_in_readdata_from_sa[14].DATAIN
NiosII_clock_0_in_readdata[15] => NiosII_clock_0_in_readdata_from_sa[15].DATAIN
NiosII_clock_0_in_waitrequest => NiosII_clock_0_in_waits_for_read.IN1
NiosII_clock_0_in_waitrequest => NiosII_clock_0_in_waitrequest_from_sa.DATAIN
clk => d1_NiosII_clock_0_in_end_xfer~reg0.CLK
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => NiosII_clock_0_in_nativeaddress[0].DATAIN
cpu_instruction_master_address_to_slave[2] => NiosII_clock_0_in_address[2].DATAIN
cpu_instruction_master_address_to_slave[3] => NiosII_clock_0_in_nativeaddress[1].DATAIN
cpu_instruction_master_address_to_slave[3] => NiosII_clock_0_in_address[3].DATAIN
cpu_instruction_master_address_to_slave[4] => NiosII_clock_0_in_nativeaddress[2].DATAIN
cpu_instruction_master_address_to_slave[4] => NiosII_clock_0_in_address[4].DATAIN
cpu_instruction_master_address_to_slave[5] => NiosII_clock_0_in_nativeaddress[3].DATAIN
cpu_instruction_master_address_to_slave[5] => NiosII_clock_0_in_address[5].DATAIN
cpu_instruction_master_address_to_slave[6] => NiosII_clock_0_in_nativeaddress[4].DATAIN
cpu_instruction_master_address_to_slave[6] => NiosII_clock_0_in_address[6].DATAIN
cpu_instruction_master_address_to_slave[7] => NiosII_clock_0_in_nativeaddress[5].DATAIN
cpu_instruction_master_address_to_slave[7] => NiosII_clock_0_in_address[7].DATAIN
cpu_instruction_master_address_to_slave[8] => NiosII_clock_0_in_nativeaddress[6].DATAIN
cpu_instruction_master_address_to_slave[8] => NiosII_clock_0_in_address[8].DATAIN
cpu_instruction_master_address_to_slave[9] => NiosII_clock_0_in_nativeaddress[7].DATAIN
cpu_instruction_master_address_to_slave[9] => NiosII_clock_0_in_address[9].DATAIN
cpu_instruction_master_address_to_slave[10] => NiosII_clock_0_in_nativeaddress[8].DATAIN
cpu_instruction_master_address_to_slave[10] => NiosII_clock_0_in_address[10].DATAIN
cpu_instruction_master_address_to_slave[11] => NiosII_clock_0_in_nativeaddress[9].DATAIN
cpu_instruction_master_address_to_slave[11] => NiosII_clock_0_in_address[11].DATAIN
cpu_instruction_master_address_to_slave[12] => NiosII_clock_0_in_nativeaddress[10].DATAIN
cpu_instruction_master_address_to_slave[12] => NiosII_clock_0_in_address[12].DATAIN
cpu_instruction_master_address_to_slave[13] => NiosII_clock_0_in_nativeaddress[11].DATAIN
cpu_instruction_master_address_to_slave[13] => NiosII_clock_0_in_address[13].DATAIN
cpu_instruction_master_address_to_slave[14] => NiosII_clock_0_in_nativeaddress[12].DATAIN
cpu_instruction_master_address_to_slave[14] => NiosII_clock_0_in_address[14].DATAIN
cpu_instruction_master_address_to_slave[15] => NiosII_clock_0_in_nativeaddress[13].DATAIN
cpu_instruction_master_address_to_slave[15] => NiosII_clock_0_in_address[15].DATAIN
cpu_instruction_master_address_to_slave[16] => NiosII_clock_0_in_nativeaddress[14].DATAIN
cpu_instruction_master_address_to_slave[16] => NiosII_clock_0_in_address[16].DATAIN
cpu_instruction_master_address_to_slave[17] => NiosII_clock_0_in_nativeaddress[15].DATAIN
cpu_instruction_master_address_to_slave[17] => NiosII_clock_0_in_address[17].DATAIN
cpu_instruction_master_address_to_slave[18] => NiosII_clock_0_in_nativeaddress[16].DATAIN
cpu_instruction_master_address_to_slave[18] => NiosII_clock_0_in_address[18].DATAIN
cpu_instruction_master_address_to_slave[19] => NiosII_clock_0_in_nativeaddress[17].DATAIN
cpu_instruction_master_address_to_slave[19] => NiosII_clock_0_in_address[19].DATAIN
cpu_instruction_master_address_to_slave[20] => NiosII_clock_0_in_nativeaddress[18].DATAIN
cpu_instruction_master_address_to_slave[20] => NiosII_clock_0_in_address[20].DATAIN
cpu_instruction_master_address_to_slave[21] => NiosII_clock_0_in_nativeaddress[19].DATAIN
cpu_instruction_master_address_to_slave[21] => NiosII_clock_0_in_address[21].DATAIN
cpu_instruction_master_address_to_slave[22] => NiosII_clock_0_in_nativeaddress[20].DATAIN
cpu_instruction_master_address_to_slave[22] => NiosII_clock_0_in_address[22].DATAIN
cpu_instruction_master_address_to_slave[23] => NiosII_clock_0_in_nativeaddress[21].DATAIN
cpu_instruction_master_address_to_slave[23] => NiosII_clock_0_in_address[23].DATAIN
cpu_instruction_master_address_to_slave[24] => NiosII_clock_0_in_nativeaddress[22].DATAIN
cpu_instruction_master_address_to_slave[24] => NiosII_clock_0_in_address[24].DATAIN
cpu_instruction_master_address_to_slave[25] => Equal0.IN53
cpu_instruction_master_address_to_slave[25] => NiosII_clock_0_in_nativeaddress[23].DATAIN
cpu_instruction_master_address_to_slave[26] => Equal0.IN52
cpu_instruction_master_dbs_address[0] => ~NO_FANOUT~
cpu_instruction_master_dbs_address[1] => NiosII_clock_0_in_address[1].DATAIN
cpu_instruction_master_latency_counter => internal_cpu_instruction_master_qualified_request_NiosII_clock_0_in.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_NiosII_clock_0_in.IN1
cpu_instruction_master_read => internal_cpu_instruction_master_requests_NiosII_clock_0_in.IN1
cpu_instruction_master_read => internal_cpu_instruction_master_qualified_request_NiosII_clock_0_in.IN1
cpu_instruction_master_read => NiosII_clock_0_in_read.IN1
cpu_instruction_master_read => NiosII_clock_0_in_in_a_read_cycle.IN1
reset_n => NiosII_clock_0_in_reset_n.DATAIN
reset_n => d1_NiosII_clock_0_in_end_xfer~reg0.PRESET


|Quad|NiosII:inst|NiosII_clock_0_out_arbitrator:the_NiosII_clock_0_out
NiosII_clock_0_out_address[0] => NiosII_clock_0_out_address_to_slave[0].DATAIN
NiosII_clock_0_out_address[1] => NiosII_clock_0_out_address_to_slave[1].DATAIN
NiosII_clock_0_out_address[2] => NiosII_clock_0_out_address_to_slave[2].DATAIN
NiosII_clock_0_out_address[3] => NiosII_clock_0_out_address_to_slave[3].DATAIN
NiosII_clock_0_out_address[4] => NiosII_clock_0_out_address_to_slave[4].DATAIN
NiosII_clock_0_out_address[5] => NiosII_clock_0_out_address_to_slave[5].DATAIN
NiosII_clock_0_out_address[6] => NiosII_clock_0_out_address_to_slave[6].DATAIN
NiosII_clock_0_out_address[7] => NiosII_clock_0_out_address_to_slave[7].DATAIN
NiosII_clock_0_out_address[8] => NiosII_clock_0_out_address_to_slave[8].DATAIN
NiosII_clock_0_out_address[9] => NiosII_clock_0_out_address_to_slave[9].DATAIN
NiosII_clock_0_out_address[10] => NiosII_clock_0_out_address_to_slave[10].DATAIN
NiosII_clock_0_out_address[11] => NiosII_clock_0_out_address_to_slave[11].DATAIN
NiosII_clock_0_out_address[12] => NiosII_clock_0_out_address_to_slave[12].DATAIN
NiosII_clock_0_out_address[13] => NiosII_clock_0_out_address_to_slave[13].DATAIN
NiosII_clock_0_out_address[14] => NiosII_clock_0_out_address_to_slave[14].DATAIN
NiosII_clock_0_out_address[15] => NiosII_clock_0_out_address_to_slave[15].DATAIN
NiosII_clock_0_out_address[16] => NiosII_clock_0_out_address_to_slave[16].DATAIN
NiosII_clock_0_out_address[17] => NiosII_clock_0_out_address_to_slave[17].DATAIN
NiosII_clock_0_out_address[18] => NiosII_clock_0_out_address_to_slave[18].DATAIN
NiosII_clock_0_out_address[19] => NiosII_clock_0_out_address_to_slave[19].DATAIN
NiosII_clock_0_out_address[20] => NiosII_clock_0_out_address_to_slave[20].DATAIN
NiosII_clock_0_out_address[21] => NiosII_clock_0_out_address_to_slave[21].DATAIN
NiosII_clock_0_out_address[22] => NiosII_clock_0_out_address_to_slave[22].DATAIN
NiosII_clock_0_out_address[23] => NiosII_clock_0_out_address_to_slave[23].DATAIN
NiosII_clock_0_out_address[24] => NiosII_clock_0_out_address_to_slave[24].DATAIN
NiosII_clock_0_out_byteenable[0] => ~NO_FANOUT~
NiosII_clock_0_out_byteenable[1] => ~NO_FANOUT~
NiosII_clock_0_out_granted_sdram_s1 => r_5.IN0
NiosII_clock_0_out_qualified_request_sdram_s1 => r_5.IN0
NiosII_clock_0_out_qualified_request_sdram_s1 => r_5.IN1
NiosII_clock_0_out_qualified_request_sdram_s1 => r_5.IN0
NiosII_clock_0_out_qualified_request_sdram_s1 => r_5.IN1
NiosII_clock_0_out_read => r_5.IN0
NiosII_clock_0_out_read => r_5.IN0
NiosII_clock_0_out_read => r_5.IN1
NiosII_clock_0_out_read_data_valid_sdram_s1 => r_5.IN1
NiosII_clock_0_out_read_data_valid_sdram_s1 => r_5.IN1
NiosII_clock_0_out_read_data_valid_sdram_s1_shift_register => ~NO_FANOUT~
NiosII_clock_0_out_requests_sdram_s1 => r_5.IN1
NiosII_clock_0_out_write => r_5.IN1
NiosII_clock_0_out_writedata[0] => ~NO_FANOUT~
NiosII_clock_0_out_writedata[1] => ~NO_FANOUT~
NiosII_clock_0_out_writedata[2] => ~NO_FANOUT~
NiosII_clock_0_out_writedata[3] => ~NO_FANOUT~
NiosII_clock_0_out_writedata[4] => ~NO_FANOUT~
NiosII_clock_0_out_writedata[5] => ~NO_FANOUT~
NiosII_clock_0_out_writedata[6] => ~NO_FANOUT~
NiosII_clock_0_out_writedata[7] => ~NO_FANOUT~
NiosII_clock_0_out_writedata[8] => ~NO_FANOUT~
NiosII_clock_0_out_writedata[9] => ~NO_FANOUT~
NiosII_clock_0_out_writedata[10] => ~NO_FANOUT~
NiosII_clock_0_out_writedata[11] => ~NO_FANOUT~
NiosII_clock_0_out_writedata[12] => ~NO_FANOUT~
NiosII_clock_0_out_writedata[13] => ~NO_FANOUT~
NiosII_clock_0_out_writedata[14] => ~NO_FANOUT~
NiosII_clock_0_out_writedata[15] => ~NO_FANOUT~
clk => ~NO_FANOUT~
d1_sdram_s1_end_xfer => ~NO_FANOUT~
reset_n => NiosII_clock_0_out_reset_n.DATAIN
sdram_s1_readdata_from_sa[0] => NiosII_clock_0_out_readdata[0].DATAIN
sdram_s1_readdata_from_sa[1] => NiosII_clock_0_out_readdata[1].DATAIN
sdram_s1_readdata_from_sa[2] => NiosII_clock_0_out_readdata[2].DATAIN
sdram_s1_readdata_from_sa[3] => NiosII_clock_0_out_readdata[3].DATAIN
sdram_s1_readdata_from_sa[4] => NiosII_clock_0_out_readdata[4].DATAIN
sdram_s1_readdata_from_sa[5] => NiosII_clock_0_out_readdata[5].DATAIN
sdram_s1_readdata_from_sa[6] => NiosII_clock_0_out_readdata[6].DATAIN
sdram_s1_readdata_from_sa[7] => NiosII_clock_0_out_readdata[7].DATAIN
sdram_s1_readdata_from_sa[8] => NiosII_clock_0_out_readdata[8].DATAIN
sdram_s1_readdata_from_sa[9] => NiosII_clock_0_out_readdata[9].DATAIN
sdram_s1_readdata_from_sa[10] => NiosII_clock_0_out_readdata[10].DATAIN
sdram_s1_readdata_from_sa[11] => NiosII_clock_0_out_readdata[11].DATAIN
sdram_s1_readdata_from_sa[12] => NiosII_clock_0_out_readdata[12].DATAIN
sdram_s1_readdata_from_sa[13] => NiosII_clock_0_out_readdata[13].DATAIN
sdram_s1_readdata_from_sa[14] => NiosII_clock_0_out_readdata[14].DATAIN
sdram_s1_readdata_from_sa[15] => NiosII_clock_0_out_readdata[15].DATAIN
sdram_s1_waitrequest_from_sa => r_5.IN1


|Quad|NiosII:inst|NiosII_clock_0:the_NiosII_clock_0
master_clk => altera_std_synchronizer:the_altera_std_synchronizer2.clk
master_clk => master_byteenable[0]~reg0.CLK
master_clk => master_byteenable[1]~reg0.CLK
master_clk => master_nativeaddress[0]~reg0.CLK
master_clk => master_nativeaddress[1]~reg0.CLK
master_clk => master_nativeaddress[2]~reg0.CLK
master_clk => master_nativeaddress[3]~reg0.CLK
master_clk => master_nativeaddress[4]~reg0.CLK
master_clk => master_nativeaddress[5]~reg0.CLK
master_clk => master_nativeaddress[6]~reg0.CLK
master_clk => master_nativeaddress[7]~reg0.CLK
master_clk => master_nativeaddress[8]~reg0.CLK
master_clk => master_nativeaddress[9]~reg0.CLK
master_clk => master_nativeaddress[10]~reg0.CLK
master_clk => master_nativeaddress[11]~reg0.CLK
master_clk => master_nativeaddress[12]~reg0.CLK
master_clk => master_nativeaddress[13]~reg0.CLK
master_clk => master_nativeaddress[14]~reg0.CLK
master_clk => master_nativeaddress[15]~reg0.CLK
master_clk => master_nativeaddress[16]~reg0.CLK
master_clk => master_nativeaddress[17]~reg0.CLK
master_clk => master_nativeaddress[18]~reg0.CLK
master_clk => master_nativeaddress[19]~reg0.CLK
master_clk => master_nativeaddress[20]~reg0.CLK
master_clk => master_nativeaddress[21]~reg0.CLK
master_clk => master_nativeaddress[22]~reg0.CLK
master_clk => master_nativeaddress[23]~reg0.CLK
master_clk => master_address[0]~reg0.CLK
master_clk => master_address[1]~reg0.CLK
master_clk => master_address[2]~reg0.CLK
master_clk => master_address[3]~reg0.CLK
master_clk => master_address[4]~reg0.CLK
master_clk => master_address[5]~reg0.CLK
master_clk => master_address[6]~reg0.CLK
master_clk => master_address[7]~reg0.CLK
master_clk => master_address[8]~reg0.CLK
master_clk => master_address[9]~reg0.CLK
master_clk => master_address[10]~reg0.CLK
master_clk => master_address[11]~reg0.CLK
master_clk => master_address[12]~reg0.CLK
master_clk => master_address[13]~reg0.CLK
master_clk => master_address[14]~reg0.CLK
master_clk => master_address[15]~reg0.CLK
master_clk => master_address[16]~reg0.CLK
master_clk => master_address[17]~reg0.CLK
master_clk => master_address[18]~reg0.CLK
master_clk => master_address[19]~reg0.CLK
master_clk => master_address[20]~reg0.CLK
master_clk => master_address[21]~reg0.CLK
master_clk => master_address[22]~reg0.CLK
master_clk => master_address[23]~reg0.CLK
master_clk => master_address[24]~reg0.CLK
master_clk => master_writedata[0]~reg0.CLK
master_clk => master_writedata[1]~reg0.CLK
master_clk => master_writedata[2]~reg0.CLK
master_clk => master_writedata[3]~reg0.CLK
master_clk => master_writedata[4]~reg0.CLK
master_clk => master_writedata[5]~reg0.CLK
master_clk => master_writedata[6]~reg0.CLK
master_clk => master_writedata[7]~reg0.CLK
master_clk => master_writedata[8]~reg0.CLK
master_clk => master_writedata[9]~reg0.CLK
master_clk => master_writedata[10]~reg0.CLK
master_clk => master_writedata[11]~reg0.CLK
master_clk => master_writedata[12]~reg0.CLK
master_clk => master_writedata[13]~reg0.CLK
master_clk => master_writedata[14]~reg0.CLK
master_clk => master_writedata[15]~reg0.CLK
master_clk => slave_readdata_p1[0].CLK
master_clk => slave_readdata_p1[1].CLK
master_clk => slave_readdata_p1[2].CLK
master_clk => slave_readdata_p1[3].CLK
master_clk => slave_readdata_p1[4].CLK
master_clk => slave_readdata_p1[5].CLK
master_clk => slave_readdata_p1[6].CLK
master_clk => slave_readdata_p1[7].CLK
master_clk => slave_readdata_p1[8].CLK
master_clk => slave_readdata_p1[9].CLK
master_clk => slave_readdata_p1[10].CLK
master_clk => slave_readdata_p1[11].CLK
master_clk => slave_readdata_p1[12].CLK
master_clk => slave_readdata_p1[13].CLK
master_clk => slave_readdata_p1[14].CLK
master_clk => slave_readdata_p1[15].CLK
master_clk => altera_std_synchronizer:the_altera_std_synchronizer3.clk
master_clk => NiosII_clock_0_edge_to_pulse:read_request_edge_to_pulse.clock
master_clk => NiosII_clock_0_edge_to_pulse:write_request_edge_to_pulse.clock
master_clk => NiosII_clock_0_master_FSM:master_FSM.master_clk
master_clk => NiosII_clock_0_bit_pipe:endofpacket_bit_pipe.clk2
master_endofpacket => NiosII_clock_0_bit_pipe:endofpacket_bit_pipe.data_in
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_reset_n => altera_std_synchronizer:the_altera_std_synchronizer2.reset_n
master_reset_n => altera_std_synchronizer:the_altera_std_synchronizer3.reset_n
master_reset_n => NiosII_clock_0_edge_to_pulse:read_request_edge_to_pulse.reset_n
master_reset_n => NiosII_clock_0_edge_to_pulse:write_request_edge_to_pulse.reset_n
master_reset_n => NiosII_clock_0_master_FSM:master_FSM.master_reset_n
master_reset_n => NiosII_clock_0_bit_pipe:endofpacket_bit_pipe.reset_clk2_n
master_reset_n => master_address[0]~reg0.ACLR
master_reset_n => master_address[1]~reg0.ACLR
master_reset_n => master_address[2]~reg0.ACLR
master_reset_n => master_address[3]~reg0.ACLR
master_reset_n => master_address[4]~reg0.ACLR
master_reset_n => master_address[5]~reg0.ACLR
master_reset_n => master_address[6]~reg0.ACLR
master_reset_n => master_address[7]~reg0.ACLR
master_reset_n => master_address[8]~reg0.ACLR
master_reset_n => master_address[9]~reg0.ACLR
master_reset_n => master_address[10]~reg0.ACLR
master_reset_n => master_address[11]~reg0.ACLR
master_reset_n => master_address[12]~reg0.ACLR
master_reset_n => master_address[13]~reg0.ACLR
master_reset_n => master_address[14]~reg0.ACLR
master_reset_n => master_address[15]~reg0.ACLR
master_reset_n => master_address[16]~reg0.ACLR
master_reset_n => master_address[17]~reg0.ACLR
master_reset_n => master_address[18]~reg0.ACLR
master_reset_n => master_address[19]~reg0.ACLR
master_reset_n => master_address[20]~reg0.ACLR
master_reset_n => master_address[21]~reg0.ACLR
master_reset_n => master_address[22]~reg0.ACLR
master_reset_n => master_address[23]~reg0.ACLR
master_reset_n => master_address[24]~reg0.ACLR
master_reset_n => master_byteenable[0]~reg0.ACLR
master_reset_n => master_byteenable[1]~reg0.ACLR
master_reset_n => master_nativeaddress[0]~reg0.ACLR
master_reset_n => master_nativeaddress[1]~reg0.ACLR
master_reset_n => master_nativeaddress[2]~reg0.ACLR
master_reset_n => master_nativeaddress[3]~reg0.ACLR
master_reset_n => master_nativeaddress[4]~reg0.ACLR
master_reset_n => master_nativeaddress[5]~reg0.ACLR
master_reset_n => master_nativeaddress[6]~reg0.ACLR
master_reset_n => master_nativeaddress[7]~reg0.ACLR
master_reset_n => master_nativeaddress[8]~reg0.ACLR
master_reset_n => master_nativeaddress[9]~reg0.ACLR
master_reset_n => master_nativeaddress[10]~reg0.ACLR
master_reset_n => master_nativeaddress[11]~reg0.ACLR
master_reset_n => master_nativeaddress[12]~reg0.ACLR
master_reset_n => master_nativeaddress[13]~reg0.ACLR
master_reset_n => master_nativeaddress[14]~reg0.ACLR
master_reset_n => master_nativeaddress[15]~reg0.ACLR
master_reset_n => master_nativeaddress[16]~reg0.ACLR
master_reset_n => master_nativeaddress[17]~reg0.ACLR
master_reset_n => master_nativeaddress[18]~reg0.ACLR
master_reset_n => master_nativeaddress[19]~reg0.ACLR
master_reset_n => master_nativeaddress[20]~reg0.ACLR
master_reset_n => master_nativeaddress[21]~reg0.ACLR
master_reset_n => master_nativeaddress[22]~reg0.ACLR
master_reset_n => master_nativeaddress[23]~reg0.ACLR
master_reset_n => master_writedata[0]~reg0.ACLR
master_reset_n => master_writedata[1]~reg0.ACLR
master_reset_n => master_writedata[2]~reg0.ACLR
master_reset_n => master_writedata[3]~reg0.ACLR
master_reset_n => master_writedata[4]~reg0.ACLR
master_reset_n => master_writedata[5]~reg0.ACLR
master_reset_n => master_writedata[6]~reg0.ACLR
master_reset_n => master_writedata[7]~reg0.ACLR
master_reset_n => master_writedata[8]~reg0.ACLR
master_reset_n => master_writedata[9]~reg0.ACLR
master_reset_n => master_writedata[10]~reg0.ACLR
master_reset_n => master_writedata[11]~reg0.ACLR
master_reset_n => master_writedata[12]~reg0.ACLR
master_reset_n => master_writedata[13]~reg0.ACLR
master_reset_n => master_writedata[14]~reg0.ACLR
master_reset_n => master_writedata[15]~reg0.ACLR
master_reset_n => slave_readdata_p1[0].ACLR
master_reset_n => slave_readdata_p1[1].ACLR
master_reset_n => slave_readdata_p1[2].ACLR
master_reset_n => slave_readdata_p1[3].ACLR
master_reset_n => slave_readdata_p1[4].ACLR
master_reset_n => slave_readdata_p1[5].ACLR
master_reset_n => slave_readdata_p1[6].ACLR
master_reset_n => slave_readdata_p1[7].ACLR
master_reset_n => slave_readdata_p1[8].ACLR
master_reset_n => slave_readdata_p1[9].ACLR
master_reset_n => slave_readdata_p1[10].ACLR
master_reset_n => slave_readdata_p1[11].ACLR
master_reset_n => slave_readdata_p1[12].ACLR
master_reset_n => slave_readdata_p1[13].ACLR
master_reset_n => slave_readdata_p1[14].ACLR
master_reset_n => slave_readdata_p1[15].ACLR
master_waitrequest => NiosII_clock_0_master_FSM:master_FSM.master_waitrequest
master_waitrequest => process_0.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_address[4] => slave_address_d1[4].DATAIN
slave_address[5] => slave_address_d1[5].DATAIN
slave_address[6] => slave_address_d1[6].DATAIN
slave_address[7] => slave_address_d1[7].DATAIN
slave_address[8] => slave_address_d1[8].DATAIN
slave_address[9] => slave_address_d1[9].DATAIN
slave_address[10] => slave_address_d1[10].DATAIN
slave_address[11] => slave_address_d1[11].DATAIN
slave_address[12] => slave_address_d1[12].DATAIN
slave_address[13] => slave_address_d1[13].DATAIN
slave_address[14] => slave_address_d1[14].DATAIN
slave_address[15] => slave_address_d1[15].DATAIN
slave_address[16] => slave_address_d1[16].DATAIN
slave_address[17] => slave_address_d1[17].DATAIN
slave_address[18] => slave_address_d1[18].DATAIN
slave_address[19] => slave_address_d1[19].DATAIN
slave_address[20] => slave_address_d1[20].DATAIN
slave_address[21] => slave_address_d1[21].DATAIN
slave_address[22] => slave_address_d1[22].DATAIN
slave_address[23] => slave_address_d1[23].DATAIN
slave_address[24] => slave_address_d1[24].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_clk => altera_std_synchronizer:the_altera_std_synchronizer.clk
slave_clk => slave_byteenable_d1[0].CLK
slave_clk => slave_byteenable_d1[1].CLK
slave_clk => slave_nativeaddress_d1[0].CLK
slave_clk => slave_nativeaddress_d1[1].CLK
slave_clk => slave_nativeaddress_d1[2].CLK
slave_clk => slave_nativeaddress_d1[3].CLK
slave_clk => slave_nativeaddress_d1[4].CLK
slave_clk => slave_nativeaddress_d1[5].CLK
slave_clk => slave_nativeaddress_d1[6].CLK
slave_clk => slave_nativeaddress_d1[7].CLK
slave_clk => slave_nativeaddress_d1[8].CLK
slave_clk => slave_nativeaddress_d1[9].CLK
slave_clk => slave_nativeaddress_d1[10].CLK
slave_clk => slave_nativeaddress_d1[11].CLK
slave_clk => slave_nativeaddress_d1[12].CLK
slave_clk => slave_nativeaddress_d1[13].CLK
slave_clk => slave_nativeaddress_d1[14].CLK
slave_clk => slave_nativeaddress_d1[15].CLK
slave_clk => slave_nativeaddress_d1[16].CLK
slave_clk => slave_nativeaddress_d1[17].CLK
slave_clk => slave_nativeaddress_d1[18].CLK
slave_clk => slave_nativeaddress_d1[19].CLK
slave_clk => slave_nativeaddress_d1[20].CLK
slave_clk => slave_nativeaddress_d1[21].CLK
slave_clk => slave_nativeaddress_d1[22].CLK
slave_clk => slave_nativeaddress_d1[23].CLK
slave_clk => slave_address_d1[0].CLK
slave_clk => slave_address_d1[1].CLK
slave_clk => slave_address_d1[2].CLK
slave_clk => slave_address_d1[3].CLK
slave_clk => slave_address_d1[4].CLK
slave_clk => slave_address_d1[5].CLK
slave_clk => slave_address_d1[6].CLK
slave_clk => slave_address_d1[7].CLK
slave_clk => slave_address_d1[8].CLK
slave_clk => slave_address_d1[9].CLK
slave_clk => slave_address_d1[10].CLK
slave_clk => slave_address_d1[11].CLK
slave_clk => slave_address_d1[12].CLK
slave_clk => slave_address_d1[13].CLK
slave_clk => slave_address_d1[14].CLK
slave_clk => slave_address_d1[15].CLK
slave_clk => slave_address_d1[16].CLK
slave_clk => slave_address_d1[17].CLK
slave_clk => slave_address_d1[18].CLK
slave_clk => slave_address_d1[19].CLK
slave_clk => slave_address_d1[20].CLK
slave_clk => slave_address_d1[21].CLK
slave_clk => slave_address_d1[22].CLK
slave_clk => slave_address_d1[23].CLK
slave_clk => slave_address_d1[24].CLK
slave_clk => slave_writedata_d1[0].CLK
slave_clk => slave_writedata_d1[1].CLK
slave_clk => slave_writedata_d1[2].CLK
slave_clk => slave_writedata_d1[3].CLK
slave_clk => slave_writedata_d1[4].CLK
slave_clk => slave_writedata_d1[5].CLK
slave_clk => slave_writedata_d1[6].CLK
slave_clk => slave_writedata_d1[7].CLK
slave_clk => slave_writedata_d1[8].CLK
slave_clk => slave_writedata_d1[9].CLK
slave_clk => slave_writedata_d1[10].CLK
slave_clk => slave_writedata_d1[11].CLK
slave_clk => slave_writedata_d1[12].CLK
slave_clk => slave_writedata_d1[13].CLK
slave_clk => slave_writedata_d1[14].CLK
slave_clk => slave_writedata_d1[15].CLK
slave_clk => slave_readdata[0]~reg0.CLK
slave_clk => slave_readdata[1]~reg0.CLK
slave_clk => slave_readdata[2]~reg0.CLK
slave_clk => slave_readdata[3]~reg0.CLK
slave_clk => slave_readdata[4]~reg0.CLK
slave_clk => slave_readdata[5]~reg0.CLK
slave_clk => slave_readdata[6]~reg0.CLK
slave_clk => slave_readdata[7]~reg0.CLK
slave_clk => slave_readdata[8]~reg0.CLK
slave_clk => slave_readdata[9]~reg0.CLK
slave_clk => slave_readdata[10]~reg0.CLK
slave_clk => slave_readdata[11]~reg0.CLK
slave_clk => slave_readdata[12]~reg0.CLK
slave_clk => slave_readdata[13]~reg0.CLK
slave_clk => slave_readdata[14]~reg0.CLK
slave_clk => slave_readdata[15]~reg0.CLK
slave_clk => altera_std_synchronizer:the_altera_std_synchronizer1.clk
slave_clk => NiosII_clock_0_edge_to_pulse:read_done_edge_to_pulse.clock
slave_clk => NiosII_clock_0_edge_to_pulse:write_done_edge_to_pulse.clock
slave_clk => NiosII_clock_0_slave_FSM:slave_FSM.slave_clk
slave_clk => NiosII_clock_0_bit_pipe:endofpacket_bit_pipe.clk1
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_nativeaddress[2] => slave_nativeaddress_d1[2].DATAIN
slave_nativeaddress[3] => slave_nativeaddress_d1[3].DATAIN
slave_nativeaddress[4] => slave_nativeaddress_d1[4].DATAIN
slave_nativeaddress[5] => slave_nativeaddress_d1[5].DATAIN
slave_nativeaddress[6] => slave_nativeaddress_d1[6].DATAIN
slave_nativeaddress[7] => slave_nativeaddress_d1[7].DATAIN
slave_nativeaddress[8] => slave_nativeaddress_d1[8].DATAIN
slave_nativeaddress[9] => slave_nativeaddress_d1[9].DATAIN
slave_nativeaddress[10] => slave_nativeaddress_d1[10].DATAIN
slave_nativeaddress[11] => slave_nativeaddress_d1[11].DATAIN
slave_nativeaddress[12] => slave_nativeaddress_d1[12].DATAIN
slave_nativeaddress[13] => slave_nativeaddress_d1[13].DATAIN
slave_nativeaddress[14] => slave_nativeaddress_d1[14].DATAIN
slave_nativeaddress[15] => slave_nativeaddress_d1[15].DATAIN
slave_nativeaddress[16] => slave_nativeaddress_d1[16].DATAIN
slave_nativeaddress[17] => slave_nativeaddress_d1[17].DATAIN
slave_nativeaddress[18] => slave_nativeaddress_d1[18].DATAIN
slave_nativeaddress[19] => slave_nativeaddress_d1[19].DATAIN
slave_nativeaddress[20] => slave_nativeaddress_d1[20].DATAIN
slave_nativeaddress[21] => slave_nativeaddress_d1[21].DATAIN
slave_nativeaddress[22] => slave_nativeaddress_d1[22].DATAIN
slave_nativeaddress[23] => slave_nativeaddress_d1[23].DATAIN
slave_read => NiosII_clock_0_slave_FSM:slave_FSM.slave_read
slave_reset_n => altera_std_synchronizer:the_altera_std_synchronizer.reset_n
slave_reset_n => altera_std_synchronizer:the_altera_std_synchronizer1.reset_n
slave_reset_n => NiosII_clock_0_edge_to_pulse:read_done_edge_to_pulse.reset_n
slave_reset_n => NiosII_clock_0_edge_to_pulse:write_done_edge_to_pulse.reset_n
slave_reset_n => NiosII_clock_0_slave_FSM:slave_FSM.slave_reset_n
slave_reset_n => NiosII_clock_0_bit_pipe:endofpacket_bit_pipe.reset_clk1_n
slave_reset_n => slave_readdata[0]~reg0.ACLR
slave_reset_n => slave_readdata[1]~reg0.ACLR
slave_reset_n => slave_readdata[2]~reg0.ACLR
slave_reset_n => slave_readdata[3]~reg0.ACLR
slave_reset_n => slave_readdata[4]~reg0.ACLR
slave_reset_n => slave_readdata[5]~reg0.ACLR
slave_reset_n => slave_readdata[6]~reg0.ACLR
slave_reset_n => slave_readdata[7]~reg0.ACLR
slave_reset_n => slave_readdata[8]~reg0.ACLR
slave_reset_n => slave_readdata[9]~reg0.ACLR
slave_reset_n => slave_readdata[10]~reg0.ACLR
slave_reset_n => slave_readdata[11]~reg0.ACLR
slave_reset_n => slave_readdata[12]~reg0.ACLR
slave_reset_n => slave_readdata[13]~reg0.ACLR
slave_reset_n => slave_readdata[14]~reg0.ACLR
slave_reset_n => slave_readdata[15]~reg0.ACLR
slave_reset_n => slave_writedata_d1[0].ACLR
slave_reset_n => slave_writedata_d1[1].ACLR
slave_reset_n => slave_writedata_d1[2].ACLR
slave_reset_n => slave_writedata_d1[3].ACLR
slave_reset_n => slave_writedata_d1[4].ACLR
slave_reset_n => slave_writedata_d1[5].ACLR
slave_reset_n => slave_writedata_d1[6].ACLR
slave_reset_n => slave_writedata_d1[7].ACLR
slave_reset_n => slave_writedata_d1[8].ACLR
slave_reset_n => slave_writedata_d1[9].ACLR
slave_reset_n => slave_writedata_d1[10].ACLR
slave_reset_n => slave_writedata_d1[11].ACLR
slave_reset_n => slave_writedata_d1[12].ACLR
slave_reset_n => slave_writedata_d1[13].ACLR
slave_reset_n => slave_writedata_d1[14].ACLR
slave_reset_n => slave_writedata_d1[15].ACLR
slave_reset_n => slave_address_d1[0].ACLR
slave_reset_n => slave_address_d1[1].ACLR
slave_reset_n => slave_address_d1[2].ACLR
slave_reset_n => slave_address_d1[3].ACLR
slave_reset_n => slave_address_d1[4].ACLR
slave_reset_n => slave_address_d1[5].ACLR
slave_reset_n => slave_address_d1[6].ACLR
slave_reset_n => slave_address_d1[7].ACLR
slave_reset_n => slave_address_d1[8].ACLR
slave_reset_n => slave_address_d1[9].ACLR
slave_reset_n => slave_address_d1[10].ACLR
slave_reset_n => slave_address_d1[11].ACLR
slave_reset_n => slave_address_d1[12].ACLR
slave_reset_n => slave_address_d1[13].ACLR
slave_reset_n => slave_address_d1[14].ACLR
slave_reset_n => slave_address_d1[15].ACLR
slave_reset_n => slave_address_d1[16].ACLR
slave_reset_n => slave_address_d1[17].ACLR
slave_reset_n => slave_address_d1[18].ACLR
slave_reset_n => slave_address_d1[19].ACLR
slave_reset_n => slave_address_d1[20].ACLR
slave_reset_n => slave_address_d1[21].ACLR
slave_reset_n => slave_address_d1[22].ACLR
slave_reset_n => slave_address_d1[23].ACLR
slave_reset_n => slave_address_d1[24].ACLR
slave_reset_n => slave_nativeaddress_d1[0].ACLR
slave_reset_n => slave_nativeaddress_d1[1].ACLR
slave_reset_n => slave_nativeaddress_d1[2].ACLR
slave_reset_n => slave_nativeaddress_d1[3].ACLR
slave_reset_n => slave_nativeaddress_d1[4].ACLR
slave_reset_n => slave_nativeaddress_d1[5].ACLR
slave_reset_n => slave_nativeaddress_d1[6].ACLR
slave_reset_n => slave_nativeaddress_d1[7].ACLR
slave_reset_n => slave_nativeaddress_d1[8].ACLR
slave_reset_n => slave_nativeaddress_d1[9].ACLR
slave_reset_n => slave_nativeaddress_d1[10].ACLR
slave_reset_n => slave_nativeaddress_d1[11].ACLR
slave_reset_n => slave_nativeaddress_d1[12].ACLR
slave_reset_n => slave_nativeaddress_d1[13].ACLR
slave_reset_n => slave_nativeaddress_d1[14].ACLR
slave_reset_n => slave_nativeaddress_d1[15].ACLR
slave_reset_n => slave_nativeaddress_d1[16].ACLR
slave_reset_n => slave_nativeaddress_d1[17].ACLR
slave_reset_n => slave_nativeaddress_d1[18].ACLR
slave_reset_n => slave_nativeaddress_d1[19].ACLR
slave_reset_n => slave_nativeaddress_d1[20].ACLR
slave_reset_n => slave_nativeaddress_d1[21].ACLR
slave_reset_n => slave_nativeaddress_d1[22].ACLR
slave_reset_n => slave_nativeaddress_d1[23].ACLR
slave_reset_n => slave_byteenable_d1[0].ACLR
slave_reset_n => slave_byteenable_d1[1].ACLR
slave_write => NiosII_clock_0_slave_FSM:slave_FSM.slave_write
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN


|Quad|NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Quad|NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Quad|NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|NiosII_clock_0_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|Quad|NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|NiosII_clock_0_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|Quad|NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|NiosII_clock_0_slave_FSM:slave_FSM
master_read_done_token => Mux2.IN6
master_read_done_token => Mux3.IN6
master_read_done_token => Mux1.IN6
master_write_done_token => Mux2.IN7
master_write_done_token => Mux3.IN7
master_write_done_token => Mux0.IN7
slave_clk => slave_state[0].CLK
slave_clk => slave_state[1].CLK
slave_clk => slave_state[2].CLK
slave_clk => internal_slave_write_request.CLK
slave_clk => internal_slave_read_request.CLK
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Mux1.IN7
slave_reset_n => internal_slave_read_request.ACLR
slave_reset_n => internal_slave_write_request.ACLR
slave_reset_n => slave_state[0].PRESET
slave_reset_n => slave_state[1].ACLR
slave_reset_n => slave_state[2].ACLR
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA


|Quad|NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Quad|NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Quad|NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|NiosII_clock_0_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|Quad|NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|NiosII_clock_0_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|Quad|NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|NiosII_clock_0_master_FSM:master_FSM
master_clk => master_state[0].CLK
master_clk => master_state[1].CLK
master_clk => master_state[2].CLK
master_clk => internal_master_write1.CLK
master_clk => internal_master_read1.CLK
master_clk => internal_master_write_done.CLK
master_clk => internal_master_read_done.CLK
master_reset_n => internal_master_read1.ACLR
master_reset_n => internal_master_read_done.ACLR
master_reset_n => internal_master_write1.ACLR
master_reset_n => internal_master_write_done.ACLR
master_reset_n => master_state[0].PRESET
master_reset_n => master_state[1].ACLR
master_reset_n => master_state[2].ACLR
master_waitrequest => Mux0.IN7
master_waitrequest => Mux1.IN6
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => Mux2.IN6
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Mux2.IN7
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Mux1.IN7
slave_read_request_token => Mux3.IN7
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA


|Quad|NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|NiosII_clock_0_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR


|Quad|NiosII:inst|NiosII_clock_1_in_arbitrator:the_NiosII_clock_1_in
NiosII_clock_1_in_endofpacket => NiosII_clock_1_in_endofpacket_from_sa.DATAIN
NiosII_clock_1_in_readdata[0] => NiosII_clock_1_in_readdata_from_sa[0].DATAIN
NiosII_clock_1_in_readdata[1] => NiosII_clock_1_in_readdata_from_sa[1].DATAIN
NiosII_clock_1_in_readdata[2] => NiosII_clock_1_in_readdata_from_sa[2].DATAIN
NiosII_clock_1_in_readdata[3] => NiosII_clock_1_in_readdata_from_sa[3].DATAIN
NiosII_clock_1_in_readdata[4] => NiosII_clock_1_in_readdata_from_sa[4].DATAIN
NiosII_clock_1_in_readdata[5] => NiosII_clock_1_in_readdata_from_sa[5].DATAIN
NiosII_clock_1_in_readdata[6] => NiosII_clock_1_in_readdata_from_sa[6].DATAIN
NiosII_clock_1_in_readdata[7] => NiosII_clock_1_in_readdata_from_sa[7].DATAIN
NiosII_clock_1_in_readdata[8] => NiosII_clock_1_in_readdata_from_sa[8].DATAIN
NiosII_clock_1_in_readdata[9] => NiosII_clock_1_in_readdata_from_sa[9].DATAIN
NiosII_clock_1_in_readdata[10] => NiosII_clock_1_in_readdata_from_sa[10].DATAIN
NiosII_clock_1_in_readdata[11] => NiosII_clock_1_in_readdata_from_sa[11].DATAIN
NiosII_clock_1_in_readdata[12] => NiosII_clock_1_in_readdata_from_sa[12].DATAIN
NiosII_clock_1_in_readdata[13] => NiosII_clock_1_in_readdata_from_sa[13].DATAIN
NiosII_clock_1_in_readdata[14] => NiosII_clock_1_in_readdata_from_sa[14].DATAIN
NiosII_clock_1_in_readdata[15] => NiosII_clock_1_in_readdata_from_sa[15].DATAIN
NiosII_clock_1_in_waitrequest => NiosII_clock_1_in_waits_for_read.IN1
NiosII_clock_1_in_waitrequest => NiosII_clock_1_in_waits_for_write.IN1
NiosII_clock_1_in_waitrequest => NiosII_clock_1_in_waitrequest_from_sa.DATAIN
clk => d1_NiosII_clock_1_in_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => NiosII_clock_1_in_nativeaddress[0].DATAIN
cpu_data_master_address_to_slave[2] => NiosII_clock_1_in_address[2].DATAIN
cpu_data_master_address_to_slave[3] => NiosII_clock_1_in_nativeaddress[1].DATAIN
cpu_data_master_address_to_slave[3] => NiosII_clock_1_in_address[3].DATAIN
cpu_data_master_address_to_slave[4] => NiosII_clock_1_in_nativeaddress[2].DATAIN
cpu_data_master_address_to_slave[4] => NiosII_clock_1_in_address[4].DATAIN
cpu_data_master_address_to_slave[5] => NiosII_clock_1_in_nativeaddress[3].DATAIN
cpu_data_master_address_to_slave[5] => NiosII_clock_1_in_address[5].DATAIN
cpu_data_master_address_to_slave[6] => NiosII_clock_1_in_nativeaddress[4].DATAIN
cpu_data_master_address_to_slave[6] => NiosII_clock_1_in_address[6].DATAIN
cpu_data_master_address_to_slave[7] => NiosII_clock_1_in_nativeaddress[5].DATAIN
cpu_data_master_address_to_slave[7] => NiosII_clock_1_in_address[7].DATAIN
cpu_data_master_address_to_slave[8] => NiosII_clock_1_in_nativeaddress[6].DATAIN
cpu_data_master_address_to_slave[8] => NiosII_clock_1_in_address[8].DATAIN
cpu_data_master_address_to_slave[9] => NiosII_clock_1_in_nativeaddress[7].DATAIN
cpu_data_master_address_to_slave[9] => NiosII_clock_1_in_address[9].DATAIN
cpu_data_master_address_to_slave[10] => NiosII_clock_1_in_nativeaddress[8].DATAIN
cpu_data_master_address_to_slave[10] => NiosII_clock_1_in_address[10].DATAIN
cpu_data_master_address_to_slave[11] => NiosII_clock_1_in_nativeaddress[9].DATAIN
cpu_data_master_address_to_slave[11] => NiosII_clock_1_in_address[11].DATAIN
cpu_data_master_address_to_slave[12] => NiosII_clock_1_in_nativeaddress[10].DATAIN
cpu_data_master_address_to_slave[12] => NiosII_clock_1_in_address[12].DATAIN
cpu_data_master_address_to_slave[13] => NiosII_clock_1_in_nativeaddress[11].DATAIN
cpu_data_master_address_to_slave[13] => NiosII_clock_1_in_address[13].DATAIN
cpu_data_master_address_to_slave[14] => NiosII_clock_1_in_nativeaddress[12].DATAIN
cpu_data_master_address_to_slave[14] => NiosII_clock_1_in_address[14].DATAIN
cpu_data_master_address_to_slave[15] => NiosII_clock_1_in_nativeaddress[13].DATAIN
cpu_data_master_address_to_slave[15] => NiosII_clock_1_in_address[15].DATAIN
cpu_data_master_address_to_slave[16] => NiosII_clock_1_in_nativeaddress[14].DATAIN
cpu_data_master_address_to_slave[16] => NiosII_clock_1_in_address[16].DATAIN
cpu_data_master_address_to_slave[17] => NiosII_clock_1_in_nativeaddress[15].DATAIN
cpu_data_master_address_to_slave[17] => NiosII_clock_1_in_address[17].DATAIN
cpu_data_master_address_to_slave[18] => NiosII_clock_1_in_nativeaddress[16].DATAIN
cpu_data_master_address_to_slave[18] => NiosII_clock_1_in_address[18].DATAIN
cpu_data_master_address_to_slave[19] => NiosII_clock_1_in_nativeaddress[17].DATAIN
cpu_data_master_address_to_slave[19] => NiosII_clock_1_in_address[19].DATAIN
cpu_data_master_address_to_slave[20] => NiosII_clock_1_in_nativeaddress[18].DATAIN
cpu_data_master_address_to_slave[20] => NiosII_clock_1_in_address[20].DATAIN
cpu_data_master_address_to_slave[21] => NiosII_clock_1_in_nativeaddress[19].DATAIN
cpu_data_master_address_to_slave[21] => NiosII_clock_1_in_address[21].DATAIN
cpu_data_master_address_to_slave[22] => NiosII_clock_1_in_nativeaddress[20].DATAIN
cpu_data_master_address_to_slave[22] => NiosII_clock_1_in_address[22].DATAIN
cpu_data_master_address_to_slave[23] => NiosII_clock_1_in_nativeaddress[21].DATAIN
cpu_data_master_address_to_slave[23] => NiosII_clock_1_in_address[23].DATAIN
cpu_data_master_address_to_slave[24] => NiosII_clock_1_in_nativeaddress[22].DATAIN
cpu_data_master_address_to_slave[24] => NiosII_clock_1_in_address[24].DATAIN
cpu_data_master_address_to_slave[25] => Equal0.IN53
cpu_data_master_address_to_slave[25] => NiosII_clock_1_in_nativeaddress[23].DATAIN
cpu_data_master_address_to_slave[26] => Equal0.IN52
cpu_data_master_byteenable[0] => A_WE_StdLogicVector.DATAB
cpu_data_master_byteenable[1] => A_WE_StdLogicVector.DATAB
cpu_data_master_byteenable[2] => A_WE_StdLogicVector.DATAA
cpu_data_master_byteenable[3] => A_WE_StdLogicVector.DATAA
cpu_data_master_dbs_address[0] => ~NO_FANOUT~
cpu_data_master_dbs_address[1] => NiosII_clock_1_in_address[1].DATAIN
cpu_data_master_dbs_address[1] => A_WE_StdLogicVector.OUTPUTSELECT
cpu_data_master_dbs_address[1] => A_WE_StdLogicVector.OUTPUTSELECT
cpu_data_master_dbs_write_16[0] => NiosII_clock_1_in_writedata[0].DATAIN
cpu_data_master_dbs_write_16[1] => NiosII_clock_1_in_writedata[1].DATAIN
cpu_data_master_dbs_write_16[2] => NiosII_clock_1_in_writedata[2].DATAIN
cpu_data_master_dbs_write_16[3] => NiosII_clock_1_in_writedata[3].DATAIN
cpu_data_master_dbs_write_16[4] => NiosII_clock_1_in_writedata[4].DATAIN
cpu_data_master_dbs_write_16[5] => NiosII_clock_1_in_writedata[5].DATAIN
cpu_data_master_dbs_write_16[6] => NiosII_clock_1_in_writedata[6].DATAIN
cpu_data_master_dbs_write_16[7] => NiosII_clock_1_in_writedata[7].DATAIN
cpu_data_master_dbs_write_16[8] => NiosII_clock_1_in_writedata[8].DATAIN
cpu_data_master_dbs_write_16[9] => NiosII_clock_1_in_writedata[9].DATAIN
cpu_data_master_dbs_write_16[10] => NiosII_clock_1_in_writedata[10].DATAIN
cpu_data_master_dbs_write_16[11] => NiosII_clock_1_in_writedata[11].DATAIN
cpu_data_master_dbs_write_16[12] => NiosII_clock_1_in_writedata[12].DATAIN
cpu_data_master_dbs_write_16[13] => NiosII_clock_1_in_writedata[13].DATAIN
cpu_data_master_dbs_write_16[14] => NiosII_clock_1_in_writedata[14].DATAIN
cpu_data_master_dbs_write_16[15] => NiosII_clock_1_in_writedata[15].DATAIN
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_NiosII_clock_1_in.IN0
cpu_data_master_read => internal_cpu_data_master_requests_NiosII_clock_1_in.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_NiosII_clock_1_in.IN1
cpu_data_master_read => NiosII_clock_1_in_read.IN1
cpu_data_master_read => NiosII_clock_1_in_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_NiosII_clock_1_in.IN1
cpu_data_master_write => internal_cpu_data_master_qualified_request_NiosII_clock_1_in.IN1
cpu_data_master_write => NiosII_clock_1_in_write.IN1
cpu_data_master_write => NiosII_clock_1_in_in_a_write_cycle.IN1
reset_n => NiosII_clock_1_in_reset_n.DATAIN
reset_n => d1_NiosII_clock_1_in_end_xfer~reg0.PRESET


|Quad|NiosII:inst|NiosII_clock_1_out_arbitrator:the_NiosII_clock_1_out
NiosII_clock_1_out_address[0] => NiosII_clock_1_out_address_to_slave[0].DATAIN
NiosII_clock_1_out_address[1] => NiosII_clock_1_out_address_to_slave[1].DATAIN
NiosII_clock_1_out_address[2] => NiosII_clock_1_out_address_to_slave[2].DATAIN
NiosII_clock_1_out_address[3] => NiosII_clock_1_out_address_to_slave[3].DATAIN
NiosII_clock_1_out_address[4] => NiosII_clock_1_out_address_to_slave[4].DATAIN
NiosII_clock_1_out_address[5] => NiosII_clock_1_out_address_to_slave[5].DATAIN
NiosII_clock_1_out_address[6] => NiosII_clock_1_out_address_to_slave[6].DATAIN
NiosII_clock_1_out_address[7] => NiosII_clock_1_out_address_to_slave[7].DATAIN
NiosII_clock_1_out_address[8] => NiosII_clock_1_out_address_to_slave[8].DATAIN
NiosII_clock_1_out_address[9] => NiosII_clock_1_out_address_to_slave[9].DATAIN
NiosII_clock_1_out_address[10] => NiosII_clock_1_out_address_to_slave[10].DATAIN
NiosII_clock_1_out_address[11] => NiosII_clock_1_out_address_to_slave[11].DATAIN
NiosII_clock_1_out_address[12] => NiosII_clock_1_out_address_to_slave[12].DATAIN
NiosII_clock_1_out_address[13] => NiosII_clock_1_out_address_to_slave[13].DATAIN
NiosII_clock_1_out_address[14] => NiosII_clock_1_out_address_to_slave[14].DATAIN
NiosII_clock_1_out_address[15] => NiosII_clock_1_out_address_to_slave[15].DATAIN
NiosII_clock_1_out_address[16] => NiosII_clock_1_out_address_to_slave[16].DATAIN
NiosII_clock_1_out_address[17] => NiosII_clock_1_out_address_to_slave[17].DATAIN
NiosII_clock_1_out_address[18] => NiosII_clock_1_out_address_to_slave[18].DATAIN
NiosII_clock_1_out_address[19] => NiosII_clock_1_out_address_to_slave[19].DATAIN
NiosII_clock_1_out_address[20] => NiosII_clock_1_out_address_to_slave[20].DATAIN
NiosII_clock_1_out_address[21] => NiosII_clock_1_out_address_to_slave[21].DATAIN
NiosII_clock_1_out_address[22] => NiosII_clock_1_out_address_to_slave[22].DATAIN
NiosII_clock_1_out_address[23] => NiosII_clock_1_out_address_to_slave[23].DATAIN
NiosII_clock_1_out_address[24] => NiosII_clock_1_out_address_to_slave[24].DATAIN
NiosII_clock_1_out_byteenable[0] => ~NO_FANOUT~
NiosII_clock_1_out_byteenable[1] => ~NO_FANOUT~
NiosII_clock_1_out_granted_sdram_s1 => r_5.IN0
NiosII_clock_1_out_qualified_request_sdram_s1 => r_5.IN0
NiosII_clock_1_out_qualified_request_sdram_s1 => r_5.IN1
NiosII_clock_1_out_qualified_request_sdram_s1 => r_5.IN0
NiosII_clock_1_out_qualified_request_sdram_s1 => r_5.IN1
NiosII_clock_1_out_read => r_5.IN0
NiosII_clock_1_out_read => r_5.IN0
NiosII_clock_1_out_read => r_5.IN1
NiosII_clock_1_out_read_data_valid_sdram_s1 => r_5.IN1
NiosII_clock_1_out_read_data_valid_sdram_s1 => r_5.IN1
NiosII_clock_1_out_read_data_valid_sdram_s1_shift_register => ~NO_FANOUT~
NiosII_clock_1_out_requests_sdram_s1 => r_5.IN1
NiosII_clock_1_out_write => r_5.IN1
NiosII_clock_1_out_writedata[0] => ~NO_FANOUT~
NiosII_clock_1_out_writedata[1] => ~NO_FANOUT~
NiosII_clock_1_out_writedata[2] => ~NO_FANOUT~
NiosII_clock_1_out_writedata[3] => ~NO_FANOUT~
NiosII_clock_1_out_writedata[4] => ~NO_FANOUT~
NiosII_clock_1_out_writedata[5] => ~NO_FANOUT~
NiosII_clock_1_out_writedata[6] => ~NO_FANOUT~
NiosII_clock_1_out_writedata[7] => ~NO_FANOUT~
NiosII_clock_1_out_writedata[8] => ~NO_FANOUT~
NiosII_clock_1_out_writedata[9] => ~NO_FANOUT~
NiosII_clock_1_out_writedata[10] => ~NO_FANOUT~
NiosII_clock_1_out_writedata[11] => ~NO_FANOUT~
NiosII_clock_1_out_writedata[12] => ~NO_FANOUT~
NiosII_clock_1_out_writedata[13] => ~NO_FANOUT~
NiosII_clock_1_out_writedata[14] => ~NO_FANOUT~
NiosII_clock_1_out_writedata[15] => ~NO_FANOUT~
clk => ~NO_FANOUT~
d1_sdram_s1_end_xfer => ~NO_FANOUT~
reset_n => NiosII_clock_1_out_reset_n.DATAIN
sdram_s1_readdata_from_sa[0] => NiosII_clock_1_out_readdata[0].DATAIN
sdram_s1_readdata_from_sa[1] => NiosII_clock_1_out_readdata[1].DATAIN
sdram_s1_readdata_from_sa[2] => NiosII_clock_1_out_readdata[2].DATAIN
sdram_s1_readdata_from_sa[3] => NiosII_clock_1_out_readdata[3].DATAIN
sdram_s1_readdata_from_sa[4] => NiosII_clock_1_out_readdata[4].DATAIN
sdram_s1_readdata_from_sa[5] => NiosII_clock_1_out_readdata[5].DATAIN
sdram_s1_readdata_from_sa[6] => NiosII_clock_1_out_readdata[6].DATAIN
sdram_s1_readdata_from_sa[7] => NiosII_clock_1_out_readdata[7].DATAIN
sdram_s1_readdata_from_sa[8] => NiosII_clock_1_out_readdata[8].DATAIN
sdram_s1_readdata_from_sa[9] => NiosII_clock_1_out_readdata[9].DATAIN
sdram_s1_readdata_from_sa[10] => NiosII_clock_1_out_readdata[10].DATAIN
sdram_s1_readdata_from_sa[11] => NiosII_clock_1_out_readdata[11].DATAIN
sdram_s1_readdata_from_sa[12] => NiosII_clock_1_out_readdata[12].DATAIN
sdram_s1_readdata_from_sa[13] => NiosII_clock_1_out_readdata[13].DATAIN
sdram_s1_readdata_from_sa[14] => NiosII_clock_1_out_readdata[14].DATAIN
sdram_s1_readdata_from_sa[15] => NiosII_clock_1_out_readdata[15].DATAIN
sdram_s1_waitrequest_from_sa => r_5.IN1


|Quad|NiosII:inst|NiosII_clock_1:the_NiosII_clock_1
master_clk => altera_std_synchronizer:the_altera_std_synchronizer2.clk
master_clk => master_byteenable[0]~reg0.CLK
master_clk => master_byteenable[1]~reg0.CLK
master_clk => master_nativeaddress[0]~reg0.CLK
master_clk => master_nativeaddress[1]~reg0.CLK
master_clk => master_nativeaddress[2]~reg0.CLK
master_clk => master_nativeaddress[3]~reg0.CLK
master_clk => master_nativeaddress[4]~reg0.CLK
master_clk => master_nativeaddress[5]~reg0.CLK
master_clk => master_nativeaddress[6]~reg0.CLK
master_clk => master_nativeaddress[7]~reg0.CLK
master_clk => master_nativeaddress[8]~reg0.CLK
master_clk => master_nativeaddress[9]~reg0.CLK
master_clk => master_nativeaddress[10]~reg0.CLK
master_clk => master_nativeaddress[11]~reg0.CLK
master_clk => master_nativeaddress[12]~reg0.CLK
master_clk => master_nativeaddress[13]~reg0.CLK
master_clk => master_nativeaddress[14]~reg0.CLK
master_clk => master_nativeaddress[15]~reg0.CLK
master_clk => master_nativeaddress[16]~reg0.CLK
master_clk => master_nativeaddress[17]~reg0.CLK
master_clk => master_nativeaddress[18]~reg0.CLK
master_clk => master_nativeaddress[19]~reg0.CLK
master_clk => master_nativeaddress[20]~reg0.CLK
master_clk => master_nativeaddress[21]~reg0.CLK
master_clk => master_nativeaddress[22]~reg0.CLK
master_clk => master_nativeaddress[23]~reg0.CLK
master_clk => master_address[0]~reg0.CLK
master_clk => master_address[1]~reg0.CLK
master_clk => master_address[2]~reg0.CLK
master_clk => master_address[3]~reg0.CLK
master_clk => master_address[4]~reg0.CLK
master_clk => master_address[5]~reg0.CLK
master_clk => master_address[6]~reg0.CLK
master_clk => master_address[7]~reg0.CLK
master_clk => master_address[8]~reg0.CLK
master_clk => master_address[9]~reg0.CLK
master_clk => master_address[10]~reg0.CLK
master_clk => master_address[11]~reg0.CLK
master_clk => master_address[12]~reg0.CLK
master_clk => master_address[13]~reg0.CLK
master_clk => master_address[14]~reg0.CLK
master_clk => master_address[15]~reg0.CLK
master_clk => master_address[16]~reg0.CLK
master_clk => master_address[17]~reg0.CLK
master_clk => master_address[18]~reg0.CLK
master_clk => master_address[19]~reg0.CLK
master_clk => master_address[20]~reg0.CLK
master_clk => master_address[21]~reg0.CLK
master_clk => master_address[22]~reg0.CLK
master_clk => master_address[23]~reg0.CLK
master_clk => master_address[24]~reg0.CLK
master_clk => master_writedata[0]~reg0.CLK
master_clk => master_writedata[1]~reg0.CLK
master_clk => master_writedata[2]~reg0.CLK
master_clk => master_writedata[3]~reg0.CLK
master_clk => master_writedata[4]~reg0.CLK
master_clk => master_writedata[5]~reg0.CLK
master_clk => master_writedata[6]~reg0.CLK
master_clk => master_writedata[7]~reg0.CLK
master_clk => master_writedata[8]~reg0.CLK
master_clk => master_writedata[9]~reg0.CLK
master_clk => master_writedata[10]~reg0.CLK
master_clk => master_writedata[11]~reg0.CLK
master_clk => master_writedata[12]~reg0.CLK
master_clk => master_writedata[13]~reg0.CLK
master_clk => master_writedata[14]~reg0.CLK
master_clk => master_writedata[15]~reg0.CLK
master_clk => slave_readdata_p1[0].CLK
master_clk => slave_readdata_p1[1].CLK
master_clk => slave_readdata_p1[2].CLK
master_clk => slave_readdata_p1[3].CLK
master_clk => slave_readdata_p1[4].CLK
master_clk => slave_readdata_p1[5].CLK
master_clk => slave_readdata_p1[6].CLK
master_clk => slave_readdata_p1[7].CLK
master_clk => slave_readdata_p1[8].CLK
master_clk => slave_readdata_p1[9].CLK
master_clk => slave_readdata_p1[10].CLK
master_clk => slave_readdata_p1[11].CLK
master_clk => slave_readdata_p1[12].CLK
master_clk => slave_readdata_p1[13].CLK
master_clk => slave_readdata_p1[14].CLK
master_clk => slave_readdata_p1[15].CLK
master_clk => altera_std_synchronizer:the_altera_std_synchronizer3.clk
master_clk => NiosII_clock_1_edge_to_pulse:read_request_edge_to_pulse.clock
master_clk => NiosII_clock_1_edge_to_pulse:write_request_edge_to_pulse.clock
master_clk => NiosII_clock_1_master_FSM:master_FSM.master_clk
master_clk => NiosII_clock_1_bit_pipe:endofpacket_bit_pipe.clk2
master_endofpacket => NiosII_clock_1_bit_pipe:endofpacket_bit_pipe.data_in
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_reset_n => altera_std_synchronizer:the_altera_std_synchronizer2.reset_n
master_reset_n => altera_std_synchronizer:the_altera_std_synchronizer3.reset_n
master_reset_n => NiosII_clock_1_edge_to_pulse:read_request_edge_to_pulse.reset_n
master_reset_n => NiosII_clock_1_edge_to_pulse:write_request_edge_to_pulse.reset_n
master_reset_n => NiosII_clock_1_master_FSM:master_FSM.master_reset_n
master_reset_n => NiosII_clock_1_bit_pipe:endofpacket_bit_pipe.reset_clk2_n
master_reset_n => master_address[0]~reg0.ACLR
master_reset_n => master_address[1]~reg0.ACLR
master_reset_n => master_address[2]~reg0.ACLR
master_reset_n => master_address[3]~reg0.ACLR
master_reset_n => master_address[4]~reg0.ACLR
master_reset_n => master_address[5]~reg0.ACLR
master_reset_n => master_address[6]~reg0.ACLR
master_reset_n => master_address[7]~reg0.ACLR
master_reset_n => master_address[8]~reg0.ACLR
master_reset_n => master_address[9]~reg0.ACLR
master_reset_n => master_address[10]~reg0.ACLR
master_reset_n => master_address[11]~reg0.ACLR
master_reset_n => master_address[12]~reg0.ACLR
master_reset_n => master_address[13]~reg0.ACLR
master_reset_n => master_address[14]~reg0.ACLR
master_reset_n => master_address[15]~reg0.ACLR
master_reset_n => master_address[16]~reg0.ACLR
master_reset_n => master_address[17]~reg0.ACLR
master_reset_n => master_address[18]~reg0.ACLR
master_reset_n => master_address[19]~reg0.ACLR
master_reset_n => master_address[20]~reg0.ACLR
master_reset_n => master_address[21]~reg0.ACLR
master_reset_n => master_address[22]~reg0.ACLR
master_reset_n => master_address[23]~reg0.ACLR
master_reset_n => master_address[24]~reg0.ACLR
master_reset_n => master_byteenable[0]~reg0.ACLR
master_reset_n => master_byteenable[1]~reg0.ACLR
master_reset_n => master_nativeaddress[0]~reg0.ACLR
master_reset_n => master_nativeaddress[1]~reg0.ACLR
master_reset_n => master_nativeaddress[2]~reg0.ACLR
master_reset_n => master_nativeaddress[3]~reg0.ACLR
master_reset_n => master_nativeaddress[4]~reg0.ACLR
master_reset_n => master_nativeaddress[5]~reg0.ACLR
master_reset_n => master_nativeaddress[6]~reg0.ACLR
master_reset_n => master_nativeaddress[7]~reg0.ACLR
master_reset_n => master_nativeaddress[8]~reg0.ACLR
master_reset_n => master_nativeaddress[9]~reg0.ACLR
master_reset_n => master_nativeaddress[10]~reg0.ACLR
master_reset_n => master_nativeaddress[11]~reg0.ACLR
master_reset_n => master_nativeaddress[12]~reg0.ACLR
master_reset_n => master_nativeaddress[13]~reg0.ACLR
master_reset_n => master_nativeaddress[14]~reg0.ACLR
master_reset_n => master_nativeaddress[15]~reg0.ACLR
master_reset_n => master_nativeaddress[16]~reg0.ACLR
master_reset_n => master_nativeaddress[17]~reg0.ACLR
master_reset_n => master_nativeaddress[18]~reg0.ACLR
master_reset_n => master_nativeaddress[19]~reg0.ACLR
master_reset_n => master_nativeaddress[20]~reg0.ACLR
master_reset_n => master_nativeaddress[21]~reg0.ACLR
master_reset_n => master_nativeaddress[22]~reg0.ACLR
master_reset_n => master_nativeaddress[23]~reg0.ACLR
master_reset_n => master_writedata[0]~reg0.ACLR
master_reset_n => master_writedata[1]~reg0.ACLR
master_reset_n => master_writedata[2]~reg0.ACLR
master_reset_n => master_writedata[3]~reg0.ACLR
master_reset_n => master_writedata[4]~reg0.ACLR
master_reset_n => master_writedata[5]~reg0.ACLR
master_reset_n => master_writedata[6]~reg0.ACLR
master_reset_n => master_writedata[7]~reg0.ACLR
master_reset_n => master_writedata[8]~reg0.ACLR
master_reset_n => master_writedata[9]~reg0.ACLR
master_reset_n => master_writedata[10]~reg0.ACLR
master_reset_n => master_writedata[11]~reg0.ACLR
master_reset_n => master_writedata[12]~reg0.ACLR
master_reset_n => master_writedata[13]~reg0.ACLR
master_reset_n => master_writedata[14]~reg0.ACLR
master_reset_n => master_writedata[15]~reg0.ACLR
master_reset_n => slave_readdata_p1[0].ACLR
master_reset_n => slave_readdata_p1[1].ACLR
master_reset_n => slave_readdata_p1[2].ACLR
master_reset_n => slave_readdata_p1[3].ACLR
master_reset_n => slave_readdata_p1[4].ACLR
master_reset_n => slave_readdata_p1[5].ACLR
master_reset_n => slave_readdata_p1[6].ACLR
master_reset_n => slave_readdata_p1[7].ACLR
master_reset_n => slave_readdata_p1[8].ACLR
master_reset_n => slave_readdata_p1[9].ACLR
master_reset_n => slave_readdata_p1[10].ACLR
master_reset_n => slave_readdata_p1[11].ACLR
master_reset_n => slave_readdata_p1[12].ACLR
master_reset_n => slave_readdata_p1[13].ACLR
master_reset_n => slave_readdata_p1[14].ACLR
master_reset_n => slave_readdata_p1[15].ACLR
master_waitrequest => NiosII_clock_1_master_FSM:master_FSM.master_waitrequest
master_waitrequest => process_0.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_address[4] => slave_address_d1[4].DATAIN
slave_address[5] => slave_address_d1[5].DATAIN
slave_address[6] => slave_address_d1[6].DATAIN
slave_address[7] => slave_address_d1[7].DATAIN
slave_address[8] => slave_address_d1[8].DATAIN
slave_address[9] => slave_address_d1[9].DATAIN
slave_address[10] => slave_address_d1[10].DATAIN
slave_address[11] => slave_address_d1[11].DATAIN
slave_address[12] => slave_address_d1[12].DATAIN
slave_address[13] => slave_address_d1[13].DATAIN
slave_address[14] => slave_address_d1[14].DATAIN
slave_address[15] => slave_address_d1[15].DATAIN
slave_address[16] => slave_address_d1[16].DATAIN
slave_address[17] => slave_address_d1[17].DATAIN
slave_address[18] => slave_address_d1[18].DATAIN
slave_address[19] => slave_address_d1[19].DATAIN
slave_address[20] => slave_address_d1[20].DATAIN
slave_address[21] => slave_address_d1[21].DATAIN
slave_address[22] => slave_address_d1[22].DATAIN
slave_address[23] => slave_address_d1[23].DATAIN
slave_address[24] => slave_address_d1[24].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_clk => altera_std_synchronizer:the_altera_std_synchronizer.clk
slave_clk => slave_byteenable_d1[0].CLK
slave_clk => slave_byteenable_d1[1].CLK
slave_clk => slave_nativeaddress_d1[0].CLK
slave_clk => slave_nativeaddress_d1[1].CLK
slave_clk => slave_nativeaddress_d1[2].CLK
slave_clk => slave_nativeaddress_d1[3].CLK
slave_clk => slave_nativeaddress_d1[4].CLK
slave_clk => slave_nativeaddress_d1[5].CLK
slave_clk => slave_nativeaddress_d1[6].CLK
slave_clk => slave_nativeaddress_d1[7].CLK
slave_clk => slave_nativeaddress_d1[8].CLK
slave_clk => slave_nativeaddress_d1[9].CLK
slave_clk => slave_nativeaddress_d1[10].CLK
slave_clk => slave_nativeaddress_d1[11].CLK
slave_clk => slave_nativeaddress_d1[12].CLK
slave_clk => slave_nativeaddress_d1[13].CLK
slave_clk => slave_nativeaddress_d1[14].CLK
slave_clk => slave_nativeaddress_d1[15].CLK
slave_clk => slave_nativeaddress_d1[16].CLK
slave_clk => slave_nativeaddress_d1[17].CLK
slave_clk => slave_nativeaddress_d1[18].CLK
slave_clk => slave_nativeaddress_d1[19].CLK
slave_clk => slave_nativeaddress_d1[20].CLK
slave_clk => slave_nativeaddress_d1[21].CLK
slave_clk => slave_nativeaddress_d1[22].CLK
slave_clk => slave_nativeaddress_d1[23].CLK
slave_clk => slave_address_d1[0].CLK
slave_clk => slave_address_d1[1].CLK
slave_clk => slave_address_d1[2].CLK
slave_clk => slave_address_d1[3].CLK
slave_clk => slave_address_d1[4].CLK
slave_clk => slave_address_d1[5].CLK
slave_clk => slave_address_d1[6].CLK
slave_clk => slave_address_d1[7].CLK
slave_clk => slave_address_d1[8].CLK
slave_clk => slave_address_d1[9].CLK
slave_clk => slave_address_d1[10].CLK
slave_clk => slave_address_d1[11].CLK
slave_clk => slave_address_d1[12].CLK
slave_clk => slave_address_d1[13].CLK
slave_clk => slave_address_d1[14].CLK
slave_clk => slave_address_d1[15].CLK
slave_clk => slave_address_d1[16].CLK
slave_clk => slave_address_d1[17].CLK
slave_clk => slave_address_d1[18].CLK
slave_clk => slave_address_d1[19].CLK
slave_clk => slave_address_d1[20].CLK
slave_clk => slave_address_d1[21].CLK
slave_clk => slave_address_d1[22].CLK
slave_clk => slave_address_d1[23].CLK
slave_clk => slave_address_d1[24].CLK
slave_clk => slave_writedata_d1[0].CLK
slave_clk => slave_writedata_d1[1].CLK
slave_clk => slave_writedata_d1[2].CLK
slave_clk => slave_writedata_d1[3].CLK
slave_clk => slave_writedata_d1[4].CLK
slave_clk => slave_writedata_d1[5].CLK
slave_clk => slave_writedata_d1[6].CLK
slave_clk => slave_writedata_d1[7].CLK
slave_clk => slave_writedata_d1[8].CLK
slave_clk => slave_writedata_d1[9].CLK
slave_clk => slave_writedata_d1[10].CLK
slave_clk => slave_writedata_d1[11].CLK
slave_clk => slave_writedata_d1[12].CLK
slave_clk => slave_writedata_d1[13].CLK
slave_clk => slave_writedata_d1[14].CLK
slave_clk => slave_writedata_d1[15].CLK
slave_clk => slave_readdata[0]~reg0.CLK
slave_clk => slave_readdata[1]~reg0.CLK
slave_clk => slave_readdata[2]~reg0.CLK
slave_clk => slave_readdata[3]~reg0.CLK
slave_clk => slave_readdata[4]~reg0.CLK
slave_clk => slave_readdata[5]~reg0.CLK
slave_clk => slave_readdata[6]~reg0.CLK
slave_clk => slave_readdata[7]~reg0.CLK
slave_clk => slave_readdata[8]~reg0.CLK
slave_clk => slave_readdata[9]~reg0.CLK
slave_clk => slave_readdata[10]~reg0.CLK
slave_clk => slave_readdata[11]~reg0.CLK
slave_clk => slave_readdata[12]~reg0.CLK
slave_clk => slave_readdata[13]~reg0.CLK
slave_clk => slave_readdata[14]~reg0.CLK
slave_clk => slave_readdata[15]~reg0.CLK
slave_clk => altera_std_synchronizer:the_altera_std_synchronizer1.clk
slave_clk => NiosII_clock_1_edge_to_pulse:read_done_edge_to_pulse.clock
slave_clk => NiosII_clock_1_edge_to_pulse:write_done_edge_to_pulse.clock
slave_clk => NiosII_clock_1_slave_FSM:slave_FSM.slave_clk
slave_clk => NiosII_clock_1_bit_pipe:endofpacket_bit_pipe.clk1
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_nativeaddress[2] => slave_nativeaddress_d1[2].DATAIN
slave_nativeaddress[3] => slave_nativeaddress_d1[3].DATAIN
slave_nativeaddress[4] => slave_nativeaddress_d1[4].DATAIN
slave_nativeaddress[5] => slave_nativeaddress_d1[5].DATAIN
slave_nativeaddress[6] => slave_nativeaddress_d1[6].DATAIN
slave_nativeaddress[7] => slave_nativeaddress_d1[7].DATAIN
slave_nativeaddress[8] => slave_nativeaddress_d1[8].DATAIN
slave_nativeaddress[9] => slave_nativeaddress_d1[9].DATAIN
slave_nativeaddress[10] => slave_nativeaddress_d1[10].DATAIN
slave_nativeaddress[11] => slave_nativeaddress_d1[11].DATAIN
slave_nativeaddress[12] => slave_nativeaddress_d1[12].DATAIN
slave_nativeaddress[13] => slave_nativeaddress_d1[13].DATAIN
slave_nativeaddress[14] => slave_nativeaddress_d1[14].DATAIN
slave_nativeaddress[15] => slave_nativeaddress_d1[15].DATAIN
slave_nativeaddress[16] => slave_nativeaddress_d1[16].DATAIN
slave_nativeaddress[17] => slave_nativeaddress_d1[17].DATAIN
slave_nativeaddress[18] => slave_nativeaddress_d1[18].DATAIN
slave_nativeaddress[19] => slave_nativeaddress_d1[19].DATAIN
slave_nativeaddress[20] => slave_nativeaddress_d1[20].DATAIN
slave_nativeaddress[21] => slave_nativeaddress_d1[21].DATAIN
slave_nativeaddress[22] => slave_nativeaddress_d1[22].DATAIN
slave_nativeaddress[23] => slave_nativeaddress_d1[23].DATAIN
slave_read => NiosII_clock_1_slave_FSM:slave_FSM.slave_read
slave_reset_n => altera_std_synchronizer:the_altera_std_synchronizer.reset_n
slave_reset_n => altera_std_synchronizer:the_altera_std_synchronizer1.reset_n
slave_reset_n => NiosII_clock_1_edge_to_pulse:read_done_edge_to_pulse.reset_n
slave_reset_n => NiosII_clock_1_edge_to_pulse:write_done_edge_to_pulse.reset_n
slave_reset_n => NiosII_clock_1_slave_FSM:slave_FSM.slave_reset_n
slave_reset_n => NiosII_clock_1_bit_pipe:endofpacket_bit_pipe.reset_clk1_n
slave_reset_n => slave_readdata[0]~reg0.ACLR
slave_reset_n => slave_readdata[1]~reg0.ACLR
slave_reset_n => slave_readdata[2]~reg0.ACLR
slave_reset_n => slave_readdata[3]~reg0.ACLR
slave_reset_n => slave_readdata[4]~reg0.ACLR
slave_reset_n => slave_readdata[5]~reg0.ACLR
slave_reset_n => slave_readdata[6]~reg0.ACLR
slave_reset_n => slave_readdata[7]~reg0.ACLR
slave_reset_n => slave_readdata[8]~reg0.ACLR
slave_reset_n => slave_readdata[9]~reg0.ACLR
slave_reset_n => slave_readdata[10]~reg0.ACLR
slave_reset_n => slave_readdata[11]~reg0.ACLR
slave_reset_n => slave_readdata[12]~reg0.ACLR
slave_reset_n => slave_readdata[13]~reg0.ACLR
slave_reset_n => slave_readdata[14]~reg0.ACLR
slave_reset_n => slave_readdata[15]~reg0.ACLR
slave_reset_n => slave_writedata_d1[0].ACLR
slave_reset_n => slave_writedata_d1[1].ACLR
slave_reset_n => slave_writedata_d1[2].ACLR
slave_reset_n => slave_writedata_d1[3].ACLR
slave_reset_n => slave_writedata_d1[4].ACLR
slave_reset_n => slave_writedata_d1[5].ACLR
slave_reset_n => slave_writedata_d1[6].ACLR
slave_reset_n => slave_writedata_d1[7].ACLR
slave_reset_n => slave_writedata_d1[8].ACLR
slave_reset_n => slave_writedata_d1[9].ACLR
slave_reset_n => slave_writedata_d1[10].ACLR
slave_reset_n => slave_writedata_d1[11].ACLR
slave_reset_n => slave_writedata_d1[12].ACLR
slave_reset_n => slave_writedata_d1[13].ACLR
slave_reset_n => slave_writedata_d1[14].ACLR
slave_reset_n => slave_writedata_d1[15].ACLR
slave_reset_n => slave_address_d1[0].ACLR
slave_reset_n => slave_address_d1[1].ACLR
slave_reset_n => slave_address_d1[2].ACLR
slave_reset_n => slave_address_d1[3].ACLR
slave_reset_n => slave_address_d1[4].ACLR
slave_reset_n => slave_address_d1[5].ACLR
slave_reset_n => slave_address_d1[6].ACLR
slave_reset_n => slave_address_d1[7].ACLR
slave_reset_n => slave_address_d1[8].ACLR
slave_reset_n => slave_address_d1[9].ACLR
slave_reset_n => slave_address_d1[10].ACLR
slave_reset_n => slave_address_d1[11].ACLR
slave_reset_n => slave_address_d1[12].ACLR
slave_reset_n => slave_address_d1[13].ACLR
slave_reset_n => slave_address_d1[14].ACLR
slave_reset_n => slave_address_d1[15].ACLR
slave_reset_n => slave_address_d1[16].ACLR
slave_reset_n => slave_address_d1[17].ACLR
slave_reset_n => slave_address_d1[18].ACLR
slave_reset_n => slave_address_d1[19].ACLR
slave_reset_n => slave_address_d1[20].ACLR
slave_reset_n => slave_address_d1[21].ACLR
slave_reset_n => slave_address_d1[22].ACLR
slave_reset_n => slave_address_d1[23].ACLR
slave_reset_n => slave_address_d1[24].ACLR
slave_reset_n => slave_nativeaddress_d1[0].ACLR
slave_reset_n => slave_nativeaddress_d1[1].ACLR
slave_reset_n => slave_nativeaddress_d1[2].ACLR
slave_reset_n => slave_nativeaddress_d1[3].ACLR
slave_reset_n => slave_nativeaddress_d1[4].ACLR
slave_reset_n => slave_nativeaddress_d1[5].ACLR
slave_reset_n => slave_nativeaddress_d1[6].ACLR
slave_reset_n => slave_nativeaddress_d1[7].ACLR
slave_reset_n => slave_nativeaddress_d1[8].ACLR
slave_reset_n => slave_nativeaddress_d1[9].ACLR
slave_reset_n => slave_nativeaddress_d1[10].ACLR
slave_reset_n => slave_nativeaddress_d1[11].ACLR
slave_reset_n => slave_nativeaddress_d1[12].ACLR
slave_reset_n => slave_nativeaddress_d1[13].ACLR
slave_reset_n => slave_nativeaddress_d1[14].ACLR
slave_reset_n => slave_nativeaddress_d1[15].ACLR
slave_reset_n => slave_nativeaddress_d1[16].ACLR
slave_reset_n => slave_nativeaddress_d1[17].ACLR
slave_reset_n => slave_nativeaddress_d1[18].ACLR
slave_reset_n => slave_nativeaddress_d1[19].ACLR
slave_reset_n => slave_nativeaddress_d1[20].ACLR
slave_reset_n => slave_nativeaddress_d1[21].ACLR
slave_reset_n => slave_nativeaddress_d1[22].ACLR
slave_reset_n => slave_nativeaddress_d1[23].ACLR
slave_reset_n => slave_byteenable_d1[0].ACLR
slave_reset_n => slave_byteenable_d1[1].ACLR
slave_write => NiosII_clock_1_slave_FSM:slave_FSM.slave_write
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN


|Quad|NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Quad|NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Quad|NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|NiosII_clock_1_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|Quad|NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|NiosII_clock_1_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|Quad|NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|NiosII_clock_1_slave_FSM:slave_FSM
master_read_done_token => Mux2.IN6
master_read_done_token => Mux3.IN6
master_read_done_token => Mux1.IN6
master_write_done_token => Mux2.IN7
master_write_done_token => Mux3.IN7
master_write_done_token => Mux0.IN7
slave_clk => slave_state[0].CLK
slave_clk => slave_state[1].CLK
slave_clk => slave_state[2].CLK
slave_clk => internal_slave_write_request.CLK
slave_clk => internal_slave_read_request.CLK
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Mux1.IN7
slave_reset_n => internal_slave_read_request.ACLR
slave_reset_n => internal_slave_write_request.ACLR
slave_reset_n => slave_state[0].PRESET
slave_reset_n => slave_state[1].ACLR
slave_reset_n => slave_state[2].ACLR
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA


|Quad|NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Quad|NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Quad|NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|NiosII_clock_1_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|Quad|NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|NiosII_clock_1_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|Quad|NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|NiosII_clock_1_master_FSM:master_FSM
master_clk => master_state[0].CLK
master_clk => master_state[1].CLK
master_clk => master_state[2].CLK
master_clk => internal_master_write1.CLK
master_clk => internal_master_read1.CLK
master_clk => internal_master_write_done.CLK
master_clk => internal_master_read_done.CLK
master_reset_n => internal_master_read1.ACLR
master_reset_n => internal_master_read_done.ACLR
master_reset_n => internal_master_write1.ACLR
master_reset_n => internal_master_write_done.ACLR
master_reset_n => master_state[0].PRESET
master_reset_n => master_state[1].ACLR
master_reset_n => master_state[2].ACLR
master_waitrequest => Mux0.IN7
master_waitrequest => Mux1.IN6
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => Mux2.IN6
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Mux2.IN7
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Mux1.IN7
slave_read_request_token => Mux3.IN7
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA


|Quad|NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|NiosII_clock_1_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR


|Quad|NiosII:inst|NiosII_clock_2_in_arbitrator:the_NiosII_clock_2_in
NiosII_clock_2_in_endofpacket => NiosII_clock_2_in_endofpacket_from_sa.DATAIN
NiosII_clock_2_in_readdata[0] => NiosII_clock_2_in_readdata_from_sa[0].DATAIN
NiosII_clock_2_in_readdata[1] => NiosII_clock_2_in_readdata_from_sa[1].DATAIN
NiosII_clock_2_in_readdata[2] => NiosII_clock_2_in_readdata_from_sa[2].DATAIN
NiosII_clock_2_in_readdata[3] => NiosII_clock_2_in_readdata_from_sa[3].DATAIN
NiosII_clock_2_in_readdata[4] => NiosII_clock_2_in_readdata_from_sa[4].DATAIN
NiosII_clock_2_in_readdata[5] => NiosII_clock_2_in_readdata_from_sa[5].DATAIN
NiosII_clock_2_in_readdata[6] => NiosII_clock_2_in_readdata_from_sa[6].DATAIN
NiosII_clock_2_in_readdata[7] => NiosII_clock_2_in_readdata_from_sa[7].DATAIN
NiosII_clock_2_in_readdata[8] => NiosII_clock_2_in_readdata_from_sa[8].DATAIN
NiosII_clock_2_in_readdata[9] => NiosII_clock_2_in_readdata_from_sa[9].DATAIN
NiosII_clock_2_in_readdata[10] => NiosII_clock_2_in_readdata_from_sa[10].DATAIN
NiosII_clock_2_in_readdata[11] => NiosII_clock_2_in_readdata_from_sa[11].DATAIN
NiosII_clock_2_in_readdata[12] => NiosII_clock_2_in_readdata_from_sa[12].DATAIN
NiosII_clock_2_in_readdata[13] => NiosII_clock_2_in_readdata_from_sa[13].DATAIN
NiosII_clock_2_in_readdata[14] => NiosII_clock_2_in_readdata_from_sa[14].DATAIN
NiosII_clock_2_in_readdata[15] => NiosII_clock_2_in_readdata_from_sa[15].DATAIN
NiosII_clock_2_in_readdata[16] => NiosII_clock_2_in_readdata_from_sa[16].DATAIN
NiosII_clock_2_in_readdata[17] => NiosII_clock_2_in_readdata_from_sa[17].DATAIN
NiosII_clock_2_in_readdata[18] => NiosII_clock_2_in_readdata_from_sa[18].DATAIN
NiosII_clock_2_in_readdata[19] => NiosII_clock_2_in_readdata_from_sa[19].DATAIN
NiosII_clock_2_in_readdata[20] => NiosII_clock_2_in_readdata_from_sa[20].DATAIN
NiosII_clock_2_in_readdata[21] => NiosII_clock_2_in_readdata_from_sa[21].DATAIN
NiosII_clock_2_in_readdata[22] => NiosII_clock_2_in_readdata_from_sa[22].DATAIN
NiosII_clock_2_in_readdata[23] => NiosII_clock_2_in_readdata_from_sa[23].DATAIN
NiosII_clock_2_in_readdata[24] => NiosII_clock_2_in_readdata_from_sa[24].DATAIN
NiosII_clock_2_in_readdata[25] => NiosII_clock_2_in_readdata_from_sa[25].DATAIN
NiosII_clock_2_in_readdata[26] => NiosII_clock_2_in_readdata_from_sa[26].DATAIN
NiosII_clock_2_in_readdata[27] => NiosII_clock_2_in_readdata_from_sa[27].DATAIN
NiosII_clock_2_in_readdata[28] => NiosII_clock_2_in_readdata_from_sa[28].DATAIN
NiosII_clock_2_in_readdata[29] => NiosII_clock_2_in_readdata_from_sa[29].DATAIN
NiosII_clock_2_in_readdata[30] => NiosII_clock_2_in_readdata_from_sa[30].DATAIN
NiosII_clock_2_in_readdata[31] => NiosII_clock_2_in_readdata_from_sa[31].DATAIN
NiosII_clock_2_in_waitrequest => NiosII_clock_2_in_waits_for_read.IN1
NiosII_clock_2_in_waitrequest => NiosII_clock_2_in_waits_for_write.IN1
NiosII_clock_2_in_waitrequest => NiosII_clock_2_in_waitrequest_from_sa.DATAIN
clk => d1_NiosII_clock_2_in_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => NiosII_clock_2_in_address[0].DATAIN
cpu_data_master_address_to_slave[1] => NiosII_clock_2_in_address[1].DATAIN
cpu_data_master_address_to_slave[2] => NiosII_clock_2_in_nativeaddress[0].DATAIN
cpu_data_master_address_to_slave[2] => NiosII_clock_2_in_address[2].DATAIN
cpu_data_master_address_to_slave[3] => NiosII_clock_2_in_nativeaddress[1].DATAIN
cpu_data_master_address_to_slave[3] => NiosII_clock_2_in_address[3].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN53
cpu_data_master_address_to_slave[5] => Equal0.IN52
cpu_data_master_address_to_slave[6] => Equal0.IN51
cpu_data_master_address_to_slave[7] => Equal0.IN50
cpu_data_master_address_to_slave[8] => Equal0.IN49
cpu_data_master_address_to_slave[9] => Equal0.IN48
cpu_data_master_address_to_slave[10] => Equal0.IN47
cpu_data_master_address_to_slave[11] => Equal0.IN46
cpu_data_master_address_to_slave[12] => Equal0.IN45
cpu_data_master_address_to_slave[13] => Equal0.IN44
cpu_data_master_address_to_slave[14] => Equal0.IN43
cpu_data_master_address_to_slave[15] => Equal0.IN42
cpu_data_master_address_to_slave[16] => Equal0.IN41
cpu_data_master_address_to_slave[17] => Equal0.IN40
cpu_data_master_address_to_slave[18] => Equal0.IN39
cpu_data_master_address_to_slave[19] => Equal0.IN38
cpu_data_master_address_to_slave[20] => Equal0.IN37
cpu_data_master_address_to_slave[21] => Equal0.IN36
cpu_data_master_address_to_slave[22] => Equal0.IN35
cpu_data_master_address_to_slave[23] => Equal0.IN34
cpu_data_master_address_to_slave[24] => Equal0.IN33
cpu_data_master_address_to_slave[25] => Equal0.IN32
cpu_data_master_address_to_slave[26] => Equal0.IN31
cpu_data_master_byteenable[0] => A_WE_StdLogicVector.DATAB
cpu_data_master_byteenable[1] => A_WE_StdLogicVector.DATAB
cpu_data_master_byteenable[2] => A_WE_StdLogicVector.DATAB
cpu_data_master_byteenable[3] => A_WE_StdLogicVector.DATAB
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_NiosII_clock_2_in.IN0
cpu_data_master_read => internal_cpu_data_master_requests_NiosII_clock_2_in.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_NiosII_clock_2_in.IN1
cpu_data_master_read => NiosII_clock_2_in_read.IN1
cpu_data_master_read => NiosII_clock_2_in_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_NiosII_clock_2_in.IN1
cpu_data_master_write => NiosII_clock_2_in_write.IN1
cpu_data_master_write => NiosII_clock_2_in_in_a_write_cycle.IN1
cpu_data_master_writedata[0] => NiosII_clock_2_in_writedata[0].DATAIN
cpu_data_master_writedata[1] => NiosII_clock_2_in_writedata[1].DATAIN
cpu_data_master_writedata[2] => NiosII_clock_2_in_writedata[2].DATAIN
cpu_data_master_writedata[3] => NiosII_clock_2_in_writedata[3].DATAIN
cpu_data_master_writedata[4] => NiosII_clock_2_in_writedata[4].DATAIN
cpu_data_master_writedata[5] => NiosII_clock_2_in_writedata[5].DATAIN
cpu_data_master_writedata[6] => NiosII_clock_2_in_writedata[6].DATAIN
cpu_data_master_writedata[7] => NiosII_clock_2_in_writedata[7].DATAIN
cpu_data_master_writedata[8] => NiosII_clock_2_in_writedata[8].DATAIN
cpu_data_master_writedata[9] => NiosII_clock_2_in_writedata[9].DATAIN
cpu_data_master_writedata[10] => NiosII_clock_2_in_writedata[10].DATAIN
cpu_data_master_writedata[11] => NiosII_clock_2_in_writedata[11].DATAIN
cpu_data_master_writedata[12] => NiosII_clock_2_in_writedata[12].DATAIN
cpu_data_master_writedata[13] => NiosII_clock_2_in_writedata[13].DATAIN
cpu_data_master_writedata[14] => NiosII_clock_2_in_writedata[14].DATAIN
cpu_data_master_writedata[15] => NiosII_clock_2_in_writedata[15].DATAIN
cpu_data_master_writedata[16] => NiosII_clock_2_in_writedata[16].DATAIN
cpu_data_master_writedata[17] => NiosII_clock_2_in_writedata[17].DATAIN
cpu_data_master_writedata[18] => NiosII_clock_2_in_writedata[18].DATAIN
cpu_data_master_writedata[19] => NiosII_clock_2_in_writedata[19].DATAIN
cpu_data_master_writedata[20] => NiosII_clock_2_in_writedata[20].DATAIN
cpu_data_master_writedata[21] => NiosII_clock_2_in_writedata[21].DATAIN
cpu_data_master_writedata[22] => NiosII_clock_2_in_writedata[22].DATAIN
cpu_data_master_writedata[23] => NiosII_clock_2_in_writedata[23].DATAIN
cpu_data_master_writedata[24] => NiosII_clock_2_in_writedata[24].DATAIN
cpu_data_master_writedata[25] => NiosII_clock_2_in_writedata[25].DATAIN
cpu_data_master_writedata[26] => NiosII_clock_2_in_writedata[26].DATAIN
cpu_data_master_writedata[27] => NiosII_clock_2_in_writedata[27].DATAIN
cpu_data_master_writedata[28] => NiosII_clock_2_in_writedata[28].DATAIN
cpu_data_master_writedata[29] => NiosII_clock_2_in_writedata[29].DATAIN
cpu_data_master_writedata[30] => NiosII_clock_2_in_writedata[30].DATAIN
cpu_data_master_writedata[31] => NiosII_clock_2_in_writedata[31].DATAIN
reset_n => NiosII_clock_2_in_reset_n.DATAIN
reset_n => d1_NiosII_clock_2_in_end_xfer~reg0.PRESET


|Quad|NiosII:inst|NiosII_clock_2_out_arbitrator:the_NiosII_clock_2_out
NiosII_clock_2_out_address[0] => NiosII_clock_2_out_address_to_slave[0].DATAIN
NiosII_clock_2_out_address[1] => NiosII_clock_2_out_address_to_slave[1].DATAIN
NiosII_clock_2_out_address[2] => NiosII_clock_2_out_address_to_slave[2].DATAIN
NiosII_clock_2_out_address[3] => NiosII_clock_2_out_address_to_slave[3].DATAIN
NiosII_clock_2_out_byteenable[0] => ~NO_FANOUT~
NiosII_clock_2_out_byteenable[1] => ~NO_FANOUT~
NiosII_clock_2_out_byteenable[2] => ~NO_FANOUT~
NiosII_clock_2_out_byteenable[3] => ~NO_FANOUT~
NiosII_clock_2_out_granted_pll_pll_slave => ~NO_FANOUT~
NiosII_clock_2_out_qualified_request_pll_pll_slave => r_5.IN1
NiosII_clock_2_out_read => r_5.IN0
NiosII_clock_2_out_read_data_valid_pll_pll_slave => ~NO_FANOUT~
NiosII_clock_2_out_requests_pll_pll_slave => ~NO_FANOUT~
NiosII_clock_2_out_write => r_5.IN1
NiosII_clock_2_out_writedata[0] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[1] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[2] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[3] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[4] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[5] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[6] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[7] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[8] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[9] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[10] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[11] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[12] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[13] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[14] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[15] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[16] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[17] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[18] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[19] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[20] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[21] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[22] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[23] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[24] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[25] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[26] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[27] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[28] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[29] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[30] => ~NO_FANOUT~
NiosII_clock_2_out_writedata[31] => ~NO_FANOUT~
clk => ~NO_FANOUT~
d1_pll_pll_slave_end_xfer => ~NO_FANOUT~
pll_pll_slave_readdata_from_sa[0] => NiosII_clock_2_out_readdata[0].DATAIN
pll_pll_slave_readdata_from_sa[1] => NiosII_clock_2_out_readdata[1].DATAIN
pll_pll_slave_readdata_from_sa[2] => NiosII_clock_2_out_readdata[2].DATAIN
pll_pll_slave_readdata_from_sa[3] => NiosII_clock_2_out_readdata[3].DATAIN
pll_pll_slave_readdata_from_sa[4] => NiosII_clock_2_out_readdata[4].DATAIN
pll_pll_slave_readdata_from_sa[5] => NiosII_clock_2_out_readdata[5].DATAIN
pll_pll_slave_readdata_from_sa[6] => NiosII_clock_2_out_readdata[6].DATAIN
pll_pll_slave_readdata_from_sa[7] => NiosII_clock_2_out_readdata[7].DATAIN
pll_pll_slave_readdata_from_sa[8] => NiosII_clock_2_out_readdata[8].DATAIN
pll_pll_slave_readdata_from_sa[9] => NiosII_clock_2_out_readdata[9].DATAIN
pll_pll_slave_readdata_from_sa[10] => NiosII_clock_2_out_readdata[10].DATAIN
pll_pll_slave_readdata_from_sa[11] => NiosII_clock_2_out_readdata[11].DATAIN
pll_pll_slave_readdata_from_sa[12] => NiosII_clock_2_out_readdata[12].DATAIN
pll_pll_slave_readdata_from_sa[13] => NiosII_clock_2_out_readdata[13].DATAIN
pll_pll_slave_readdata_from_sa[14] => NiosII_clock_2_out_readdata[14].DATAIN
pll_pll_slave_readdata_from_sa[15] => NiosII_clock_2_out_readdata[15].DATAIN
pll_pll_slave_readdata_from_sa[16] => NiosII_clock_2_out_readdata[16].DATAIN
pll_pll_slave_readdata_from_sa[17] => NiosII_clock_2_out_readdata[17].DATAIN
pll_pll_slave_readdata_from_sa[18] => NiosII_clock_2_out_readdata[18].DATAIN
pll_pll_slave_readdata_from_sa[19] => NiosII_clock_2_out_readdata[19].DATAIN
pll_pll_slave_readdata_from_sa[20] => NiosII_clock_2_out_readdata[20].DATAIN
pll_pll_slave_readdata_from_sa[21] => NiosII_clock_2_out_readdata[21].DATAIN
pll_pll_slave_readdata_from_sa[22] => NiosII_clock_2_out_readdata[22].DATAIN
pll_pll_slave_readdata_from_sa[23] => NiosII_clock_2_out_readdata[23].DATAIN
pll_pll_slave_readdata_from_sa[24] => NiosII_clock_2_out_readdata[24].DATAIN
pll_pll_slave_readdata_from_sa[25] => NiosII_clock_2_out_readdata[25].DATAIN
pll_pll_slave_readdata_from_sa[26] => NiosII_clock_2_out_readdata[26].DATAIN
pll_pll_slave_readdata_from_sa[27] => NiosII_clock_2_out_readdata[27].DATAIN
pll_pll_slave_readdata_from_sa[28] => NiosII_clock_2_out_readdata[28].DATAIN
pll_pll_slave_readdata_from_sa[29] => NiosII_clock_2_out_readdata[29].DATAIN
pll_pll_slave_readdata_from_sa[30] => NiosII_clock_2_out_readdata[30].DATAIN
pll_pll_slave_readdata_from_sa[31] => NiosII_clock_2_out_readdata[31].DATAIN
reset_n => NiosII_clock_2_out_reset_n.DATAIN


|Quad|NiosII:inst|NiosII_clock_2:the_NiosII_clock_2
master_clk => altera_std_synchronizer:the_altera_std_synchronizer2.clk
master_clk => master_byteenable[0]~reg0.CLK
master_clk => master_byteenable[1]~reg0.CLK
master_clk => master_byteenable[2]~reg0.CLK
master_clk => master_byteenable[3]~reg0.CLK
master_clk => master_nativeaddress[0]~reg0.CLK
master_clk => master_nativeaddress[1]~reg0.CLK
master_clk => master_address[0]~reg0.CLK
master_clk => master_address[1]~reg0.CLK
master_clk => master_address[2]~reg0.CLK
master_clk => master_address[3]~reg0.CLK
master_clk => master_writedata[0]~reg0.CLK
master_clk => master_writedata[1]~reg0.CLK
master_clk => master_writedata[2]~reg0.CLK
master_clk => master_writedata[3]~reg0.CLK
master_clk => master_writedata[4]~reg0.CLK
master_clk => master_writedata[5]~reg0.CLK
master_clk => master_writedata[6]~reg0.CLK
master_clk => master_writedata[7]~reg0.CLK
master_clk => master_writedata[8]~reg0.CLK
master_clk => master_writedata[9]~reg0.CLK
master_clk => master_writedata[10]~reg0.CLK
master_clk => master_writedata[11]~reg0.CLK
master_clk => master_writedata[12]~reg0.CLK
master_clk => master_writedata[13]~reg0.CLK
master_clk => master_writedata[14]~reg0.CLK
master_clk => master_writedata[15]~reg0.CLK
master_clk => master_writedata[16]~reg0.CLK
master_clk => master_writedata[17]~reg0.CLK
master_clk => master_writedata[18]~reg0.CLK
master_clk => master_writedata[19]~reg0.CLK
master_clk => master_writedata[20]~reg0.CLK
master_clk => master_writedata[21]~reg0.CLK
master_clk => master_writedata[22]~reg0.CLK
master_clk => master_writedata[23]~reg0.CLK
master_clk => master_writedata[24]~reg0.CLK
master_clk => master_writedata[25]~reg0.CLK
master_clk => master_writedata[26]~reg0.CLK
master_clk => master_writedata[27]~reg0.CLK
master_clk => master_writedata[28]~reg0.CLK
master_clk => master_writedata[29]~reg0.CLK
master_clk => master_writedata[30]~reg0.CLK
master_clk => master_writedata[31]~reg0.CLK
master_clk => slave_readdata_p1[0].CLK
master_clk => slave_readdata_p1[1].CLK
master_clk => slave_readdata_p1[2].CLK
master_clk => slave_readdata_p1[3].CLK
master_clk => slave_readdata_p1[4].CLK
master_clk => slave_readdata_p1[5].CLK
master_clk => slave_readdata_p1[6].CLK
master_clk => slave_readdata_p1[7].CLK
master_clk => slave_readdata_p1[8].CLK
master_clk => slave_readdata_p1[9].CLK
master_clk => slave_readdata_p1[10].CLK
master_clk => slave_readdata_p1[11].CLK
master_clk => slave_readdata_p1[12].CLK
master_clk => slave_readdata_p1[13].CLK
master_clk => slave_readdata_p1[14].CLK
master_clk => slave_readdata_p1[15].CLK
master_clk => slave_readdata_p1[16].CLK
master_clk => slave_readdata_p1[17].CLK
master_clk => slave_readdata_p1[18].CLK
master_clk => slave_readdata_p1[19].CLK
master_clk => slave_readdata_p1[20].CLK
master_clk => slave_readdata_p1[21].CLK
master_clk => slave_readdata_p1[22].CLK
master_clk => slave_readdata_p1[23].CLK
master_clk => slave_readdata_p1[24].CLK
master_clk => slave_readdata_p1[25].CLK
master_clk => slave_readdata_p1[26].CLK
master_clk => slave_readdata_p1[27].CLK
master_clk => slave_readdata_p1[28].CLK
master_clk => slave_readdata_p1[29].CLK
master_clk => slave_readdata_p1[30].CLK
master_clk => slave_readdata_p1[31].CLK
master_clk => altera_std_synchronizer:the_altera_std_synchronizer3.clk
master_clk => NiosII_clock_2_edge_to_pulse:read_request_edge_to_pulse.clock
master_clk => NiosII_clock_2_edge_to_pulse:write_request_edge_to_pulse.clock
master_clk => NiosII_clock_2_master_FSM:master_FSM.master_clk
master_clk => NiosII_clock_2_bit_pipe:endofpacket_bit_pipe.clk2
master_endofpacket => NiosII_clock_2_bit_pipe:endofpacket_bit_pipe.data_in
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_readdata[16] => slave_readdata_p1[16].DATAIN
master_readdata[17] => slave_readdata_p1[17].DATAIN
master_readdata[18] => slave_readdata_p1[18].DATAIN
master_readdata[19] => slave_readdata_p1[19].DATAIN
master_readdata[20] => slave_readdata_p1[20].DATAIN
master_readdata[21] => slave_readdata_p1[21].DATAIN
master_readdata[22] => slave_readdata_p1[22].DATAIN
master_readdata[23] => slave_readdata_p1[23].DATAIN
master_readdata[24] => slave_readdata_p1[24].DATAIN
master_readdata[25] => slave_readdata_p1[25].DATAIN
master_readdata[26] => slave_readdata_p1[26].DATAIN
master_readdata[27] => slave_readdata_p1[27].DATAIN
master_readdata[28] => slave_readdata_p1[28].DATAIN
master_readdata[29] => slave_readdata_p1[29].DATAIN
master_readdata[30] => slave_readdata_p1[30].DATAIN
master_readdata[31] => slave_readdata_p1[31].DATAIN
master_reset_n => altera_std_synchronizer:the_altera_std_synchronizer2.reset_n
master_reset_n => altera_std_synchronizer:the_altera_std_synchronizer3.reset_n
master_reset_n => NiosII_clock_2_edge_to_pulse:read_request_edge_to_pulse.reset_n
master_reset_n => NiosII_clock_2_edge_to_pulse:write_request_edge_to_pulse.reset_n
master_reset_n => NiosII_clock_2_master_FSM:master_FSM.master_reset_n
master_reset_n => NiosII_clock_2_bit_pipe:endofpacket_bit_pipe.reset_clk2_n
master_reset_n => master_writedata[0]~reg0.ACLR
master_reset_n => master_writedata[1]~reg0.ACLR
master_reset_n => master_writedata[2]~reg0.ACLR
master_reset_n => master_writedata[3]~reg0.ACLR
master_reset_n => master_writedata[4]~reg0.ACLR
master_reset_n => master_writedata[5]~reg0.ACLR
master_reset_n => master_writedata[6]~reg0.ACLR
master_reset_n => master_writedata[7]~reg0.ACLR
master_reset_n => master_writedata[8]~reg0.ACLR
master_reset_n => master_writedata[9]~reg0.ACLR
master_reset_n => master_writedata[10]~reg0.ACLR
master_reset_n => master_writedata[11]~reg0.ACLR
master_reset_n => master_writedata[12]~reg0.ACLR
master_reset_n => master_writedata[13]~reg0.ACLR
master_reset_n => master_writedata[14]~reg0.ACLR
master_reset_n => master_writedata[15]~reg0.ACLR
master_reset_n => master_writedata[16]~reg0.ACLR
master_reset_n => master_writedata[17]~reg0.ACLR
master_reset_n => master_writedata[18]~reg0.ACLR
master_reset_n => master_writedata[19]~reg0.ACLR
master_reset_n => master_writedata[20]~reg0.ACLR
master_reset_n => master_writedata[21]~reg0.ACLR
master_reset_n => master_writedata[22]~reg0.ACLR
master_reset_n => master_writedata[23]~reg0.ACLR
master_reset_n => master_writedata[24]~reg0.ACLR
master_reset_n => master_writedata[25]~reg0.ACLR
master_reset_n => master_writedata[26]~reg0.ACLR
master_reset_n => master_writedata[27]~reg0.ACLR
master_reset_n => master_writedata[28]~reg0.ACLR
master_reset_n => master_writedata[29]~reg0.ACLR
master_reset_n => master_writedata[30]~reg0.ACLR
master_reset_n => master_writedata[31]~reg0.ACLR
master_reset_n => master_address[0]~reg0.ACLR
master_reset_n => master_address[1]~reg0.ACLR
master_reset_n => master_address[2]~reg0.ACLR
master_reset_n => master_address[3]~reg0.ACLR
master_reset_n => master_byteenable[0]~reg0.ACLR
master_reset_n => master_byteenable[1]~reg0.ACLR
master_reset_n => master_byteenable[2]~reg0.ACLR
master_reset_n => master_byteenable[3]~reg0.ACLR
master_reset_n => master_nativeaddress[0]~reg0.ACLR
master_reset_n => master_nativeaddress[1]~reg0.ACLR
master_reset_n => slave_readdata_p1[0].ACLR
master_reset_n => slave_readdata_p1[1].ACLR
master_reset_n => slave_readdata_p1[2].ACLR
master_reset_n => slave_readdata_p1[3].ACLR
master_reset_n => slave_readdata_p1[4].ACLR
master_reset_n => slave_readdata_p1[5].ACLR
master_reset_n => slave_readdata_p1[6].ACLR
master_reset_n => slave_readdata_p1[7].ACLR
master_reset_n => slave_readdata_p1[8].ACLR
master_reset_n => slave_readdata_p1[9].ACLR
master_reset_n => slave_readdata_p1[10].ACLR
master_reset_n => slave_readdata_p1[11].ACLR
master_reset_n => slave_readdata_p1[12].ACLR
master_reset_n => slave_readdata_p1[13].ACLR
master_reset_n => slave_readdata_p1[14].ACLR
master_reset_n => slave_readdata_p1[15].ACLR
master_reset_n => slave_readdata_p1[16].ACLR
master_reset_n => slave_readdata_p1[17].ACLR
master_reset_n => slave_readdata_p1[18].ACLR
master_reset_n => slave_readdata_p1[19].ACLR
master_reset_n => slave_readdata_p1[20].ACLR
master_reset_n => slave_readdata_p1[21].ACLR
master_reset_n => slave_readdata_p1[22].ACLR
master_reset_n => slave_readdata_p1[23].ACLR
master_reset_n => slave_readdata_p1[24].ACLR
master_reset_n => slave_readdata_p1[25].ACLR
master_reset_n => slave_readdata_p1[26].ACLR
master_reset_n => slave_readdata_p1[27].ACLR
master_reset_n => slave_readdata_p1[28].ACLR
master_reset_n => slave_readdata_p1[29].ACLR
master_reset_n => slave_readdata_p1[30].ACLR
master_reset_n => slave_readdata_p1[31].ACLR
master_waitrequest => NiosII_clock_2_master_FSM:master_FSM.master_waitrequest
master_waitrequest => process_0.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_byteenable[2] => slave_byteenable_d1[2].DATAIN
slave_byteenable[3] => slave_byteenable_d1[3].DATAIN
slave_clk => altera_std_synchronizer:the_altera_std_synchronizer.clk
slave_clk => slave_byteenable_d1[0].CLK
slave_clk => slave_byteenable_d1[1].CLK
slave_clk => slave_byteenable_d1[2].CLK
slave_clk => slave_byteenable_d1[3].CLK
slave_clk => slave_nativeaddress_d1[0].CLK
slave_clk => slave_nativeaddress_d1[1].CLK
slave_clk => slave_address_d1[0].CLK
slave_clk => slave_address_d1[1].CLK
slave_clk => slave_address_d1[2].CLK
slave_clk => slave_address_d1[3].CLK
slave_clk => slave_writedata_d1[0].CLK
slave_clk => slave_writedata_d1[1].CLK
slave_clk => slave_writedata_d1[2].CLK
slave_clk => slave_writedata_d1[3].CLK
slave_clk => slave_writedata_d1[4].CLK
slave_clk => slave_writedata_d1[5].CLK
slave_clk => slave_writedata_d1[6].CLK
slave_clk => slave_writedata_d1[7].CLK
slave_clk => slave_writedata_d1[8].CLK
slave_clk => slave_writedata_d1[9].CLK
slave_clk => slave_writedata_d1[10].CLK
slave_clk => slave_writedata_d1[11].CLK
slave_clk => slave_writedata_d1[12].CLK
slave_clk => slave_writedata_d1[13].CLK
slave_clk => slave_writedata_d1[14].CLK
slave_clk => slave_writedata_d1[15].CLK
slave_clk => slave_writedata_d1[16].CLK
slave_clk => slave_writedata_d1[17].CLK
slave_clk => slave_writedata_d1[18].CLK
slave_clk => slave_writedata_d1[19].CLK
slave_clk => slave_writedata_d1[20].CLK
slave_clk => slave_writedata_d1[21].CLK
slave_clk => slave_writedata_d1[22].CLK
slave_clk => slave_writedata_d1[23].CLK
slave_clk => slave_writedata_d1[24].CLK
slave_clk => slave_writedata_d1[25].CLK
slave_clk => slave_writedata_d1[26].CLK
slave_clk => slave_writedata_d1[27].CLK
slave_clk => slave_writedata_d1[28].CLK
slave_clk => slave_writedata_d1[29].CLK
slave_clk => slave_writedata_d1[30].CLK
slave_clk => slave_writedata_d1[31].CLK
slave_clk => slave_readdata[0]~reg0.CLK
slave_clk => slave_readdata[1]~reg0.CLK
slave_clk => slave_readdata[2]~reg0.CLK
slave_clk => slave_readdata[3]~reg0.CLK
slave_clk => slave_readdata[4]~reg0.CLK
slave_clk => slave_readdata[5]~reg0.CLK
slave_clk => slave_readdata[6]~reg0.CLK
slave_clk => slave_readdata[7]~reg0.CLK
slave_clk => slave_readdata[8]~reg0.CLK
slave_clk => slave_readdata[9]~reg0.CLK
slave_clk => slave_readdata[10]~reg0.CLK
slave_clk => slave_readdata[11]~reg0.CLK
slave_clk => slave_readdata[12]~reg0.CLK
slave_clk => slave_readdata[13]~reg0.CLK
slave_clk => slave_readdata[14]~reg0.CLK
slave_clk => slave_readdata[15]~reg0.CLK
slave_clk => slave_readdata[16]~reg0.CLK
slave_clk => slave_readdata[17]~reg0.CLK
slave_clk => slave_readdata[18]~reg0.CLK
slave_clk => slave_readdata[19]~reg0.CLK
slave_clk => slave_readdata[20]~reg0.CLK
slave_clk => slave_readdata[21]~reg0.CLK
slave_clk => slave_readdata[22]~reg0.CLK
slave_clk => slave_readdata[23]~reg0.CLK
slave_clk => slave_readdata[24]~reg0.CLK
slave_clk => slave_readdata[25]~reg0.CLK
slave_clk => slave_readdata[26]~reg0.CLK
slave_clk => slave_readdata[27]~reg0.CLK
slave_clk => slave_readdata[28]~reg0.CLK
slave_clk => slave_readdata[29]~reg0.CLK
slave_clk => slave_readdata[30]~reg0.CLK
slave_clk => slave_readdata[31]~reg0.CLK
slave_clk => altera_std_synchronizer:the_altera_std_synchronizer1.clk
slave_clk => NiosII_clock_2_edge_to_pulse:read_done_edge_to_pulse.clock
slave_clk => NiosII_clock_2_edge_to_pulse:write_done_edge_to_pulse.clock
slave_clk => NiosII_clock_2_slave_FSM:slave_FSM.slave_clk
slave_clk => NiosII_clock_2_bit_pipe:endofpacket_bit_pipe.clk1
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_read => NiosII_clock_2_slave_FSM:slave_FSM.slave_read
slave_reset_n => altera_std_synchronizer:the_altera_std_synchronizer.reset_n
slave_reset_n => altera_std_synchronizer:the_altera_std_synchronizer1.reset_n
slave_reset_n => NiosII_clock_2_edge_to_pulse:read_done_edge_to_pulse.reset_n
slave_reset_n => NiosII_clock_2_edge_to_pulse:write_done_edge_to_pulse.reset_n
slave_reset_n => NiosII_clock_2_slave_FSM:slave_FSM.slave_reset_n
slave_reset_n => NiosII_clock_2_bit_pipe:endofpacket_bit_pipe.reset_clk1_n
slave_reset_n => slave_readdata[0]~reg0.ACLR
slave_reset_n => slave_readdata[1]~reg0.ACLR
slave_reset_n => slave_readdata[2]~reg0.ACLR
slave_reset_n => slave_readdata[3]~reg0.ACLR
slave_reset_n => slave_readdata[4]~reg0.ACLR
slave_reset_n => slave_readdata[5]~reg0.ACLR
slave_reset_n => slave_readdata[6]~reg0.ACLR
slave_reset_n => slave_readdata[7]~reg0.ACLR
slave_reset_n => slave_readdata[8]~reg0.ACLR
slave_reset_n => slave_readdata[9]~reg0.ACLR
slave_reset_n => slave_readdata[10]~reg0.ACLR
slave_reset_n => slave_readdata[11]~reg0.ACLR
slave_reset_n => slave_readdata[12]~reg0.ACLR
slave_reset_n => slave_readdata[13]~reg0.ACLR
slave_reset_n => slave_readdata[14]~reg0.ACLR
slave_reset_n => slave_readdata[15]~reg0.ACLR
slave_reset_n => slave_readdata[16]~reg0.ACLR
slave_reset_n => slave_readdata[17]~reg0.ACLR
slave_reset_n => slave_readdata[18]~reg0.ACLR
slave_reset_n => slave_readdata[19]~reg0.ACLR
slave_reset_n => slave_readdata[20]~reg0.ACLR
slave_reset_n => slave_readdata[21]~reg0.ACLR
slave_reset_n => slave_readdata[22]~reg0.ACLR
slave_reset_n => slave_readdata[23]~reg0.ACLR
slave_reset_n => slave_readdata[24]~reg0.ACLR
slave_reset_n => slave_readdata[25]~reg0.ACLR
slave_reset_n => slave_readdata[26]~reg0.ACLR
slave_reset_n => slave_readdata[27]~reg0.ACLR
slave_reset_n => slave_readdata[28]~reg0.ACLR
slave_reset_n => slave_readdata[29]~reg0.ACLR
slave_reset_n => slave_readdata[30]~reg0.ACLR
slave_reset_n => slave_readdata[31]~reg0.ACLR
slave_reset_n => slave_writedata_d1[0].ACLR
slave_reset_n => slave_writedata_d1[1].ACLR
slave_reset_n => slave_writedata_d1[2].ACLR
slave_reset_n => slave_writedata_d1[3].ACLR
slave_reset_n => slave_writedata_d1[4].ACLR
slave_reset_n => slave_writedata_d1[5].ACLR
slave_reset_n => slave_writedata_d1[6].ACLR
slave_reset_n => slave_writedata_d1[7].ACLR
slave_reset_n => slave_writedata_d1[8].ACLR
slave_reset_n => slave_writedata_d1[9].ACLR
slave_reset_n => slave_writedata_d1[10].ACLR
slave_reset_n => slave_writedata_d1[11].ACLR
slave_reset_n => slave_writedata_d1[12].ACLR
slave_reset_n => slave_writedata_d1[13].ACLR
slave_reset_n => slave_writedata_d1[14].ACLR
slave_reset_n => slave_writedata_d1[15].ACLR
slave_reset_n => slave_writedata_d1[16].ACLR
slave_reset_n => slave_writedata_d1[17].ACLR
slave_reset_n => slave_writedata_d1[18].ACLR
slave_reset_n => slave_writedata_d1[19].ACLR
slave_reset_n => slave_writedata_d1[20].ACLR
slave_reset_n => slave_writedata_d1[21].ACLR
slave_reset_n => slave_writedata_d1[22].ACLR
slave_reset_n => slave_writedata_d1[23].ACLR
slave_reset_n => slave_writedata_d1[24].ACLR
slave_reset_n => slave_writedata_d1[25].ACLR
slave_reset_n => slave_writedata_d1[26].ACLR
slave_reset_n => slave_writedata_d1[27].ACLR
slave_reset_n => slave_writedata_d1[28].ACLR
slave_reset_n => slave_writedata_d1[29].ACLR
slave_reset_n => slave_writedata_d1[30].ACLR
slave_reset_n => slave_writedata_d1[31].ACLR
slave_reset_n => slave_address_d1[0].ACLR
slave_reset_n => slave_address_d1[1].ACLR
slave_reset_n => slave_address_d1[2].ACLR
slave_reset_n => slave_address_d1[3].ACLR
slave_reset_n => slave_nativeaddress_d1[0].ACLR
slave_reset_n => slave_nativeaddress_d1[1].ACLR
slave_reset_n => slave_byteenable_d1[0].ACLR
slave_reset_n => slave_byteenable_d1[1].ACLR
slave_reset_n => slave_byteenable_d1[2].ACLR
slave_reset_n => slave_byteenable_d1[3].ACLR
slave_write => NiosII_clock_2_slave_FSM:slave_FSM.slave_write
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN
slave_writedata[16] => slave_writedata_d1[16].DATAIN
slave_writedata[17] => slave_writedata_d1[17].DATAIN
slave_writedata[18] => slave_writedata_d1[18].DATAIN
slave_writedata[19] => slave_writedata_d1[19].DATAIN
slave_writedata[20] => slave_writedata_d1[20].DATAIN
slave_writedata[21] => slave_writedata_d1[21].DATAIN
slave_writedata[22] => slave_writedata_d1[22].DATAIN
slave_writedata[23] => slave_writedata_d1[23].DATAIN
slave_writedata[24] => slave_writedata_d1[24].DATAIN
slave_writedata[25] => slave_writedata_d1[25].DATAIN
slave_writedata[26] => slave_writedata_d1[26].DATAIN
slave_writedata[27] => slave_writedata_d1[27].DATAIN
slave_writedata[28] => slave_writedata_d1[28].DATAIN
slave_writedata[29] => slave_writedata_d1[29].DATAIN
slave_writedata[30] => slave_writedata_d1[30].DATAIN
slave_writedata[31] => slave_writedata_d1[31].DATAIN


|Quad|NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Quad|NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Quad|NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|NiosII_clock_2_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|Quad|NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|NiosII_clock_2_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|Quad|NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|NiosII_clock_2_slave_FSM:slave_FSM
master_read_done_token => Mux2.IN6
master_read_done_token => Mux3.IN6
master_read_done_token => Mux1.IN6
master_write_done_token => Mux2.IN7
master_write_done_token => Mux3.IN7
master_write_done_token => Mux0.IN7
slave_clk => slave_state[0].CLK
slave_clk => slave_state[1].CLK
slave_clk => slave_state[2].CLK
slave_clk => internal_slave_write_request.CLK
slave_clk => internal_slave_read_request.CLK
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Mux1.IN7
slave_reset_n => internal_slave_read_request.ACLR
slave_reset_n => internal_slave_write_request.ACLR
slave_reset_n => slave_state[0].PRESET
slave_reset_n => slave_state[1].ACLR
slave_reset_n => slave_state[2].ACLR
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA


|Quad|NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Quad|NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Quad|NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|NiosII_clock_2_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|Quad|NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|NiosII_clock_2_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR


|Quad|NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|NiosII_clock_2_master_FSM:master_FSM
master_clk => master_state[0].CLK
master_clk => master_state[1].CLK
master_clk => master_state[2].CLK
master_clk => internal_master_write1.CLK
master_clk => internal_master_read1.CLK
master_clk => internal_master_write_done.CLK
master_clk => internal_master_read_done.CLK
master_reset_n => internal_master_read1.ACLR
master_reset_n => internal_master_read_done.ACLR
master_reset_n => internal_master_write1.ACLR
master_reset_n => internal_master_write_done.ACLR
master_reset_n => master_state[0].PRESET
master_reset_n => master_state[1].ACLR
master_reset_n => master_state[2].ACLR
master_waitrequest => Mux0.IN7
master_waitrequest => Mux1.IN6
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => Mux2.IN6
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Mux2.IN7
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Mux1.IN7
slave_read_request_token => Mux3.IN7
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA


|Quad|NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|NiosII_clock_2_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR


|Quad|NiosII:inst|PWM_1_s1_arbitrator:the_PWM_1_s1
PWM_1_s1_readdata[0] => PWM_1_s1_readdata_from_sa[0].DATAIN
PWM_1_s1_readdata[1] => PWM_1_s1_readdata_from_sa[1].DATAIN
PWM_1_s1_readdata[2] => PWM_1_s1_readdata_from_sa[2].DATAIN
PWM_1_s1_readdata[3] => PWM_1_s1_readdata_from_sa[3].DATAIN
PWM_1_s1_readdata[4] => PWM_1_s1_readdata_from_sa[4].DATAIN
PWM_1_s1_readdata[5] => PWM_1_s1_readdata_from_sa[5].DATAIN
PWM_1_s1_readdata[6] => PWM_1_s1_readdata_from_sa[6].DATAIN
PWM_1_s1_readdata[7] => PWM_1_s1_readdata_from_sa[7].DATAIN
PWM_1_s1_readdata[8] => PWM_1_s1_readdata_from_sa[8].DATAIN
PWM_1_s1_readdata[9] => PWM_1_s1_readdata_from_sa[9].DATAIN
PWM_1_s1_readdata[10] => PWM_1_s1_readdata_from_sa[10].DATAIN
PWM_1_s1_readdata[11] => PWM_1_s1_readdata_from_sa[11].DATAIN
PWM_1_s1_readdata[12] => PWM_1_s1_readdata_from_sa[12].DATAIN
PWM_1_s1_readdata[13] => PWM_1_s1_readdata_from_sa[13].DATAIN
PWM_1_s1_readdata[14] => PWM_1_s1_readdata_from_sa[14].DATAIN
PWM_1_s1_readdata[15] => PWM_1_s1_readdata_from_sa[15].DATAIN
PWM_1_s1_readdata[16] => PWM_1_s1_readdata_from_sa[16].DATAIN
PWM_1_s1_readdata[17] => PWM_1_s1_readdata_from_sa[17].DATAIN
PWM_1_s1_readdata[18] => PWM_1_s1_readdata_from_sa[18].DATAIN
PWM_1_s1_readdata[19] => PWM_1_s1_readdata_from_sa[19].DATAIN
PWM_1_s1_readdata[20] => PWM_1_s1_readdata_from_sa[20].DATAIN
PWM_1_s1_readdata[21] => PWM_1_s1_readdata_from_sa[21].DATAIN
PWM_1_s1_readdata[22] => PWM_1_s1_readdata_from_sa[22].DATAIN
PWM_1_s1_readdata[23] => PWM_1_s1_readdata_from_sa[23].DATAIN
PWM_1_s1_readdata[24] => PWM_1_s1_readdata_from_sa[24].DATAIN
PWM_1_s1_readdata[25] => PWM_1_s1_readdata_from_sa[25].DATAIN
PWM_1_s1_readdata[26] => PWM_1_s1_readdata_from_sa[26].DATAIN
PWM_1_s1_readdata[27] => PWM_1_s1_readdata_from_sa[27].DATAIN
PWM_1_s1_readdata[28] => PWM_1_s1_readdata_from_sa[28].DATAIN
PWM_1_s1_readdata[29] => PWM_1_s1_readdata_from_sa[29].DATAIN
PWM_1_s1_readdata[30] => PWM_1_s1_readdata_from_sa[30].DATAIN
PWM_1_s1_readdata[31] => PWM_1_s1_readdata_from_sa[31].DATAIN
clk => d1_PWM_1_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => PWM_1_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => PWM_1_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN53
cpu_data_master_address_to_slave[5] => Equal0.IN52
cpu_data_master_address_to_slave[6] => Equal0.IN51
cpu_data_master_address_to_slave[7] => Equal0.IN50
cpu_data_master_address_to_slave[8] => Equal0.IN49
cpu_data_master_address_to_slave[9] => Equal0.IN48
cpu_data_master_address_to_slave[10] => Equal0.IN47
cpu_data_master_address_to_slave[11] => Equal0.IN46
cpu_data_master_address_to_slave[12] => Equal0.IN45
cpu_data_master_address_to_slave[13] => Equal0.IN44
cpu_data_master_address_to_slave[14] => Equal0.IN43
cpu_data_master_address_to_slave[15] => Equal0.IN42
cpu_data_master_address_to_slave[16] => Equal0.IN41
cpu_data_master_address_to_slave[17] => Equal0.IN40
cpu_data_master_address_to_slave[18] => Equal0.IN39
cpu_data_master_address_to_slave[19] => Equal0.IN38
cpu_data_master_address_to_slave[20] => Equal0.IN37
cpu_data_master_address_to_slave[21] => Equal0.IN36
cpu_data_master_address_to_slave[22] => Equal0.IN35
cpu_data_master_address_to_slave[23] => Equal0.IN34
cpu_data_master_address_to_slave[24] => Equal0.IN33
cpu_data_master_address_to_slave[25] => Equal0.IN32
cpu_data_master_address_to_slave[26] => Equal0.IN31
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_PWM_1_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_PWM_1_s1.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_PWM_1_s1.IN1
cpu_data_master_read => PWM_1_s1_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_PWM_1_s1.IN1
cpu_data_master_write => PWM_1_s1_write_n.IN1
cpu_data_master_writedata[0] => PWM_1_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => PWM_1_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => PWM_1_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => PWM_1_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => PWM_1_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => PWM_1_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => PWM_1_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => PWM_1_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => PWM_1_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => PWM_1_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => PWM_1_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => PWM_1_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => PWM_1_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => PWM_1_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => PWM_1_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => PWM_1_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => PWM_1_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => PWM_1_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => PWM_1_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => PWM_1_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => PWM_1_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => PWM_1_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => PWM_1_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => PWM_1_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => PWM_1_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => PWM_1_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => PWM_1_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => PWM_1_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => PWM_1_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => PWM_1_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => PWM_1_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => PWM_1_s1_writedata[31].DATAIN
reset_n => PWM_1_s1_reset_n.DATAIN
reset_n => d1_PWM_1_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|Quad|NiosII:inst|PWM_1:the_PWM_1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
chipselect => process_0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
write_n => process_0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => data_out[8].DATAIN
writedata[9] => data_out[9].DATAIN
writedata[10] => data_out[10].DATAIN
writedata[11] => data_out[11].DATAIN
writedata[12] => data_out[12].DATAIN
writedata[13] => data_out[13].DATAIN
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|Quad|NiosII:inst|PWM_2_s1_arbitrator:the_PWM_2_s1
PWM_2_s1_readdata[0] => PWM_2_s1_readdata_from_sa[0].DATAIN
PWM_2_s1_readdata[1] => PWM_2_s1_readdata_from_sa[1].DATAIN
PWM_2_s1_readdata[2] => PWM_2_s1_readdata_from_sa[2].DATAIN
PWM_2_s1_readdata[3] => PWM_2_s1_readdata_from_sa[3].DATAIN
PWM_2_s1_readdata[4] => PWM_2_s1_readdata_from_sa[4].DATAIN
PWM_2_s1_readdata[5] => PWM_2_s1_readdata_from_sa[5].DATAIN
PWM_2_s1_readdata[6] => PWM_2_s1_readdata_from_sa[6].DATAIN
PWM_2_s1_readdata[7] => PWM_2_s1_readdata_from_sa[7].DATAIN
PWM_2_s1_readdata[8] => PWM_2_s1_readdata_from_sa[8].DATAIN
PWM_2_s1_readdata[9] => PWM_2_s1_readdata_from_sa[9].DATAIN
PWM_2_s1_readdata[10] => PWM_2_s1_readdata_from_sa[10].DATAIN
PWM_2_s1_readdata[11] => PWM_2_s1_readdata_from_sa[11].DATAIN
PWM_2_s1_readdata[12] => PWM_2_s1_readdata_from_sa[12].DATAIN
PWM_2_s1_readdata[13] => PWM_2_s1_readdata_from_sa[13].DATAIN
PWM_2_s1_readdata[14] => PWM_2_s1_readdata_from_sa[14].DATAIN
PWM_2_s1_readdata[15] => PWM_2_s1_readdata_from_sa[15].DATAIN
PWM_2_s1_readdata[16] => PWM_2_s1_readdata_from_sa[16].DATAIN
PWM_2_s1_readdata[17] => PWM_2_s1_readdata_from_sa[17].DATAIN
PWM_2_s1_readdata[18] => PWM_2_s1_readdata_from_sa[18].DATAIN
PWM_2_s1_readdata[19] => PWM_2_s1_readdata_from_sa[19].DATAIN
PWM_2_s1_readdata[20] => PWM_2_s1_readdata_from_sa[20].DATAIN
PWM_2_s1_readdata[21] => PWM_2_s1_readdata_from_sa[21].DATAIN
PWM_2_s1_readdata[22] => PWM_2_s1_readdata_from_sa[22].DATAIN
PWM_2_s1_readdata[23] => PWM_2_s1_readdata_from_sa[23].DATAIN
PWM_2_s1_readdata[24] => PWM_2_s1_readdata_from_sa[24].DATAIN
PWM_2_s1_readdata[25] => PWM_2_s1_readdata_from_sa[25].DATAIN
PWM_2_s1_readdata[26] => PWM_2_s1_readdata_from_sa[26].DATAIN
PWM_2_s1_readdata[27] => PWM_2_s1_readdata_from_sa[27].DATAIN
PWM_2_s1_readdata[28] => PWM_2_s1_readdata_from_sa[28].DATAIN
PWM_2_s1_readdata[29] => PWM_2_s1_readdata_from_sa[29].DATAIN
PWM_2_s1_readdata[30] => PWM_2_s1_readdata_from_sa[30].DATAIN
PWM_2_s1_readdata[31] => PWM_2_s1_readdata_from_sa[31].DATAIN
clk => d1_PWM_2_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => PWM_2_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => PWM_2_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN53
cpu_data_master_address_to_slave[5] => Equal0.IN52
cpu_data_master_address_to_slave[6] => Equal0.IN51
cpu_data_master_address_to_slave[7] => Equal0.IN50
cpu_data_master_address_to_slave[8] => Equal0.IN49
cpu_data_master_address_to_slave[9] => Equal0.IN48
cpu_data_master_address_to_slave[10] => Equal0.IN47
cpu_data_master_address_to_slave[11] => Equal0.IN46
cpu_data_master_address_to_slave[12] => Equal0.IN45
cpu_data_master_address_to_slave[13] => Equal0.IN44
cpu_data_master_address_to_slave[14] => Equal0.IN43
cpu_data_master_address_to_slave[15] => Equal0.IN42
cpu_data_master_address_to_slave[16] => Equal0.IN41
cpu_data_master_address_to_slave[17] => Equal0.IN40
cpu_data_master_address_to_slave[18] => Equal0.IN39
cpu_data_master_address_to_slave[19] => Equal0.IN38
cpu_data_master_address_to_slave[20] => Equal0.IN37
cpu_data_master_address_to_slave[21] => Equal0.IN36
cpu_data_master_address_to_slave[22] => Equal0.IN35
cpu_data_master_address_to_slave[23] => Equal0.IN34
cpu_data_master_address_to_slave[24] => Equal0.IN33
cpu_data_master_address_to_slave[25] => Equal0.IN32
cpu_data_master_address_to_slave[26] => Equal0.IN31
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_PWM_2_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_PWM_2_s1.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_PWM_2_s1.IN1
cpu_data_master_read => PWM_2_s1_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_PWM_2_s1.IN1
cpu_data_master_write => PWM_2_s1_write_n.IN1
cpu_data_master_writedata[0] => PWM_2_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => PWM_2_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => PWM_2_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => PWM_2_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => PWM_2_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => PWM_2_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => PWM_2_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => PWM_2_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => PWM_2_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => PWM_2_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => PWM_2_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => PWM_2_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => PWM_2_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => PWM_2_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => PWM_2_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => PWM_2_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => PWM_2_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => PWM_2_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => PWM_2_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => PWM_2_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => PWM_2_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => PWM_2_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => PWM_2_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => PWM_2_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => PWM_2_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => PWM_2_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => PWM_2_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => PWM_2_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => PWM_2_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => PWM_2_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => PWM_2_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => PWM_2_s1_writedata[31].DATAIN
reset_n => PWM_2_s1_reset_n.DATAIN
reset_n => d1_PWM_2_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|Quad|NiosII:inst|PWM_2:the_PWM_2
address[0] => Equal0.IN63
address[1] => Equal0.IN62
chipselect => process_0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
write_n => process_0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => data_out[8].DATAIN
writedata[9] => data_out[9].DATAIN
writedata[10] => data_out[10].DATAIN
writedata[11] => data_out[11].DATAIN
writedata[12] => data_out[12].DATAIN
writedata[13] => data_out[13].DATAIN
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|Quad|NiosII:inst|PWM_3_s1_arbitrator:the_PWM_3_s1
PWM_3_s1_readdata[0] => PWM_3_s1_readdata_from_sa[0].DATAIN
PWM_3_s1_readdata[1] => PWM_3_s1_readdata_from_sa[1].DATAIN
PWM_3_s1_readdata[2] => PWM_3_s1_readdata_from_sa[2].DATAIN
PWM_3_s1_readdata[3] => PWM_3_s1_readdata_from_sa[3].DATAIN
PWM_3_s1_readdata[4] => PWM_3_s1_readdata_from_sa[4].DATAIN
PWM_3_s1_readdata[5] => PWM_3_s1_readdata_from_sa[5].DATAIN
PWM_3_s1_readdata[6] => PWM_3_s1_readdata_from_sa[6].DATAIN
PWM_3_s1_readdata[7] => PWM_3_s1_readdata_from_sa[7].DATAIN
PWM_3_s1_readdata[8] => PWM_3_s1_readdata_from_sa[8].DATAIN
PWM_3_s1_readdata[9] => PWM_3_s1_readdata_from_sa[9].DATAIN
PWM_3_s1_readdata[10] => PWM_3_s1_readdata_from_sa[10].DATAIN
PWM_3_s1_readdata[11] => PWM_3_s1_readdata_from_sa[11].DATAIN
PWM_3_s1_readdata[12] => PWM_3_s1_readdata_from_sa[12].DATAIN
PWM_3_s1_readdata[13] => PWM_3_s1_readdata_from_sa[13].DATAIN
PWM_3_s1_readdata[14] => PWM_3_s1_readdata_from_sa[14].DATAIN
PWM_3_s1_readdata[15] => PWM_3_s1_readdata_from_sa[15].DATAIN
PWM_3_s1_readdata[16] => PWM_3_s1_readdata_from_sa[16].DATAIN
PWM_3_s1_readdata[17] => PWM_3_s1_readdata_from_sa[17].DATAIN
PWM_3_s1_readdata[18] => PWM_3_s1_readdata_from_sa[18].DATAIN
PWM_3_s1_readdata[19] => PWM_3_s1_readdata_from_sa[19].DATAIN
PWM_3_s1_readdata[20] => PWM_3_s1_readdata_from_sa[20].DATAIN
PWM_3_s1_readdata[21] => PWM_3_s1_readdata_from_sa[21].DATAIN
PWM_3_s1_readdata[22] => PWM_3_s1_readdata_from_sa[22].DATAIN
PWM_3_s1_readdata[23] => PWM_3_s1_readdata_from_sa[23].DATAIN
PWM_3_s1_readdata[24] => PWM_3_s1_readdata_from_sa[24].DATAIN
PWM_3_s1_readdata[25] => PWM_3_s1_readdata_from_sa[25].DATAIN
PWM_3_s1_readdata[26] => PWM_3_s1_readdata_from_sa[26].DATAIN
PWM_3_s1_readdata[27] => PWM_3_s1_readdata_from_sa[27].DATAIN
PWM_3_s1_readdata[28] => PWM_3_s1_readdata_from_sa[28].DATAIN
PWM_3_s1_readdata[29] => PWM_3_s1_readdata_from_sa[29].DATAIN
PWM_3_s1_readdata[30] => PWM_3_s1_readdata_from_sa[30].DATAIN
PWM_3_s1_readdata[31] => PWM_3_s1_readdata_from_sa[31].DATAIN
clk => d1_PWM_3_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => PWM_3_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => PWM_3_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN53
cpu_data_master_address_to_slave[5] => Equal0.IN52
cpu_data_master_address_to_slave[6] => Equal0.IN51
cpu_data_master_address_to_slave[7] => Equal0.IN50
cpu_data_master_address_to_slave[8] => Equal0.IN49
cpu_data_master_address_to_slave[9] => Equal0.IN48
cpu_data_master_address_to_slave[10] => Equal0.IN47
cpu_data_master_address_to_slave[11] => Equal0.IN46
cpu_data_master_address_to_slave[12] => Equal0.IN45
cpu_data_master_address_to_slave[13] => Equal0.IN44
cpu_data_master_address_to_slave[14] => Equal0.IN43
cpu_data_master_address_to_slave[15] => Equal0.IN42
cpu_data_master_address_to_slave[16] => Equal0.IN41
cpu_data_master_address_to_slave[17] => Equal0.IN40
cpu_data_master_address_to_slave[18] => Equal0.IN39
cpu_data_master_address_to_slave[19] => Equal0.IN38
cpu_data_master_address_to_slave[20] => Equal0.IN37
cpu_data_master_address_to_slave[21] => Equal0.IN36
cpu_data_master_address_to_slave[22] => Equal0.IN35
cpu_data_master_address_to_slave[23] => Equal0.IN34
cpu_data_master_address_to_slave[24] => Equal0.IN33
cpu_data_master_address_to_slave[25] => Equal0.IN32
cpu_data_master_address_to_slave[26] => Equal0.IN31
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_PWM_3_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_PWM_3_s1.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_PWM_3_s1.IN1
cpu_data_master_read => PWM_3_s1_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_PWM_3_s1.IN1
cpu_data_master_write => PWM_3_s1_write_n.IN1
cpu_data_master_writedata[0] => PWM_3_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => PWM_3_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => PWM_3_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => PWM_3_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => PWM_3_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => PWM_3_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => PWM_3_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => PWM_3_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => PWM_3_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => PWM_3_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => PWM_3_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => PWM_3_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => PWM_3_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => PWM_3_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => PWM_3_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => PWM_3_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => PWM_3_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => PWM_3_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => PWM_3_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => PWM_3_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => PWM_3_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => PWM_3_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => PWM_3_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => PWM_3_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => PWM_3_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => PWM_3_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => PWM_3_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => PWM_3_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => PWM_3_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => PWM_3_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => PWM_3_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => PWM_3_s1_writedata[31].DATAIN
reset_n => PWM_3_s1_reset_n.DATAIN
reset_n => d1_PWM_3_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|Quad|NiosII:inst|PWM_3:the_PWM_3
address[0] => Equal0.IN63
address[1] => Equal0.IN62
chipselect => process_0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
write_n => process_0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => data_out[8].DATAIN
writedata[9] => data_out[9].DATAIN
writedata[10] => data_out[10].DATAIN
writedata[11] => data_out[11].DATAIN
writedata[12] => data_out[12].DATAIN
writedata[13] => data_out[13].DATAIN
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|Quad|NiosII:inst|PWM_4_s1_arbitrator:the_PWM_4_s1
PWM_4_s1_readdata[0] => PWM_4_s1_readdata_from_sa[0].DATAIN
PWM_4_s1_readdata[1] => PWM_4_s1_readdata_from_sa[1].DATAIN
PWM_4_s1_readdata[2] => PWM_4_s1_readdata_from_sa[2].DATAIN
PWM_4_s1_readdata[3] => PWM_4_s1_readdata_from_sa[3].DATAIN
PWM_4_s1_readdata[4] => PWM_4_s1_readdata_from_sa[4].DATAIN
PWM_4_s1_readdata[5] => PWM_4_s1_readdata_from_sa[5].DATAIN
PWM_4_s1_readdata[6] => PWM_4_s1_readdata_from_sa[6].DATAIN
PWM_4_s1_readdata[7] => PWM_4_s1_readdata_from_sa[7].DATAIN
PWM_4_s1_readdata[8] => PWM_4_s1_readdata_from_sa[8].DATAIN
PWM_4_s1_readdata[9] => PWM_4_s1_readdata_from_sa[9].DATAIN
PWM_4_s1_readdata[10] => PWM_4_s1_readdata_from_sa[10].DATAIN
PWM_4_s1_readdata[11] => PWM_4_s1_readdata_from_sa[11].DATAIN
PWM_4_s1_readdata[12] => PWM_4_s1_readdata_from_sa[12].DATAIN
PWM_4_s1_readdata[13] => PWM_4_s1_readdata_from_sa[13].DATAIN
PWM_4_s1_readdata[14] => PWM_4_s1_readdata_from_sa[14].DATAIN
PWM_4_s1_readdata[15] => PWM_4_s1_readdata_from_sa[15].DATAIN
PWM_4_s1_readdata[16] => PWM_4_s1_readdata_from_sa[16].DATAIN
PWM_4_s1_readdata[17] => PWM_4_s1_readdata_from_sa[17].DATAIN
PWM_4_s1_readdata[18] => PWM_4_s1_readdata_from_sa[18].DATAIN
PWM_4_s1_readdata[19] => PWM_4_s1_readdata_from_sa[19].DATAIN
PWM_4_s1_readdata[20] => PWM_4_s1_readdata_from_sa[20].DATAIN
PWM_4_s1_readdata[21] => PWM_4_s1_readdata_from_sa[21].DATAIN
PWM_4_s1_readdata[22] => PWM_4_s1_readdata_from_sa[22].DATAIN
PWM_4_s1_readdata[23] => PWM_4_s1_readdata_from_sa[23].DATAIN
PWM_4_s1_readdata[24] => PWM_4_s1_readdata_from_sa[24].DATAIN
PWM_4_s1_readdata[25] => PWM_4_s1_readdata_from_sa[25].DATAIN
PWM_4_s1_readdata[26] => PWM_4_s1_readdata_from_sa[26].DATAIN
PWM_4_s1_readdata[27] => PWM_4_s1_readdata_from_sa[27].DATAIN
PWM_4_s1_readdata[28] => PWM_4_s1_readdata_from_sa[28].DATAIN
PWM_4_s1_readdata[29] => PWM_4_s1_readdata_from_sa[29].DATAIN
PWM_4_s1_readdata[30] => PWM_4_s1_readdata_from_sa[30].DATAIN
PWM_4_s1_readdata[31] => PWM_4_s1_readdata_from_sa[31].DATAIN
clk => d1_PWM_4_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => PWM_4_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => PWM_4_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN53
cpu_data_master_address_to_slave[5] => Equal0.IN52
cpu_data_master_address_to_slave[6] => Equal0.IN51
cpu_data_master_address_to_slave[7] => Equal0.IN50
cpu_data_master_address_to_slave[8] => Equal0.IN49
cpu_data_master_address_to_slave[9] => Equal0.IN48
cpu_data_master_address_to_slave[10] => Equal0.IN47
cpu_data_master_address_to_slave[11] => Equal0.IN46
cpu_data_master_address_to_slave[12] => Equal0.IN45
cpu_data_master_address_to_slave[13] => Equal0.IN44
cpu_data_master_address_to_slave[14] => Equal0.IN43
cpu_data_master_address_to_slave[15] => Equal0.IN42
cpu_data_master_address_to_slave[16] => Equal0.IN41
cpu_data_master_address_to_slave[17] => Equal0.IN40
cpu_data_master_address_to_slave[18] => Equal0.IN39
cpu_data_master_address_to_slave[19] => Equal0.IN38
cpu_data_master_address_to_slave[20] => Equal0.IN37
cpu_data_master_address_to_slave[21] => Equal0.IN36
cpu_data_master_address_to_slave[22] => Equal0.IN35
cpu_data_master_address_to_slave[23] => Equal0.IN34
cpu_data_master_address_to_slave[24] => Equal0.IN33
cpu_data_master_address_to_slave[25] => Equal0.IN32
cpu_data_master_address_to_slave[26] => Equal0.IN31
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_PWM_4_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_PWM_4_s1.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_PWM_4_s1.IN1
cpu_data_master_read => PWM_4_s1_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_PWM_4_s1.IN1
cpu_data_master_write => PWM_4_s1_write_n.IN1
cpu_data_master_writedata[0] => PWM_4_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => PWM_4_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => PWM_4_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => PWM_4_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => PWM_4_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => PWM_4_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => PWM_4_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => PWM_4_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => PWM_4_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => PWM_4_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => PWM_4_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => PWM_4_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => PWM_4_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => PWM_4_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => PWM_4_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => PWM_4_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => PWM_4_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => PWM_4_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => PWM_4_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => PWM_4_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => PWM_4_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => PWM_4_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => PWM_4_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => PWM_4_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => PWM_4_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => PWM_4_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => PWM_4_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => PWM_4_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => PWM_4_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => PWM_4_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => PWM_4_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => PWM_4_s1_writedata[31].DATAIN
reset_n => PWM_4_s1_reset_n.DATAIN
reset_n => d1_PWM_4_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|Quad|NiosII:inst|PWM_4:the_PWM_4
address[0] => Equal0.IN63
address[1] => Equal0.IN62
chipselect => process_0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
write_n => process_0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => data_out[8].DATAIN
writedata[9] => data_out[9].DATAIN
writedata[10] => data_out[10].DATAIN
writedata[11] => data_out[11].DATAIN
writedata[12] => data_out[12].DATAIN
writedata[13] => data_out[13].DATAIN
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|Quad|NiosII:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module
clk => d1_cpu_jtag_debug_module_end_xfer~reg0.CLK
clk => cpu_jtag_debug_module_reg_firsttransfer.CLK
clk => cpu_jtag_debug_module_arb_addend[0].CLK
clk => cpu_jtag_debug_module_arb_addend[1].CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.CLK
clk => cpu_jtag_debug_module_slavearbiterlockenable.CLK
clk => cpu_jtag_debug_module_arb_share_counter[0].CLK
clk => cpu_jtag_debug_module_arb_share_counter[1].CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[3] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[4] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[5] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[6] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[7] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[8] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[9] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[10] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[11] => Equal0.IN53
cpu_data_master_address_to_slave[12] => Equal0.IN52
cpu_data_master_address_to_slave[13] => Equal0.IN51
cpu_data_master_address_to_slave[14] => Equal0.IN50
cpu_data_master_address_to_slave[15] => Equal0.IN49
cpu_data_master_address_to_slave[16] => Equal0.IN48
cpu_data_master_address_to_slave[17] => Equal0.IN47
cpu_data_master_address_to_slave[18] => Equal0.IN46
cpu_data_master_address_to_slave[19] => Equal0.IN45
cpu_data_master_address_to_slave[20] => Equal0.IN44
cpu_data_master_address_to_slave[21] => Equal0.IN43
cpu_data_master_address_to_slave[22] => Equal0.IN42
cpu_data_master_address_to_slave[23] => Equal0.IN41
cpu_data_master_address_to_slave[24] => Equal0.IN40
cpu_data_master_address_to_slave[25] => Equal0.IN39
cpu_data_master_address_to_slave[26] => Equal0.IN38
cpu_data_master_byteenable[0] => A_WE_StdLogicVector.DATAB
cpu_data_master_byteenable[1] => A_WE_StdLogicVector.DATAB
cpu_data_master_byteenable[2] => A_WE_StdLogicVector.DATAB
cpu_data_master_byteenable[3] => A_WE_StdLogicVector.DATAB
cpu_data_master_debugaccess => A_WE_StdLogicVector.DATAB
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_cpu_jtag_debug_module.IN0
cpu_data_master_read => internal_cpu_data_master_requests_cpu_jtag_debug_module.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_cpu_jtag_debug_module.IN1
cpu_data_master_read => cpu_data_master_read_data_valid_cpu_jtag_debug_module.IN1
cpu_data_master_write => internal_cpu_data_master_requests_cpu_jtag_debug_module.IN1
cpu_data_master_write => cpu_jtag_debug_module_write.IN1
cpu_data_master_writedata[0] => cpu_jtag_debug_module_writedata[0].DATAIN
cpu_data_master_writedata[1] => cpu_jtag_debug_module_writedata[1].DATAIN
cpu_data_master_writedata[2] => cpu_jtag_debug_module_writedata[2].DATAIN
cpu_data_master_writedata[3] => cpu_jtag_debug_module_writedata[3].DATAIN
cpu_data_master_writedata[4] => cpu_jtag_debug_module_writedata[4].DATAIN
cpu_data_master_writedata[5] => cpu_jtag_debug_module_writedata[5].DATAIN
cpu_data_master_writedata[6] => cpu_jtag_debug_module_writedata[6].DATAIN
cpu_data_master_writedata[7] => cpu_jtag_debug_module_writedata[7].DATAIN
cpu_data_master_writedata[8] => cpu_jtag_debug_module_writedata[8].DATAIN
cpu_data_master_writedata[9] => cpu_jtag_debug_module_writedata[9].DATAIN
cpu_data_master_writedata[10] => cpu_jtag_debug_module_writedata[10].DATAIN
cpu_data_master_writedata[11] => cpu_jtag_debug_module_writedata[11].DATAIN
cpu_data_master_writedata[12] => cpu_jtag_debug_module_writedata[12].DATAIN
cpu_data_master_writedata[13] => cpu_jtag_debug_module_writedata[13].DATAIN
cpu_data_master_writedata[14] => cpu_jtag_debug_module_writedata[14].DATAIN
cpu_data_master_writedata[15] => cpu_jtag_debug_module_writedata[15].DATAIN
cpu_data_master_writedata[16] => cpu_jtag_debug_module_writedata[16].DATAIN
cpu_data_master_writedata[17] => cpu_jtag_debug_module_writedata[17].DATAIN
cpu_data_master_writedata[18] => cpu_jtag_debug_module_writedata[18].DATAIN
cpu_data_master_writedata[19] => cpu_jtag_debug_module_writedata[19].DATAIN
cpu_data_master_writedata[20] => cpu_jtag_debug_module_writedata[20].DATAIN
cpu_data_master_writedata[21] => cpu_jtag_debug_module_writedata[21].DATAIN
cpu_data_master_writedata[22] => cpu_jtag_debug_module_writedata[22].DATAIN
cpu_data_master_writedata[23] => cpu_jtag_debug_module_writedata[23].DATAIN
cpu_data_master_writedata[24] => cpu_jtag_debug_module_writedata[24].DATAIN
cpu_data_master_writedata[25] => cpu_jtag_debug_module_writedata[25].DATAIN
cpu_data_master_writedata[26] => cpu_jtag_debug_module_writedata[26].DATAIN
cpu_data_master_writedata[27] => cpu_jtag_debug_module_writedata[27].DATAIN
cpu_data_master_writedata[28] => cpu_jtag_debug_module_writedata[28].DATAIN
cpu_data_master_writedata[29] => cpu_jtag_debug_module_writedata[29].DATAIN
cpu_data_master_writedata[30] => cpu_jtag_debug_module_writedata[30].DATAIN
cpu_data_master_writedata[31] => cpu_jtag_debug_module_writedata[31].DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[3] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[4] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[5] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[6] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[7] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[8] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[9] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[10] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[11] => Equal1.IN53
cpu_instruction_master_address_to_slave[12] => Equal1.IN52
cpu_instruction_master_address_to_slave[13] => Equal1.IN51
cpu_instruction_master_address_to_slave[14] => Equal1.IN50
cpu_instruction_master_address_to_slave[15] => Equal1.IN49
cpu_instruction_master_address_to_slave[16] => Equal1.IN48
cpu_instruction_master_address_to_slave[17] => Equal1.IN47
cpu_instruction_master_address_to_slave[18] => Equal1.IN46
cpu_instruction_master_address_to_slave[19] => Equal1.IN45
cpu_instruction_master_address_to_slave[20] => Equal1.IN44
cpu_instruction_master_address_to_slave[21] => Equal1.IN43
cpu_instruction_master_address_to_slave[22] => Equal1.IN42
cpu_instruction_master_address_to_slave[23] => Equal1.IN41
cpu_instruction_master_address_to_slave[24] => Equal1.IN40
cpu_instruction_master_address_to_slave[25] => Equal1.IN39
cpu_instruction_master_address_to_slave[26] => Equal1.IN38
cpu_instruction_master_latency_counter => internal_cpu_instruction_master_qualified_request_cpu_jtag_debug_module.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_cpu_jtag_debug_module.IN1
cpu_instruction_master_read => internal_cpu_instruction_master_requests_cpu_jtag_debug_module.IN1
cpu_instruction_master_read => internal_cpu_instruction_master_qualified_request_cpu_jtag_debug_module.IN1
cpu_instruction_master_read => cpu_jtag_debug_module_in_a_read_cycle.IN1
cpu_jtag_debug_module_readdata[0] => cpu_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_jtag_debug_module_readdata[1] => cpu_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_jtag_debug_module_readdata[2] => cpu_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_jtag_debug_module_readdata[3] => cpu_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_jtag_debug_module_readdata[4] => cpu_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_jtag_debug_module_readdata[5] => cpu_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_jtag_debug_module_readdata[6] => cpu_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_jtag_debug_module_readdata[7] => cpu_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_jtag_debug_module_readdata[8] => cpu_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_jtag_debug_module_readdata[9] => cpu_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_jtag_debug_module_readdata[10] => cpu_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_jtag_debug_module_readdata[11] => cpu_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_jtag_debug_module_readdata[12] => cpu_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_jtag_debug_module_readdata[13] => cpu_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_jtag_debug_module_readdata[14] => cpu_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_jtag_debug_module_readdata[15] => cpu_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_jtag_debug_module_readdata[16] => cpu_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_jtag_debug_module_readdata[17] => cpu_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_jtag_debug_module_readdata[18] => cpu_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_jtag_debug_module_readdata[19] => cpu_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_jtag_debug_module_readdata[20] => cpu_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_jtag_debug_module_readdata[21] => cpu_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_jtag_debug_module_readdata[22] => cpu_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_jtag_debug_module_readdata[23] => cpu_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_jtag_debug_module_readdata[24] => cpu_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_jtag_debug_module_readdata[25] => cpu_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_jtag_debug_module_readdata[26] => cpu_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_jtag_debug_module_readdata[27] => cpu_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_jtag_debug_module_readdata[28] => cpu_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_jtag_debug_module_readdata[29] => cpu_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_jtag_debug_module_readdata[30] => cpu_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_jtag_debug_module_readdata[31] => cpu_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_jtag_debug_module_resetrequest => cpu_jtag_debug_module_resetrequest_from_sa.DATAIN
reset_n => d1_cpu_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter[0].ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter[1].ACLR
reset_n => cpu_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => cpu_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_jtag_debug_module_reg_firsttransfer.PRESET


|Quad|NiosII:inst|cpu_custom_instruction_master_arbitrator:the_cpu_custom_instruction_master
clk => ~NO_FANOUT~
cpu_altera_nios_custom_instr_floating_point_inst_s1_done_from_sa => cpu_custom_instruction_master_multi_done.DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[0] => cpu_custom_instruction_master_multi_result[0].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[1] => cpu_custom_instruction_master_multi_result[1].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[2] => cpu_custom_instruction_master_multi_result[2].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[3] => cpu_custom_instruction_master_multi_result[3].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[4] => cpu_custom_instruction_master_multi_result[4].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[5] => cpu_custom_instruction_master_multi_result[5].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[6] => cpu_custom_instruction_master_multi_result[6].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[7] => cpu_custom_instruction_master_multi_result[7].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[8] => cpu_custom_instruction_master_multi_result[8].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[9] => cpu_custom_instruction_master_multi_result[9].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[10] => cpu_custom_instruction_master_multi_result[10].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[11] => cpu_custom_instruction_master_multi_result[11].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[12] => cpu_custom_instruction_master_multi_result[12].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[13] => cpu_custom_instruction_master_multi_result[13].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[14] => cpu_custom_instruction_master_multi_result[14].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[15] => cpu_custom_instruction_master_multi_result[15].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[16] => cpu_custom_instruction_master_multi_result[16].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[17] => cpu_custom_instruction_master_multi_result[17].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[18] => cpu_custom_instruction_master_multi_result[18].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[19] => cpu_custom_instruction_master_multi_result[19].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[20] => cpu_custom_instruction_master_multi_result[20].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[21] => cpu_custom_instruction_master_multi_result[21].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[22] => cpu_custom_instruction_master_multi_result[22].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[23] => cpu_custom_instruction_master_multi_result[23].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[24] => cpu_custom_instruction_master_multi_result[24].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[25] => cpu_custom_instruction_master_multi_result[25].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[26] => cpu_custom_instruction_master_multi_result[26].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[27] => cpu_custom_instruction_master_multi_result[27].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[28] => cpu_custom_instruction_master_multi_result[28].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[29] => cpu_custom_instruction_master_multi_result[29].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[30] => cpu_custom_instruction_master_multi_result[30].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[31] => cpu_custom_instruction_master_multi_result[31].DATAIN
cpu_custom_instruction_master_multi_start => cpu_custom_instruction_master_start_cpu_altera_nios_custom_instr_floating_point_inst_s1.DATAIN
reset_n => cpu_custom_instruction_master_reset_n.DATAIN


|Quad|NiosII:inst|cpu_data_master_arbitrator:the_cpu_data_master
NiosII_clock_1_in_readdata_from_sa[0] => cpu_data_master_readdata.IN1
NiosII_clock_1_in_readdata_from_sa[0] => dbs_16_reg_segment_0[0].DATAIN
NiosII_clock_1_in_readdata_from_sa[1] => cpu_data_master_readdata.IN1
NiosII_clock_1_in_readdata_from_sa[1] => dbs_16_reg_segment_0[1].DATAIN
NiosII_clock_1_in_readdata_from_sa[2] => cpu_data_master_readdata.IN1
NiosII_clock_1_in_readdata_from_sa[2] => dbs_16_reg_segment_0[2].DATAIN
NiosII_clock_1_in_readdata_from_sa[3] => cpu_data_master_readdata.IN1
NiosII_clock_1_in_readdata_from_sa[3] => dbs_16_reg_segment_0[3].DATAIN
NiosII_clock_1_in_readdata_from_sa[4] => cpu_data_master_readdata.IN1
NiosII_clock_1_in_readdata_from_sa[4] => dbs_16_reg_segment_0[4].DATAIN
NiosII_clock_1_in_readdata_from_sa[5] => cpu_data_master_readdata.IN1
NiosII_clock_1_in_readdata_from_sa[5] => dbs_16_reg_segment_0[5].DATAIN
NiosII_clock_1_in_readdata_from_sa[6] => cpu_data_master_readdata.IN1
NiosII_clock_1_in_readdata_from_sa[6] => dbs_16_reg_segment_0[6].DATAIN
NiosII_clock_1_in_readdata_from_sa[7] => cpu_data_master_readdata.IN1
NiosII_clock_1_in_readdata_from_sa[7] => dbs_16_reg_segment_0[7].DATAIN
NiosII_clock_1_in_readdata_from_sa[8] => cpu_data_master_readdata.IN1
NiosII_clock_1_in_readdata_from_sa[8] => dbs_16_reg_segment_0[8].DATAIN
NiosII_clock_1_in_readdata_from_sa[9] => cpu_data_master_readdata.IN1
NiosII_clock_1_in_readdata_from_sa[9] => dbs_16_reg_segment_0[9].DATAIN
NiosII_clock_1_in_readdata_from_sa[10] => cpu_data_master_readdata.IN1
NiosII_clock_1_in_readdata_from_sa[10] => dbs_16_reg_segment_0[10].DATAIN
NiosII_clock_1_in_readdata_from_sa[11] => cpu_data_master_readdata.IN1
NiosII_clock_1_in_readdata_from_sa[11] => dbs_16_reg_segment_0[11].DATAIN
NiosII_clock_1_in_readdata_from_sa[12] => cpu_data_master_readdata.IN1
NiosII_clock_1_in_readdata_from_sa[12] => dbs_16_reg_segment_0[12].DATAIN
NiosII_clock_1_in_readdata_from_sa[13] => cpu_data_master_readdata.IN1
NiosII_clock_1_in_readdata_from_sa[13] => dbs_16_reg_segment_0[13].DATAIN
NiosII_clock_1_in_readdata_from_sa[14] => cpu_data_master_readdata.IN1
NiosII_clock_1_in_readdata_from_sa[14] => dbs_16_reg_segment_0[14].DATAIN
NiosII_clock_1_in_readdata_from_sa[15] => cpu_data_master_readdata.IN1
NiosII_clock_1_in_readdata_from_sa[15] => dbs_16_reg_segment_0[15].DATAIN
NiosII_clock_1_in_waitrequest_from_sa => pre_dbs_count_enable.IN1
NiosII_clock_1_in_waitrequest_from_sa => pre_dbs_count_enable.IN1
NiosII_clock_1_in_waitrequest_from_sa => r_0.IN1
NiosII_clock_2_in_readdata_from_sa[0] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[1] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[2] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[3] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[4] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[5] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[6] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[7] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[8] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[9] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[10] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[11] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[12] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[13] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[14] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[15] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[16] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[17] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[18] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[19] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[20] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[21] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[22] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[23] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[24] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[25] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[26] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[27] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[28] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[29] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[30] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_readdata_from_sa[31] => cpu_data_master_readdata.IN1
NiosII_clock_2_in_waitrequest_from_sa => r_0.IN1
PWM_1_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
PWM_1_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
PWM_2_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
PWM_3_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
PWM_4_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
clk => internal_cpu_data_master_dbs_address[0].CLK
clk => internal_cpu_data_master_dbs_address[1].CLK
clk => internal_cpu_data_master_latency_counter.CLK
clk => dbs_16_reg_segment_0[0].CLK
clk => dbs_16_reg_segment_0[1].CLK
clk => dbs_16_reg_segment_0[2].CLK
clk => dbs_16_reg_segment_0[3].CLK
clk => dbs_16_reg_segment_0[4].CLK
clk => dbs_16_reg_segment_0[5].CLK
clk => dbs_16_reg_segment_0[6].CLK
clk => dbs_16_reg_segment_0[7].CLK
clk => dbs_16_reg_segment_0[8].CLK
clk => dbs_16_reg_segment_0[9].CLK
clk => dbs_16_reg_segment_0[10].CLK
clk => dbs_16_reg_segment_0[11].CLK
clk => dbs_16_reg_segment_0[12].CLK
clk => dbs_16_reg_segment_0[13].CLK
clk => dbs_16_reg_segment_0[14].CLK
clk => dbs_16_reg_segment_0[15].CLK
clk => cpu_data_master_read_but_no_slave_selected.CLK
cpu_data_master_address[0] => cpu_data_master_address_to_slave[0].DATAIN
cpu_data_master_address[1] => cpu_data_master_address_to_slave[1].DATAIN
cpu_data_master_address[2] => cpu_data_master_address_to_slave[2].DATAIN
cpu_data_master_address[3] => cpu_data_master_address_to_slave[3].DATAIN
cpu_data_master_address[4] => cpu_data_master_address_to_slave[4].DATAIN
cpu_data_master_address[5] => cpu_data_master_address_to_slave[5].DATAIN
cpu_data_master_address[6] => cpu_data_master_address_to_slave[6].DATAIN
cpu_data_master_address[7] => cpu_data_master_address_to_slave[7].DATAIN
cpu_data_master_address[8] => cpu_data_master_address_to_slave[8].DATAIN
cpu_data_master_address[9] => cpu_data_master_address_to_slave[9].DATAIN
cpu_data_master_address[10] => cpu_data_master_address_to_slave[10].DATAIN
cpu_data_master_address[11] => cpu_data_master_address_to_slave[11].DATAIN
cpu_data_master_address[12] => cpu_data_master_address_to_slave[12].DATAIN
cpu_data_master_address[13] => cpu_data_master_address_to_slave[13].DATAIN
cpu_data_master_address[14] => cpu_data_master_address_to_slave[14].DATAIN
cpu_data_master_address[15] => cpu_data_master_address_to_slave[15].DATAIN
cpu_data_master_address[16] => cpu_data_master_address_to_slave[16].DATAIN
cpu_data_master_address[17] => cpu_data_master_address_to_slave[17].DATAIN
cpu_data_master_address[18] => cpu_data_master_address_to_slave[18].DATAIN
cpu_data_master_address[19] => cpu_data_master_address_to_slave[19].DATAIN
cpu_data_master_address[20] => cpu_data_master_address_to_slave[20].DATAIN
cpu_data_master_address[21] => cpu_data_master_address_to_slave[21].DATAIN
cpu_data_master_address[22] => cpu_data_master_address_to_slave[22].DATAIN
cpu_data_master_address[23] => cpu_data_master_address_to_slave[23].DATAIN
cpu_data_master_address[24] => cpu_data_master_address_to_slave[24].DATAIN
cpu_data_master_address[25] => cpu_data_master_address_to_slave[25].DATAIN
cpu_data_master_address[26] => cpu_data_master_address_to_slave[26].DATAIN
cpu_data_master_byteenable[0] => ~NO_FANOUT~
cpu_data_master_byteenable[1] => ~NO_FANOUT~
cpu_data_master_byteenable[2] => ~NO_FANOUT~
cpu_data_master_byteenable[3] => ~NO_FANOUT~
cpu_data_master_byteenable_NiosII_clock_1_in[0] => WideOr0.IN0
cpu_data_master_byteenable_NiosII_clock_1_in[1] => WideOr0.IN1
cpu_data_master_granted_NiosII_clock_1_in => pre_dbs_count_enable.IN0
cpu_data_master_granted_NiosII_clock_1_in => pre_dbs_count_enable.IN0
cpu_data_master_granted_NiosII_clock_1_in => cpu_data_master_is_granted_some_slave.IN0
cpu_data_master_granted_NiosII_clock_2_in => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_PWM_1_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_PWM_2_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_PWM_3_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_PWM_4_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_cpu_jtag_debug_module => r_1.IN0
cpu_data_master_granted_cpu_jtag_debug_module => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_data_tx_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_duty_1_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_duty_2_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_duty_3_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_duty_4_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_entrada_ac_eje_X_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_entrada_ac_eje_Y_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_entrada_ac_eje_Z_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_entrada_gy_eje_X_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_entrada_gy_eje_Y_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_entrada_gy_eje_Z_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_entrada_ma_eje_X_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_entrada_ma_eje_Y_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_entrada_ma_eje_Z_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_entrada_temp_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_epcs_flash_controller_epcs_control_port => r_4.IN0
cpu_data_master_granted_epcs_flash_controller_epcs_control_port => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_jtag_uart_avalon_jtag_slave => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_out_test_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_sample_time_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_sysid_control_slave => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_timer_ONOF_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_uart_gps_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_uart_xbee_s1 => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_qualified_request_NiosII_clock_1_in => r_0.IN1
cpu_data_master_qualified_request_NiosII_clock_1_in => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_NiosII_clock_1_in => r_0.IN0
cpu_data_master_qualified_request_NiosII_clock_1_in => r_0.IN0
cpu_data_master_qualified_request_NiosII_clock_2_in => r_0.IN0
cpu_data_master_qualified_request_NiosII_clock_2_in => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_NiosII_clock_2_in => r_0.IN1
cpu_data_master_qualified_request_PWM_1_s1 => r_0.IN0
cpu_data_master_qualified_request_PWM_1_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_PWM_1_s1 => r_0.IN0
cpu_data_master_qualified_request_PWM_1_s1 => r_0.IN0
cpu_data_master_qualified_request_PWM_2_s1 => r_0.IN0
cpu_data_master_qualified_request_PWM_2_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_PWM_2_s1 => r_0.IN0
cpu_data_master_qualified_request_PWM_2_s1 => r_0.IN0
cpu_data_master_qualified_request_PWM_3_s1 => r_0.IN0
cpu_data_master_qualified_request_PWM_3_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_PWM_3_s1 => r_0.IN0
cpu_data_master_qualified_request_PWM_3_s1 => r_0.IN0
cpu_data_master_qualified_request_PWM_4_s1 => r_1.IN0
cpu_data_master_qualified_request_PWM_4_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_PWM_4_s1 => r_1.IN0
cpu_data_master_qualified_request_PWM_4_s1 => r_1.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_1.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_1.IN1
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_1.IN0
cpu_data_master_qualified_request_cpu_jtag_debug_module => r_1.IN0
cpu_data_master_qualified_request_data_tx_s1 => r_1.IN0
cpu_data_master_qualified_request_data_tx_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_data_tx_s1 => r_1.IN0
cpu_data_master_qualified_request_data_tx_s1 => r_1.IN0
cpu_data_master_qualified_request_duty_1_s1 => r_1.IN0
cpu_data_master_qualified_request_duty_1_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_duty_1_s1 => r_1.IN0
cpu_data_master_qualified_request_duty_1_s1 => r_1.IN0
cpu_data_master_qualified_request_duty_2_s1 => r_1.IN0
cpu_data_master_qualified_request_duty_2_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_duty_2_s1 => r_1.IN0
cpu_data_master_qualified_request_duty_2_s1 => r_2.IN0
cpu_data_master_qualified_request_duty_3_s1 => r_2.IN0
cpu_data_master_qualified_request_duty_3_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_duty_3_s1 => r_2.IN0
cpu_data_master_qualified_request_duty_3_s1 => r_2.IN0
cpu_data_master_qualified_request_duty_4_s1 => r_2.IN0
cpu_data_master_qualified_request_duty_4_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_duty_4_s1 => r_2.IN0
cpu_data_master_qualified_request_duty_4_s1 => r_2.IN0
cpu_data_master_qualified_request_entrada_ac_eje_X_s1 => r_2.IN0
cpu_data_master_qualified_request_entrada_ac_eje_X_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_entrada_ac_eje_X_s1 => r_2.IN0
cpu_data_master_qualified_request_entrada_ac_eje_X_s1 => r_2.IN0
cpu_data_master_qualified_request_entrada_ac_eje_Y_s1 => r_2.IN0
cpu_data_master_qualified_request_entrada_ac_eje_Y_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_entrada_ac_eje_Y_s1 => r_2.IN0
cpu_data_master_qualified_request_entrada_ac_eje_Y_s1 => r_2.IN0
cpu_data_master_qualified_request_entrada_ac_eje_Z_s1 => r_2.IN0
cpu_data_master_qualified_request_entrada_ac_eje_Z_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_entrada_ac_eje_Z_s1 => r_2.IN0
cpu_data_master_qualified_request_entrada_ac_eje_Z_s1 => r_3.IN0
cpu_data_master_qualified_request_entrada_gy_eje_X_s1 => r_3.IN0
cpu_data_master_qualified_request_entrada_gy_eje_X_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_entrada_gy_eje_X_s1 => r_3.IN0
cpu_data_master_qualified_request_entrada_gy_eje_X_s1 => r_3.IN0
cpu_data_master_qualified_request_entrada_gy_eje_Y_s1 => r_3.IN0
cpu_data_master_qualified_request_entrada_gy_eje_Y_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_entrada_gy_eje_Y_s1 => r_3.IN0
cpu_data_master_qualified_request_entrada_gy_eje_Y_s1 => r_3.IN0
cpu_data_master_qualified_request_entrada_gy_eje_Z_s1 => r_3.IN0
cpu_data_master_qualified_request_entrada_gy_eje_Z_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_entrada_gy_eje_Z_s1 => r_3.IN0
cpu_data_master_qualified_request_entrada_gy_eje_Z_s1 => r_3.IN0
cpu_data_master_qualified_request_entrada_ma_eje_X_s1 => r_3.IN0
cpu_data_master_qualified_request_entrada_ma_eje_X_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_entrada_ma_eje_X_s1 => r_3.IN0
cpu_data_master_qualified_request_entrada_ma_eje_X_s1 => r_3.IN0
cpu_data_master_qualified_request_entrada_ma_eje_Y_s1 => r_3.IN0
cpu_data_master_qualified_request_entrada_ma_eje_Y_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_entrada_ma_eje_Y_s1 => r_3.IN0
cpu_data_master_qualified_request_entrada_ma_eje_Y_s1 => r_4.IN0
cpu_data_master_qualified_request_entrada_ma_eje_Z_s1 => r_4.IN0
cpu_data_master_qualified_request_entrada_ma_eje_Z_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_entrada_ma_eje_Z_s1 => r_4.IN0
cpu_data_master_qualified_request_entrada_ma_eje_Z_s1 => r_4.IN0
cpu_data_master_qualified_request_entrada_temp_s1 => r_4.IN0
cpu_data_master_qualified_request_entrada_temp_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_entrada_temp_s1 => r_4.IN0
cpu_data_master_qualified_request_entrada_temp_s1 => r_4.IN0
cpu_data_master_qualified_request_epcs_flash_controller_epcs_control_port => r_4.IN0
cpu_data_master_qualified_request_epcs_flash_controller_epcs_control_port => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_epcs_flash_controller_epcs_control_port => r_4.IN1
cpu_data_master_qualified_request_epcs_flash_controller_epcs_control_port => r_4.IN1
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_4.IN0
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave => r_4.IN1
cpu_data_master_qualified_request_out_test_s1 => r_4.IN0
cpu_data_master_qualified_request_out_test_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_out_test_s1 => r_5.IN0
cpu_data_master_qualified_request_out_test_s1 => r_5.IN0
cpu_data_master_qualified_request_sample_time_s1 => r_5.IN0
cpu_data_master_qualified_request_sample_time_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_sample_time_s1 => r_5.IN0
cpu_data_master_qualified_request_sample_time_s1 => r_5.IN0
cpu_data_master_qualified_request_sysid_control_slave => r_5.IN0
cpu_data_master_qualified_request_sysid_control_slave => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_sysid_control_slave => r_5.IN0
cpu_data_master_qualified_request_sysid_control_slave => r_5.IN0
cpu_data_master_qualified_request_timer_ONOF_s1 => r_5.IN0
cpu_data_master_qualified_request_timer_ONOF_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_timer_ONOF_s1 => r_5.IN0
cpu_data_master_qualified_request_timer_ONOF_s1 => r_5.IN0
cpu_data_master_qualified_request_uart_gps_s1 => r_5.IN0
cpu_data_master_qualified_request_uart_gps_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_uart_gps_s1 => r_5.IN1
cpu_data_master_qualified_request_uart_xbee_s1 => r_5.IN0
cpu_data_master_qualified_request_uart_xbee_s1 => cpu_data_master_readdata.IN0
cpu_data_master_qualified_request_uart_xbee_s1 => r_6.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read => r_0.IN0
cpu_data_master_read => r_0.IN0
cpu_data_master_read => r_0.IN0
cpu_data_master_read => r_0.IN0
cpu_data_master_read => r_1.IN0
cpu_data_master_read => r_1.IN0
cpu_data_master_read => r_1.IN0
cpu_data_master_read => r_1.IN0
cpu_data_master_read => r_1.IN0
cpu_data_master_read => r_2.IN0
cpu_data_master_read => r_2.IN0
cpu_data_master_read => r_2.IN0
cpu_data_master_read => r_2.IN0
cpu_data_master_read => r_2.IN0
cpu_data_master_read => r_3.IN0
cpu_data_master_read => r_3.IN0
cpu_data_master_read => r_3.IN0
cpu_data_master_read => r_3.IN0
cpu_data_master_read => r_3.IN0
cpu_data_master_read => r_4.IN0
cpu_data_master_read => r_4.IN0
cpu_data_master_read => r_5.IN0
cpu_data_master_read => r_5.IN0
cpu_data_master_read => r_5.IN0
cpu_data_master_read => r_5.IN0
cpu_data_master_read => pre_dbs_count_enable.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => cpu_data_master_readdata.IN1
cpu_data_master_read => p1_cpu_data_master_latency_counter.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read => r_0.IN1
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_1.IN1
cpu_data_master_read => r_2.IN1
cpu_data_master_read => r_2.IN1
cpu_data_master_read => r_2.IN1
cpu_data_master_read => r_2.IN1
cpu_data_master_read => r_2.IN1
cpu_data_master_read => r_3.IN1
cpu_data_master_read => r_3.IN1
cpu_data_master_read => r_3.IN1
cpu_data_master_read => r_3.IN1
cpu_data_master_read => r_3.IN1
cpu_data_master_read => r_4.IN1
cpu_data_master_read => r_4.IN1
cpu_data_master_read => r_5.IN1
cpu_data_master_read => r_5.IN1
cpu_data_master_read => r_5.IN1
cpu_data_master_read => r_5.IN1
cpu_data_master_read_data_valid_NiosII_clock_1_in => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_NiosII_clock_2_in => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_PWM_1_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_PWM_2_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_PWM_3_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_PWM_4_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_cpu_jtag_debug_module => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_data_tx_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_duty_1_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_duty_2_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_duty_3_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_duty_4_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_entrada_ac_eje_X_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_entrada_ac_eje_Y_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_entrada_ac_eje_Z_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_entrada_gy_eje_X_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_entrada_gy_eje_Y_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_entrada_gy_eje_Z_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_entrada_ma_eje_X_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_entrada_ma_eje_Y_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_entrada_ma_eje_Z_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_entrada_temp_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_epcs_flash_controller_epcs_control_port => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_out_test_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_sample_time_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_sysid_control_slave => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_timer_ONOF_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_uart_gps_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_uart_xbee_s1 => cpu_data_master_readdatavalid.IN1
cpu_data_master_requests_NiosII_clock_1_in => pre_dbs_count_enable.IN0
cpu_data_master_requests_NiosII_clock_1_in => Add1.IN2
cpu_data_master_requests_NiosII_clock_1_in => r_0.IN1
cpu_data_master_requests_NiosII_clock_2_in => r_0.IN1
cpu_data_master_requests_PWM_1_s1 => r_0.IN1
cpu_data_master_requests_PWM_2_s1 => r_0.IN1
cpu_data_master_requests_PWM_3_s1 => r_0.IN1
cpu_data_master_requests_PWM_4_s1 => r_1.IN1
cpu_data_master_requests_cpu_jtag_debug_module => r_1.IN1
cpu_data_master_requests_data_tx_s1 => r_1.IN1
cpu_data_master_requests_duty_1_s1 => r_1.IN1
cpu_data_master_requests_duty_2_s1 => r_1.IN1
cpu_data_master_requests_duty_3_s1 => r_2.IN1
cpu_data_master_requests_duty_4_s1 => r_2.IN1
cpu_data_master_requests_entrada_ac_eje_X_s1 => r_2.IN1
cpu_data_master_requests_entrada_ac_eje_Y_s1 => r_2.IN1
cpu_data_master_requests_entrada_ac_eje_Z_s1 => r_2.IN1
cpu_data_master_requests_entrada_gy_eje_X_s1 => r_3.IN1
cpu_data_master_requests_entrada_gy_eje_Y_s1 => r_3.IN1
cpu_data_master_requests_entrada_gy_eje_Z_s1 => r_3.IN1
cpu_data_master_requests_entrada_ma_eje_X_s1 => r_3.IN1
cpu_data_master_requests_entrada_ma_eje_Y_s1 => r_3.IN1
cpu_data_master_requests_entrada_ma_eje_Z_s1 => r_4.IN1
cpu_data_master_requests_entrada_temp_s1 => r_4.IN1
cpu_data_master_requests_epcs_flash_controller_epcs_control_port => r_4.IN1
cpu_data_master_requests_jtag_uart_avalon_jtag_slave => r_4.IN1
cpu_data_master_requests_out_test_s1 => r_4.IN1
cpu_data_master_requests_sample_time_s1 => r_5.IN1
cpu_data_master_requests_sysid_control_slave => r_5.IN1
cpu_data_master_requests_timer_ONOF_s1 => r_5.IN1
cpu_data_master_requests_uart_gps_s1 => r_5.IN1
cpu_data_master_requests_uart_xbee_s1 => r_5.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_3.IN1
cpu_data_master_write => r_3.IN1
cpu_data_master_write => r_3.IN1
cpu_data_master_write => r_3.IN1
cpu_data_master_write => r_3.IN1
cpu_data_master_write => r_4.IN1
cpu_data_master_write => r_4.IN1
cpu_data_master_write => r_4.IN1
cpu_data_master_write => r_5.IN1
cpu_data_master_write => r_5.IN1
cpu_data_master_write => r_5.IN1
cpu_data_master_write => r_5.IN1
cpu_data_master_write => pre_dbs_count_enable.IN1
cpu_data_master_write => pre_dbs_count_enable.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_1.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_2.IN1
cpu_data_master_write => r_3.IN1
cpu_data_master_write => r_3.IN1
cpu_data_master_write => r_3.IN1
cpu_data_master_write => r_3.IN1
cpu_data_master_write => r_3.IN1
cpu_data_master_write => r_4.IN1
cpu_data_master_write => r_4.IN1
cpu_data_master_write => r_4.IN1
cpu_data_master_write => r_5.IN1
cpu_data_master_write => r_5.IN1
cpu_data_master_write => r_5.IN1
cpu_data_master_write => r_5.IN1
cpu_data_master_writedata[0] => A_WE_StdLogicVector.DATAA
cpu_data_master_writedata[1] => A_WE_StdLogicVector.DATAA
cpu_data_master_writedata[2] => A_WE_StdLogicVector.DATAA
cpu_data_master_writedata[3] => A_WE_StdLogicVector.DATAA
cpu_data_master_writedata[4] => A_WE_StdLogicVector.DATAA
cpu_data_master_writedata[5] => A_WE_StdLogicVector.DATAA
cpu_data_master_writedata[6] => A_WE_StdLogicVector.DATAA
cpu_data_master_writedata[7] => A_WE_StdLogicVector.DATAA
cpu_data_master_writedata[8] => A_WE_StdLogicVector.DATAA
cpu_data_master_writedata[9] => A_WE_StdLogicVector.DATAA
cpu_data_master_writedata[10] => A_WE_StdLogicVector.DATAA
cpu_data_master_writedata[11] => A_WE_StdLogicVector.DATAA
cpu_data_master_writedata[12] => A_WE_StdLogicVector.DATAA
cpu_data_master_writedata[13] => A_WE_StdLogicVector.DATAA
cpu_data_master_writedata[14] => A_WE_StdLogicVector.DATAA
cpu_data_master_writedata[15] => A_WE_StdLogicVector.DATAA
cpu_data_master_writedata[16] => A_WE_StdLogicVector.DATAB
cpu_data_master_writedata[17] => A_WE_StdLogicVector.DATAB
cpu_data_master_writedata[18] => A_WE_StdLogicVector.DATAB
cpu_data_master_writedata[19] => A_WE_StdLogicVector.DATAB
cpu_data_master_writedata[20] => A_WE_StdLogicVector.DATAB
cpu_data_master_writedata[21] => A_WE_StdLogicVector.DATAB
cpu_data_master_writedata[22] => A_WE_StdLogicVector.DATAB
cpu_data_master_writedata[23] => A_WE_StdLogicVector.DATAB
cpu_data_master_writedata[24] => A_WE_StdLogicVector.DATAB
cpu_data_master_writedata[25] => A_WE_StdLogicVector.DATAB
cpu_data_master_writedata[26] => A_WE_StdLogicVector.DATAB
cpu_data_master_writedata[27] => A_WE_StdLogicVector.DATAB
cpu_data_master_writedata[28] => A_WE_StdLogicVector.DATAB
cpu_data_master_writedata[29] => A_WE_StdLogicVector.DATAB
cpu_data_master_writedata[30] => A_WE_StdLogicVector.DATAB
cpu_data_master_writedata[31] => A_WE_StdLogicVector.DATAB
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_data_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_data_master_readdata.IN1
d1_NiosII_clock_1_in_end_xfer => ~NO_FANOUT~
d1_NiosII_clock_2_in_end_xfer => ~NO_FANOUT~
d1_PWM_1_s1_end_xfer => r_0.IN1
d1_PWM_2_s1_end_xfer => r_0.IN1
d1_PWM_3_s1_end_xfer => r_0.IN1
d1_PWM_4_s1_end_xfer => r_1.IN1
d1_cpu_jtag_debug_module_end_xfer => r_1.IN1
d1_data_tx_s1_end_xfer => r_1.IN1
d1_duty_1_s1_end_xfer => r_1.IN1
d1_duty_2_s1_end_xfer => r_1.IN1
d1_duty_3_s1_end_xfer => r_2.IN1
d1_duty_4_s1_end_xfer => r_2.IN1
d1_entrada_ac_eje_X_s1_end_xfer => r_2.IN1
d1_entrada_ac_eje_Y_s1_end_xfer => r_2.IN1
d1_entrada_ac_eje_Z_s1_end_xfer => r_2.IN1
d1_entrada_gy_eje_X_s1_end_xfer => r_3.IN1
d1_entrada_gy_eje_Y_s1_end_xfer => r_3.IN1
d1_entrada_gy_eje_Z_s1_end_xfer => r_3.IN1
d1_entrada_ma_eje_X_s1_end_xfer => r_3.IN1
d1_entrada_ma_eje_Y_s1_end_xfer => r_3.IN1
d1_entrada_ma_eje_Z_s1_end_xfer => r_4.IN1
d1_entrada_temp_s1_end_xfer => r_4.IN1
d1_epcs_flash_controller_epcs_control_port_end_xfer => r_4.IN1
d1_jtag_uart_avalon_jtag_slave_end_xfer => ~NO_FANOUT~
d1_out_test_s1_end_xfer => r_5.IN1
d1_sample_time_s1_end_xfer => r_5.IN1
d1_sysid_control_slave_end_xfer => r_5.IN1
d1_timer_ONOF_s1_end_xfer => r_5.IN1
d1_uart_gps_s1_end_xfer => r_5.IN1
d1_uart_xbee_s1_end_xfer => r_6.IN1
data_tx_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
data_tx_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
duty_1_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
duty_2_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
duty_3_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
duty_4_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
entrada_ac_eje_X_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
entrada_ac_eje_Y_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
entrada_ac_eje_Z_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
entrada_gy_eje_X_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
entrada_gy_eje_Y_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
entrada_gy_eje_Z_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
entrada_ma_eje_X_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
entrada_ma_eje_Y_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
entrada_ma_eje_Z_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
entrada_temp_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_irq_from_sa => cpu_data_master_irq[2].DATAIN
epcs_flash_controller_epcs_control_port_readdata_from_sa[0] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[1] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[2] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[3] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[4] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[5] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[6] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[7] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[8] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[9] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[10] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[11] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[12] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[13] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[14] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[15] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[16] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[17] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[18] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[19] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[20] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[21] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[22] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[23] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[24] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[25] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[26] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[27] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[28] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[29] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[30] => cpu_data_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[31] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_irq_from_sa => cpu_data_master_irq[0].DATAIN
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] => cpu_data_master_readdata.IN1
jtag_uart_avalon_jtag_slave_waitrequest_from_sa => r_4.IN1
out_test_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[16] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[17] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[18] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[19] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[20] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[21] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[22] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[23] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[24] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[25] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[26] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[27] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[28] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[29] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[30] => cpu_data_master_readdata.IN1
out_test_s1_readdata_from_sa[31] => cpu_data_master_readdata.IN1
reset_n => dbs_16_reg_segment_0[0].ACLR
reset_n => dbs_16_reg_segment_0[1].ACLR
reset_n => dbs_16_reg_segment_0[2].ACLR
reset_n => dbs_16_reg_segment_0[3].ACLR
reset_n => dbs_16_reg_segment_0[4].ACLR
reset_n => dbs_16_reg_segment_0[5].ACLR
reset_n => dbs_16_reg_segment_0[6].ACLR
reset_n => dbs_16_reg_segment_0[7].ACLR
reset_n => dbs_16_reg_segment_0[8].ACLR
reset_n => dbs_16_reg_segment_0[9].ACLR
reset_n => dbs_16_reg_segment_0[10].ACLR
reset_n => dbs_16_reg_segment_0[11].ACLR
reset_n => dbs_16_reg_segment_0[12].ACLR
reset_n => dbs_16_reg_segment_0[13].ACLR
reset_n => dbs_16_reg_segment_0[14].ACLR
reset_n => dbs_16_reg_segment_0[15].ACLR
reset_n => internal_cpu_data_master_dbs_address[0].ACLR
reset_n => internal_cpu_data_master_dbs_address[1].ACLR
reset_n => internal_cpu_data_master_latency_counter.ACLR
reset_n => cpu_data_master_read_but_no_slave_selected.ACLR
sample_time_s1_irq_from_sa => cpu_data_master_irq[1].DATAIN
sample_time_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
sample_time_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
sample_time_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
sample_time_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
sample_time_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
sample_time_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
sample_time_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
sample_time_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
sample_time_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
sample_time_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
sample_time_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
sample_time_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
sample_time_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
sample_time_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
sample_time_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
sample_time_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[0] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[1] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[2] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[3] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[4] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[5] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[6] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[7] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[8] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[9] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[10] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[11] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[12] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[13] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[14] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[15] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[16] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[17] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[18] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[19] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[20] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[21] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[22] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[23] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[24] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[25] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[26] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[27] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[28] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[29] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[30] => cpu_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[31] => cpu_data_master_readdata.IN1
timer_ONOF_s1_irq_from_sa => cpu_data_master_irq[5].DATAIN
timer_ONOF_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
timer_ONOF_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
timer_ONOF_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
timer_ONOF_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
timer_ONOF_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
timer_ONOF_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
timer_ONOF_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
timer_ONOF_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
timer_ONOF_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
timer_ONOF_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
timer_ONOF_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
timer_ONOF_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
timer_ONOF_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
timer_ONOF_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
timer_ONOF_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
timer_ONOF_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
uart_gps_s1_irq_from_sa => cpu_data_master_irq[3].DATAIN
uart_gps_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
uart_gps_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
uart_gps_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
uart_gps_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
uart_gps_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
uart_gps_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
uart_gps_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
uart_gps_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
uart_gps_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
uart_gps_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
uart_gps_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
uart_gps_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
uart_gps_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
uart_gps_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
uart_gps_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
uart_gps_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1
uart_xbee_s1_irq_from_sa => cpu_data_master_irq[4].DATAIN
uart_xbee_s1_readdata_from_sa[0] => cpu_data_master_readdata.IN1
uart_xbee_s1_readdata_from_sa[1] => cpu_data_master_readdata.IN1
uart_xbee_s1_readdata_from_sa[2] => cpu_data_master_readdata.IN1
uart_xbee_s1_readdata_from_sa[3] => cpu_data_master_readdata.IN1
uart_xbee_s1_readdata_from_sa[4] => cpu_data_master_readdata.IN1
uart_xbee_s1_readdata_from_sa[5] => cpu_data_master_readdata.IN1
uart_xbee_s1_readdata_from_sa[6] => cpu_data_master_readdata.IN1
uart_xbee_s1_readdata_from_sa[7] => cpu_data_master_readdata.IN1
uart_xbee_s1_readdata_from_sa[8] => cpu_data_master_readdata.IN1
uart_xbee_s1_readdata_from_sa[9] => cpu_data_master_readdata.IN1
uart_xbee_s1_readdata_from_sa[10] => cpu_data_master_readdata.IN1
uart_xbee_s1_readdata_from_sa[11] => cpu_data_master_readdata.IN1
uart_xbee_s1_readdata_from_sa[12] => cpu_data_master_readdata.IN1
uart_xbee_s1_readdata_from_sa[13] => cpu_data_master_readdata.IN1
uart_xbee_s1_readdata_from_sa[14] => cpu_data_master_readdata.IN1
uart_xbee_s1_readdata_from_sa[15] => cpu_data_master_readdata.IN1


|Quad|NiosII:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master
NiosII_clock_0_in_readdata_from_sa[0] => cpu_instruction_master_readdata.IN1
NiosII_clock_0_in_readdata_from_sa[0] => dbs_16_reg_segment_0[0].DATAIN
NiosII_clock_0_in_readdata_from_sa[1] => cpu_instruction_master_readdata.IN1
NiosII_clock_0_in_readdata_from_sa[1] => dbs_16_reg_segment_0[1].DATAIN
NiosII_clock_0_in_readdata_from_sa[2] => cpu_instruction_master_readdata.IN1
NiosII_clock_0_in_readdata_from_sa[2] => dbs_16_reg_segment_0[2].DATAIN
NiosII_clock_0_in_readdata_from_sa[3] => cpu_instruction_master_readdata.IN1
NiosII_clock_0_in_readdata_from_sa[3] => dbs_16_reg_segment_0[3].DATAIN
NiosII_clock_0_in_readdata_from_sa[4] => cpu_instruction_master_readdata.IN1
NiosII_clock_0_in_readdata_from_sa[4] => dbs_16_reg_segment_0[4].DATAIN
NiosII_clock_0_in_readdata_from_sa[5] => cpu_instruction_master_readdata.IN1
NiosII_clock_0_in_readdata_from_sa[5] => dbs_16_reg_segment_0[5].DATAIN
NiosII_clock_0_in_readdata_from_sa[6] => cpu_instruction_master_readdata.IN1
NiosII_clock_0_in_readdata_from_sa[6] => dbs_16_reg_segment_0[6].DATAIN
NiosII_clock_0_in_readdata_from_sa[7] => cpu_instruction_master_readdata.IN1
NiosII_clock_0_in_readdata_from_sa[7] => dbs_16_reg_segment_0[7].DATAIN
NiosII_clock_0_in_readdata_from_sa[8] => cpu_instruction_master_readdata.IN1
NiosII_clock_0_in_readdata_from_sa[8] => dbs_16_reg_segment_0[8].DATAIN
NiosII_clock_0_in_readdata_from_sa[9] => cpu_instruction_master_readdata.IN1
NiosII_clock_0_in_readdata_from_sa[9] => dbs_16_reg_segment_0[9].DATAIN
NiosII_clock_0_in_readdata_from_sa[10] => cpu_instruction_master_readdata.IN1
NiosII_clock_0_in_readdata_from_sa[10] => dbs_16_reg_segment_0[10].DATAIN
NiosII_clock_0_in_readdata_from_sa[11] => cpu_instruction_master_readdata.IN1
NiosII_clock_0_in_readdata_from_sa[11] => dbs_16_reg_segment_0[11].DATAIN
NiosII_clock_0_in_readdata_from_sa[12] => cpu_instruction_master_readdata.IN1
NiosII_clock_0_in_readdata_from_sa[12] => dbs_16_reg_segment_0[12].DATAIN
NiosII_clock_0_in_readdata_from_sa[13] => cpu_instruction_master_readdata.IN1
NiosII_clock_0_in_readdata_from_sa[13] => dbs_16_reg_segment_0[13].DATAIN
NiosII_clock_0_in_readdata_from_sa[14] => cpu_instruction_master_readdata.IN1
NiosII_clock_0_in_readdata_from_sa[14] => dbs_16_reg_segment_0[14].DATAIN
NiosII_clock_0_in_readdata_from_sa[15] => cpu_instruction_master_readdata.IN1
NiosII_clock_0_in_readdata_from_sa[15] => dbs_16_reg_segment_0[15].DATAIN
NiosII_clock_0_in_waitrequest_from_sa => pre_dbs_count_enable.IN1
NiosII_clock_0_in_waitrequest_from_sa => r_0.IN1
clk => internal_cpu_instruction_master_dbs_address[0].CLK
clk => internal_cpu_instruction_master_dbs_address[1].CLK
clk => internal_cpu_instruction_master_latency_counter.CLK
clk => dbs_16_reg_segment_0[0].CLK
clk => dbs_16_reg_segment_0[1].CLK
clk => dbs_16_reg_segment_0[2].CLK
clk => dbs_16_reg_segment_0[3].CLK
clk => dbs_16_reg_segment_0[4].CLK
clk => dbs_16_reg_segment_0[5].CLK
clk => dbs_16_reg_segment_0[6].CLK
clk => dbs_16_reg_segment_0[7].CLK
clk => dbs_16_reg_segment_0[8].CLK
clk => dbs_16_reg_segment_0[9].CLK
clk => dbs_16_reg_segment_0[10].CLK
clk => dbs_16_reg_segment_0[11].CLK
clk => dbs_16_reg_segment_0[12].CLK
clk => dbs_16_reg_segment_0[13].CLK
clk => dbs_16_reg_segment_0[14].CLK
clk => dbs_16_reg_segment_0[15].CLK
clk => cpu_instruction_master_read_but_no_slave_selected.CLK
cpu_instruction_master_address[0] => cpu_instruction_master_address_to_slave[0].DATAIN
cpu_instruction_master_address[1] => cpu_instruction_master_address_to_slave[1].DATAIN
cpu_instruction_master_address[2] => cpu_instruction_master_address_to_slave[2].DATAIN
cpu_instruction_master_address[3] => cpu_instruction_master_address_to_slave[3].DATAIN
cpu_instruction_master_address[4] => cpu_instruction_master_address_to_slave[4].DATAIN
cpu_instruction_master_address[5] => cpu_instruction_master_address_to_slave[5].DATAIN
cpu_instruction_master_address[6] => cpu_instruction_master_address_to_slave[6].DATAIN
cpu_instruction_master_address[7] => cpu_instruction_master_address_to_slave[7].DATAIN
cpu_instruction_master_address[8] => cpu_instruction_master_address_to_slave[8].DATAIN
cpu_instruction_master_address[9] => cpu_instruction_master_address_to_slave[9].DATAIN
cpu_instruction_master_address[10] => cpu_instruction_master_address_to_slave[10].DATAIN
cpu_instruction_master_address[11] => cpu_instruction_master_address_to_slave[11].DATAIN
cpu_instruction_master_address[12] => cpu_instruction_master_address_to_slave[12].DATAIN
cpu_instruction_master_address[13] => cpu_instruction_master_address_to_slave[13].DATAIN
cpu_instruction_master_address[14] => cpu_instruction_master_address_to_slave[14].DATAIN
cpu_instruction_master_address[15] => cpu_instruction_master_address_to_slave[15].DATAIN
cpu_instruction_master_address[16] => cpu_instruction_master_address_to_slave[16].DATAIN
cpu_instruction_master_address[17] => cpu_instruction_master_address_to_slave[17].DATAIN
cpu_instruction_master_address[18] => cpu_instruction_master_address_to_slave[18].DATAIN
cpu_instruction_master_address[19] => cpu_instruction_master_address_to_slave[19].DATAIN
cpu_instruction_master_address[20] => cpu_instruction_master_address_to_slave[20].DATAIN
cpu_instruction_master_address[21] => cpu_instruction_master_address_to_slave[21].DATAIN
cpu_instruction_master_address[22] => cpu_instruction_master_address_to_slave[22].DATAIN
cpu_instruction_master_address[23] => cpu_instruction_master_address_to_slave[23].DATAIN
cpu_instruction_master_address[24] => cpu_instruction_master_address_to_slave[24].DATAIN
cpu_instruction_master_address[25] => cpu_instruction_master_address_to_slave[25].DATAIN
cpu_instruction_master_address[26] => cpu_instruction_master_address_to_slave[26].DATAIN
cpu_instruction_master_granted_NiosII_clock_0_in => cpu_instruction_master_is_granted_some_slave.IN0
cpu_instruction_master_granted_NiosII_clock_0_in => pre_dbs_count_enable.IN0
cpu_instruction_master_granted_cpu_jtag_debug_module => r_1.IN0
cpu_instruction_master_granted_cpu_jtag_debug_module => cpu_instruction_master_is_granted_some_slave.IN1
cpu_instruction_master_granted_epcs_flash_controller_epcs_control_port => r_4.IN0
cpu_instruction_master_granted_epcs_flash_controller_epcs_control_port => cpu_instruction_master_is_granted_some_slave.IN1
cpu_instruction_master_qualified_request_NiosII_clock_0_in => r_0.IN0
cpu_instruction_master_qualified_request_NiosII_clock_0_in => cpu_instruction_master_readdata.IN0
cpu_instruction_master_qualified_request_NiosII_clock_0_in => r_0.IN0
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_1.IN0
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => cpu_instruction_master_readdata.IN0
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_1.IN1
cpu_instruction_master_qualified_request_cpu_jtag_debug_module => r_1.IN0
cpu_instruction_master_qualified_request_epcs_flash_controller_epcs_control_port => r_4.IN0
cpu_instruction_master_qualified_request_epcs_flash_controller_epcs_control_port => cpu_instruction_master_readdata.IN0
cpu_instruction_master_qualified_request_epcs_flash_controller_epcs_control_port => r_4.IN1
cpu_instruction_master_qualified_request_epcs_flash_controller_epcs_control_port => r_4.IN0
cpu_instruction_master_read => r_0.IN1
cpu_instruction_master_read => r_1.IN0
cpu_instruction_master_read => r_4.IN0
cpu_instruction_master_read => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read => cpu_instruction_master_readdata.IN1
cpu_instruction_master_read => p1_cpu_instruction_master_latency_counter.IN1
cpu_instruction_master_read => pre_dbs_count_enable.IN1
cpu_instruction_master_read => r_0.IN1
cpu_instruction_master_read => r_1.IN1
cpu_instruction_master_read => r_4.IN1
cpu_instruction_master_read_data_valid_NiosII_clock_0_in => cpu_instruction_master_readdatavalid.IN1
cpu_instruction_master_read_data_valid_cpu_jtag_debug_module => cpu_instruction_master_readdatavalid.IN1
cpu_instruction_master_read_data_valid_epcs_flash_controller_epcs_control_port => cpu_instruction_master_readdatavalid.IN1
cpu_instruction_master_requests_NiosII_clock_0_in => Add1.IN2
cpu_instruction_master_requests_NiosII_clock_0_in => r_0.IN1
cpu_instruction_master_requests_cpu_jtag_debug_module => r_1.IN1
cpu_instruction_master_requests_epcs_flash_controller_epcs_control_port => r_4.IN1
cpu_jtag_debug_module_readdata_from_sa[0] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[1] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[2] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[3] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[4] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[5] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[6] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[7] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[8] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[9] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[10] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[11] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[12] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[13] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[14] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[15] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[16] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[17] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[18] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[19] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[20] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[21] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[22] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[23] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[24] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[25] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[26] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[27] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[28] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[29] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[30] => cpu_instruction_master_readdata.IN1
cpu_jtag_debug_module_readdata_from_sa[31] => cpu_instruction_master_readdata.IN1
d1_NiosII_clock_0_in_end_xfer => ~NO_FANOUT~
d1_cpu_jtag_debug_module_end_xfer => r_1.IN1
d1_epcs_flash_controller_epcs_control_port_end_xfer => r_4.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[0] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[1] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[2] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[3] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[4] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[5] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[6] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[7] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[8] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[9] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[10] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[11] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[12] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[13] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[14] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[15] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[16] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[17] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[18] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[19] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[20] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[21] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[22] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[23] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[24] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[25] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[26] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[27] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[28] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[29] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[30] => cpu_instruction_master_readdata.IN1
epcs_flash_controller_epcs_control_port_readdata_from_sa[31] => cpu_instruction_master_readdata.IN1
reset_n => dbs_16_reg_segment_0[0].ACLR
reset_n => dbs_16_reg_segment_0[1].ACLR
reset_n => dbs_16_reg_segment_0[2].ACLR
reset_n => dbs_16_reg_segment_0[3].ACLR
reset_n => dbs_16_reg_segment_0[4].ACLR
reset_n => dbs_16_reg_segment_0[5].ACLR
reset_n => dbs_16_reg_segment_0[6].ACLR
reset_n => dbs_16_reg_segment_0[7].ACLR
reset_n => dbs_16_reg_segment_0[8].ACLR
reset_n => dbs_16_reg_segment_0[9].ACLR
reset_n => dbs_16_reg_segment_0[10].ACLR
reset_n => dbs_16_reg_segment_0[11].ACLR
reset_n => dbs_16_reg_segment_0[12].ACLR
reset_n => dbs_16_reg_segment_0[13].ACLR
reset_n => dbs_16_reg_segment_0[14].ACLR
reset_n => dbs_16_reg_segment_0[15].ACLR
reset_n => internal_cpu_instruction_master_dbs_address[0].ACLR
reset_n => internal_cpu_instruction_master_dbs_address[1].ACLR
reset_n => internal_cpu_instruction_master_latency_counter.ACLR
reset_n => cpu_instruction_master_read_but_no_slave_selected.ACLR


|Quad|NiosII:inst|cpu:the_cpu
A_ci_multi_done => A_WE_StdLogic.DATAB
A_ci_multi_result[0] => A_slow_inst_result_nxt[0].DATAB
A_ci_multi_result[1] => A_slow_inst_result_nxt[1].DATAB
A_ci_multi_result[2] => A_slow_inst_result_nxt[2].DATAB
A_ci_multi_result[3] => A_slow_inst_result_nxt[3].DATAB
A_ci_multi_result[4] => A_slow_inst_result_nxt[4].DATAB
A_ci_multi_result[5] => A_slow_inst_result_nxt[5].DATAB
A_ci_multi_result[6] => A_slow_inst_result_nxt[6].DATAB
A_ci_multi_result[7] => A_slow_inst_result_nxt[7].DATAB
A_ci_multi_result[8] => A_slow_inst_result_nxt[8].DATAB
A_ci_multi_result[9] => A_slow_inst_result_nxt[9].DATAB
A_ci_multi_result[10] => A_slow_inst_result_nxt[10].DATAB
A_ci_multi_result[11] => A_slow_inst_result_nxt[11].DATAB
A_ci_multi_result[12] => A_slow_inst_result_nxt[12].DATAB
A_ci_multi_result[13] => A_slow_inst_result_nxt[13].DATAB
A_ci_multi_result[14] => A_slow_inst_result_nxt[14].DATAB
A_ci_multi_result[15] => A_slow_inst_result_nxt[15].DATAB
A_ci_multi_result[16] => A_slow_inst_result_nxt[16].DATAB
A_ci_multi_result[17] => A_slow_inst_result_nxt[17].DATAB
A_ci_multi_result[18] => A_slow_inst_result_nxt[18].DATAB
A_ci_multi_result[19] => A_slow_inst_result_nxt[19].DATAB
A_ci_multi_result[20] => A_slow_inst_result_nxt[20].DATAB
A_ci_multi_result[21] => A_slow_inst_result_nxt[21].DATAB
A_ci_multi_result[22] => A_slow_inst_result_nxt[22].DATAB
A_ci_multi_result[23] => A_slow_inst_result_nxt[23].DATAB
A_ci_multi_result[24] => A_slow_inst_result_nxt[24].DATAB
A_ci_multi_result[25] => A_slow_inst_result_nxt[25].DATAB
A_ci_multi_result[26] => A_slow_inst_result_nxt[26].DATAB
A_ci_multi_result[27] => A_slow_inst_result_nxt[27].DATAB
A_ci_multi_result[28] => A_slow_inst_result_nxt[28].DATAB
A_ci_multi_result[29] => A_slow_inst_result_nxt[29].DATAB
A_ci_multi_result[30] => A_slow_inst_result_nxt[30].DATAB
A_ci_multi_result[31] => A_slow_inst_result_nxt[31].DATAB
clk => cpu_test_bench:the_cpu_test_bench.clk
clk => M_ctrl_late_result.CLK
clk => E_ctrl_late_result.CLK
clk => E_ctrl_flush_pipe_always.CLK
clk => M_ctrl_rdctl_inst.CLK
clk => M_ctrl_wrctl_inst.CLK
clk => D_ctrl_src2_choose_imm.CLK
clk => D_ctrl_ignore_dst.CLK
clk => D_ctrl_b_is_dst.CLK
clk => D_ctrl_b_not_src.CLK
clk => D_ctrl_a_not_src.CLK
clk => A_ctrl_dc_nowb_inv.CLK
clk => M_ctrl_dc_nowb_inv.CLK
clk => A_ctrl_dc_addr_inv.CLK
clk => M_ctrl_dc_addr_inv.CLK
clk => A_ctrl_dc_index_inv.CLK
clk => M_ctrl_dc_index_inv.CLK
clk => A_ctrl_dc_addr_wb_inv.CLK
clk => M_ctrl_dc_addr_wb_inv.CLK
clk => A_ctrl_dc_index_wb_inv.CLK
clk => M_ctrl_dc_index_wb_inv.CLK
clk => M_ctrl_mem.CLK
clk => M_ctrl_ld_st.CLK
clk => A_ctrl_st.CLK
clk => M_ctrl_st.CLK
clk => A_ctrl_ld.CLK
clk => M_ctrl_ld.CLK
clk => E_ctrl_ld.CLK
clk => A_ctrl_ld_signed.CLK
clk => M_ctrl_ld_signed.CLK
clk => M_ctrl_ld8_ld16.CLK
clk => A_ctrl_ld16.CLK
clk => M_ctrl_ld16.CLK
clk => M_ctrl_ld8.CLK
clk => E_ctrl_alu_signed_comparison.CLK
clk => E_ctrl_alu_subtract.CLK
clk => D_ctrl_br.CLK
clk => M_ctrl_br_always_pred_taken.CLK
clk => E_ctrl_br_always_pred_taken.CLK
clk => D_ctrl_br_uncond.CLK
clk => M_ctrl_br_cond.CLK
clk => E_ctrl_br_cond.CLK
clk => E_ctrl_cmp.CLK
clk => D_ctrl_unsigned_lo_imm16.CLK
clk => D_ctrl_hi_imm16.CLK
clk => E_ctrl_logic.CLK
clk => E_ctrl_rot.CLK
clk => A_ctrl_shift_rot.CLK
clk => M_ctrl_shift_rot.CLK
clk => E_ctrl_shift_rot.CLK
clk => E_ctrl_shift_rot_right.CLK
clk => E_ctrl_shift_right_arith.CLK
clk => E_ctrl_shift_rot_left.CLK
clk => E_ctrl_retaddr.CLK
clk => M_ctrl_crst.CLK
clk => E_ctrl_crst.CLK
clk => M_ctrl_break.CLK
clk => E_ctrl_break.CLK
clk => A_ctrl_exception.CLK
clk => M_ctrl_exception.CLK
clk => E_ctrl_exception.CLK
clk => D_ctrl_implicit_dst_eretaddr.CLK
clk => D_ctrl_implicit_dst_retaddr.CLK
clk => A_ctrl_mul_lsw.CLK
clk => M_ctrl_mul_lsw.CLK
clk => E_ctrl_mul_lsw.CLK
clk => D_ctrl_jmp_direct.CLK
clk => E_ctrl_jmp_indirect.CLK
clk => M_ctrl_invalidate_i.CLK
clk => A_ctrl_custom_multi.CLK
clk => M_ctrl_custom_multi.CLK
clk => E_ctrl_custom_multi.CLK
clk => M_ctrl_ld_st_non_bypass.CLK
clk => M_ctrl_st_non_bypass.CLK
clk => A_ctrl_ld_non_bypass.CLK
clk => M_ctrl_ld_non_bypass.CLK
clk => M_ctrl_ld_st_bypass_or_dcache_management.CLK
clk => A_ctrl_ld_st_bypass.CLK
clk => M_ctrl_ld_st_bypass.CLK
clk => A_ctrl_st_bypass.CLK
clk => M_ctrl_st_bypass.CLK
clk => A_ctrl_ld_bypass.CLK
clk => M_ctrl_ld_bypass.CLK
clk => internal_A_ci_multi_start.CLK
clk => A_ci_multi_stall.CLK
clk => A_ci_multi_src2[0].CLK
clk => A_ci_multi_src2[1].CLK
clk => A_ci_multi_src2[2].CLK
clk => A_ci_multi_src2[3].CLK
clk => A_ci_multi_src2[4].CLK
clk => A_ci_multi_src2[5].CLK
clk => A_ci_multi_src2[6].CLK
clk => A_ci_multi_src2[7].CLK
clk => A_ci_multi_src2[8].CLK
clk => A_ci_multi_src2[9].CLK
clk => A_ci_multi_src2[10].CLK
clk => A_ci_multi_src2[11].CLK
clk => A_ci_multi_src2[12].CLK
clk => A_ci_multi_src2[13].CLK
clk => A_ci_multi_src2[14].CLK
clk => A_ci_multi_src2[15].CLK
clk => A_ci_multi_src2[16].CLK
clk => A_ci_multi_src2[17].CLK
clk => A_ci_multi_src2[18].CLK
clk => A_ci_multi_src2[19].CLK
clk => A_ci_multi_src2[20].CLK
clk => A_ci_multi_src2[21].CLK
clk => A_ci_multi_src2[22].CLK
clk => A_ci_multi_src2[23].CLK
clk => A_ci_multi_src2[24].CLK
clk => A_ci_multi_src2[25].CLK
clk => A_ci_multi_src2[26].CLK
clk => A_ci_multi_src2[27].CLK
clk => A_ci_multi_src2[28].CLK
clk => A_ci_multi_src2[29].CLK
clk => A_ci_multi_src2[30].CLK
clk => A_ci_multi_src2[31].CLK
clk => A_ci_multi_src1[0].CLK
clk => A_ci_multi_src1[1].CLK
clk => A_ci_multi_src1[2].CLK
clk => A_ci_multi_src1[3].CLK
clk => A_ci_multi_src1[4].CLK
clk => A_ci_multi_src1[5].CLK
clk => A_ci_multi_src1[6].CLK
clk => A_ci_multi_src1[7].CLK
clk => A_ci_multi_src1[8].CLK
clk => A_ci_multi_src1[9].CLK
clk => A_ci_multi_src1[10].CLK
clk => A_ci_multi_src1[11].CLK
clk => A_ci_multi_src1[12].CLK
clk => A_ci_multi_src1[13].CLK
clk => A_ci_multi_src1[14].CLK
clk => A_ci_multi_src1[15].CLK
clk => A_ci_multi_src1[16].CLK
clk => A_ci_multi_src1[17].CLK
clk => A_ci_multi_src1[18].CLK
clk => A_ci_multi_src1[19].CLK
clk => A_ci_multi_src1[20].CLK
clk => A_ci_multi_src1[21].CLK
clk => A_ci_multi_src1[22].CLK
clk => A_ci_multi_src1[23].CLK
clk => A_ci_multi_src1[24].CLK
clk => A_ci_multi_src1[25].CLK
clk => A_ci_multi_src1[26].CLK
clk => A_ci_multi_src1[27].CLK
clk => A_ci_multi_src1[28].CLK
clk => A_ci_multi_src1[29].CLK
clk => A_ci_multi_src1[30].CLK
clk => A_ci_multi_src1[31].CLK
clk => A_mul_stall_d3.CLK
clk => A_mul_stall_d2.CLK
clk => A_mul_stall_d1.CLK
clk => A_mul_stall.CLK
clk => A_mul_cnt[0].CLK
clk => A_mul_cnt[1].CLK
clk => A_mul_cnt[2].CLK
clk => A_mul_result[0].CLK
clk => A_mul_result[1].CLK
clk => A_mul_result[2].CLK
clk => A_mul_result[3].CLK
clk => A_mul_result[4].CLK
clk => A_mul_result[5].CLK
clk => A_mul_result[6].CLK
clk => A_mul_result[7].CLK
clk => A_mul_result[8].CLK
clk => A_mul_result[9].CLK
clk => A_mul_result[10].CLK
clk => A_mul_result[11].CLK
clk => A_mul_result[12].CLK
clk => A_mul_result[13].CLK
clk => A_mul_result[14].CLK
clk => A_mul_result[15].CLK
clk => A_mul_result[16].CLK
clk => A_mul_result[17].CLK
clk => A_mul_result[18].CLK
clk => A_mul_result[19].CLK
clk => A_mul_result[20].CLK
clk => A_mul_result[21].CLK
clk => A_mul_result[22].CLK
clk => A_mul_result[23].CLK
clk => A_mul_result[24].CLK
clk => A_mul_result[25].CLK
clk => A_mul_result[26].CLK
clk => A_mul_result[27].CLK
clk => A_mul_result[28].CLK
clk => A_mul_result[29].CLK
clk => A_mul_result[30].CLK
clk => A_mul_result[31].CLK
clk => A_mul_partial_prod[0].CLK
clk => A_mul_partial_prod[1].CLK
clk => A_mul_partial_prod[2].CLK
clk => A_mul_partial_prod[3].CLK
clk => A_mul_partial_prod[4].CLK
clk => A_mul_partial_prod[5].CLK
clk => A_mul_partial_prod[6].CLK
clk => A_mul_partial_prod[7].CLK
clk => A_mul_partial_prod[8].CLK
clk => A_mul_partial_prod[9].CLK
clk => A_mul_partial_prod[10].CLK
clk => A_mul_partial_prod[11].CLK
clk => A_mul_partial_prod[12].CLK
clk => A_mul_partial_prod[13].CLK
clk => A_mul_partial_prod[14].CLK
clk => A_mul_partial_prod[15].CLK
clk => A_mul_partial_prod[16].CLK
clk => A_mul_partial_prod[17].CLK
clk => A_mul_partial_prod[18].CLK
clk => A_mul_partial_prod[19].CLK
clk => A_mul_partial_prod[20].CLK
clk => A_mul_partial_prod[21].CLK
clk => A_mul_partial_prod[22].CLK
clk => A_mul_partial_prod[23].CLK
clk => A_mul_partial_prod[24].CLK
clk => A_mul_partial_prod[25].CLK
clk => A_mul_partial_prod[26].CLK
clk => A_mul_partial_prod[27].CLK
clk => A_mul_partial_prod[28].CLK
clk => A_mul_partial_prod[29].CLK
clk => A_mul_partial_prod[30].CLK
clk => A_mul_partial_prod[31].CLK
clk => A_mul_src2[0].CLK
clk => A_mul_src2[1].CLK
clk => A_mul_src2[2].CLK
clk => A_mul_src2[3].CLK
clk => A_mul_src2[4].CLK
clk => A_mul_src2[5].CLK
clk => A_mul_src2[6].CLK
clk => A_mul_src2[7].CLK
clk => A_mul_src2[8].CLK
clk => A_mul_src2[9].CLK
clk => A_mul_src2[10].CLK
clk => A_mul_src2[11].CLK
clk => A_mul_src2[12].CLK
clk => A_mul_src2[13].CLK
clk => A_mul_src2[14].CLK
clk => A_mul_src2[15].CLK
clk => A_mul_src2[16].CLK
clk => A_mul_src2[17].CLK
clk => A_mul_src2[18].CLK
clk => A_mul_src2[19].CLK
clk => A_mul_src2[20].CLK
clk => A_mul_src2[21].CLK
clk => A_mul_src2[22].CLK
clk => A_mul_src2[23].CLK
clk => A_mul_src2[24].CLK
clk => A_mul_src2[25].CLK
clk => A_mul_src2[26].CLK
clk => A_mul_src2[27].CLK
clk => A_mul_src2[28].CLK
clk => A_mul_src2[29].CLK
clk => A_mul_src2[30].CLK
clk => A_mul_src2[31].CLK
clk => A_mul_src1[0].CLK
clk => A_mul_src1[1].CLK
clk => A_mul_src1[2].CLK
clk => A_mul_src1[3].CLK
clk => A_mul_src1[4].CLK
clk => A_mul_src1[5].CLK
clk => A_mul_src1[6].CLK
clk => A_mul_src1[7].CLK
clk => A_mul_src1[8].CLK
clk => A_mul_src1[9].CLK
clk => A_mul_src1[10].CLK
clk => A_mul_src1[11].CLK
clk => A_mul_src1[12].CLK
clk => A_mul_src1[13].CLK
clk => A_mul_src1[14].CLK
clk => A_mul_src1[15].CLK
clk => A_mul_src1[16].CLK
clk => A_mul_src1[17].CLK
clk => A_mul_src1[18].CLK
clk => A_mul_src1[19].CLK
clk => A_mul_src1[20].CLK
clk => A_mul_src1[21].CLK
clk => A_mul_src1[22].CLK
clk => A_mul_src1[23].CLK
clk => A_mul_src1[24].CLK
clk => A_mul_src1[25].CLK
clk => A_mul_src1[26].CLK
clk => A_mul_src1[27].CLK
clk => A_mul_src1[28].CLK
clk => A_mul_src1[29].CLK
clk => A_mul_src1[30].CLK
clk => A_mul_src1[31].CLK
clk => A_valid_wrctl_ienable.CLK
clk => E_compare_op[0].CLK
clk => E_compare_op[1].CLK
clk => E_logic_op[0].CLK
clk => E_logic_op[1].CLK
clk => M_src2[0].CLK
clk => M_src2[1].CLK
clk => M_src2[2].CLK
clk => M_src2[3].CLK
clk => M_src2[4].CLK
clk => M_src2[5].CLK
clk => M_src2[6].CLK
clk => M_src2[7].CLK
clk => M_src2[8].CLK
clk => M_src2[9].CLK
clk => M_src2[10].CLK
clk => M_src2[11].CLK
clk => M_src2[12].CLK
clk => M_src2[13].CLK
clk => M_src2[14].CLK
clk => M_src2[15].CLK
clk => M_src2[16].CLK
clk => M_src2[17].CLK
clk => M_src2[18].CLK
clk => M_src2[19].CLK
clk => M_src2[20].CLK
clk => M_src2[21].CLK
clk => M_src2[22].CLK
clk => M_src2[23].CLK
clk => M_src2[24].CLK
clk => M_src2[25].CLK
clk => M_src2[26].CLK
clk => M_src2[27].CLK
clk => M_src2[28].CLK
clk => M_src2[29].CLK
clk => M_src2[30].CLK
clk => M_src2[31].CLK
clk => M_src1[0].CLK
clk => M_src1[1].CLK
clk => M_src1[2].CLK
clk => M_src1[3].CLK
clk => M_src1[4].CLK
clk => M_src1[5].CLK
clk => M_src1[6].CLK
clk => M_src1[7].CLK
clk => M_src1[8].CLK
clk => M_src1[9].CLK
clk => M_src1[10].CLK
clk => M_src1[11].CLK
clk => M_src1[12].CLK
clk => M_src1[13].CLK
clk => M_src1[14].CLK
clk => M_src1[15].CLK
clk => M_src1[16].CLK
clk => M_src1[17].CLK
clk => M_src1[18].CLK
clk => M_src1[19].CLK
clk => M_src1[20].CLK
clk => M_src1[21].CLK
clk => M_src1[22].CLK
clk => M_src1[23].CLK
clk => M_src1[24].CLK
clk => M_src1[25].CLK
clk => M_src1[26].CLK
clk => M_src1[27].CLK
clk => M_src1[28].CLK
clk => M_src1[29].CLK
clk => M_src1[30].CLK
clk => M_src1[31].CLK
clk => E_src2_reg[0].CLK
clk => E_src2_reg[1].CLK
clk => E_src2_reg[2].CLK
clk => E_src2_reg[3].CLK
clk => E_src2_reg[4].CLK
clk => E_src2_reg[5].CLK
clk => E_src2_reg[6].CLK
clk => E_src2_reg[7].CLK
clk => E_src2_reg[8].CLK
clk => E_src2_reg[9].CLK
clk => E_src2_reg[10].CLK
clk => E_src2_reg[11].CLK
clk => E_src2_reg[12].CLK
clk => E_src2_reg[13].CLK
clk => E_src2_reg[14].CLK
clk => E_src2_reg[15].CLK
clk => E_src2_reg[16].CLK
clk => E_src2_reg[17].CLK
clk => E_src2_reg[18].CLK
clk => E_src2_reg[19].CLK
clk => E_src2_reg[20].CLK
clk => E_src2_reg[21].CLK
clk => E_src2_reg[22].CLK
clk => E_src2_reg[23].CLK
clk => E_src2_reg[24].CLK
clk => E_src2_reg[25].CLK
clk => E_src2_reg[26].CLK
clk => E_src2_reg[27].CLK
clk => E_src2_reg[28].CLK
clk => E_src2_reg[29].CLK
clk => E_src2_reg[30].CLK
clk => E_src2_reg[31].CLK
clk => E_src2[0].CLK
clk => E_src2[1].CLK
clk => E_src2[2].CLK
clk => E_src2[3].CLK
clk => E_src2[4].CLK
clk => E_src2[5].CLK
clk => E_src2[6].CLK
clk => E_src2[7].CLK
clk => E_src2[8].CLK
clk => E_src2[9].CLK
clk => E_src2[10].CLK
clk => E_src2[11].CLK
clk => E_src2[12].CLK
clk => E_src2[13].CLK
clk => E_src2[14].CLK
clk => E_src2[15].CLK
clk => E_src2[16].CLK
clk => E_src2[17].CLK
clk => E_src2[18].CLK
clk => E_src2[19].CLK
clk => E_src2[20].CLK
clk => E_src2[21].CLK
clk => E_src2[22].CLK
clk => E_src2[23].CLK
clk => E_src2[24].CLK
clk => E_src2[25].CLK
clk => E_src2[26].CLK
clk => E_src2[27].CLK
clk => E_src2[28].CLK
clk => E_src2[29].CLK
clk => E_src2[30].CLK
clk => E_src2[31].CLK
clk => E_src1[0].CLK
clk => E_src1[1].CLK
clk => E_src1[2].CLK
clk => E_src1[3].CLK
clk => E_src1[4].CLK
clk => E_src1[5].CLK
clk => E_src1[6].CLK
clk => E_src1[7].CLK
clk => E_src1[8].CLK
clk => E_src1[9].CLK
clk => E_src1[10].CLK
clk => E_src1[11].CLK
clk => E_src1[12].CLK
clk => E_src1[13].CLK
clk => E_src1[14].CLK
clk => E_src1[15].CLK
clk => E_src1[16].CLK
clk => E_src1[17].CLK
clk => E_src1[18].CLK
clk => E_src1[19].CLK
clk => E_src1[20].CLK
clk => E_src1[21].CLK
clk => E_src1[22].CLK
clk => E_src1[23].CLK
clk => E_src1[24].CLK
clk => E_src1[25].CLK
clk => E_src1[26].CLK
clk => E_src1[27].CLK
clk => E_src1[28].CLK
clk => E_src1[29].CLK
clk => E_src1[30].CLK
clk => E_src1[31].CLK
clk => W_regnum_b_cmp_D.CLK
clk => A_regnum_b_cmp_D.CLK
clk => M_regnum_b_cmp_D.CLK
clk => E_regnum_b_cmp_D.CLK
clk => W_regnum_a_cmp_D.CLK
clk => A_regnum_a_cmp_D.CLK
clk => M_regnum_a_cmp_D.CLK
clk => E_regnum_a_cmp_D.CLK
clk => W_dst_regnum[0].CLK
clk => W_dst_regnum[1].CLK
clk => W_dst_regnum[2].CLK
clk => W_dst_regnum[3].CLK
clk => W_dst_regnum[4].CLK
clk => W_wr_dst_reg.CLK
clk => W_valid.CLK
clk => W_iw[0].CLK
clk => W_iw[1].CLK
clk => W_iw[2].CLK
clk => W_iw[3].CLK
clk => W_iw[4].CLK
clk => W_iw[5].CLK
clk => W_iw[6].CLK
clk => W_iw[7].CLK
clk => W_iw[8].CLK
clk => W_iw[9].CLK
clk => W_iw[10].CLK
clk => W_iw[11].CLK
clk => W_iw[12].CLK
clk => W_iw[13].CLK
clk => W_iw[14].CLK
clk => W_iw[15].CLK
clk => W_iw[16].CLK
clk => W_iw[17].CLK
clk => W_iw[18].CLK
clk => W_iw[19].CLK
clk => W_iw[20].CLK
clk => W_iw[21].CLK
clk => W_iw[22].CLK
clk => W_iw[23].CLK
clk => W_iw[24].CLK
clk => W_iw[25].CLK
clk => W_iw[26].CLK
clk => W_iw[27].CLK
clk => W_iw[28].CLK
clk => W_iw[29].CLK
clk => W_iw[30].CLK
clk => W_iw[31].CLK
clk => W_wr_data[0].CLK
clk => W_wr_data[1].CLK
clk => W_wr_data[2].CLK
clk => W_wr_data[3].CLK
clk => W_wr_data[4].CLK
clk => W_wr_data[5].CLK
clk => W_wr_data[6].CLK
clk => W_wr_data[7].CLK
clk => W_wr_data[8].CLK
clk => W_wr_data[9].CLK
clk => W_wr_data[10].CLK
clk => W_wr_data[11].CLK
clk => W_wr_data[12].CLK
clk => W_wr_data[13].CLK
clk => W_wr_data[14].CLK
clk => W_wr_data[15].CLK
clk => W_wr_data[16].CLK
clk => W_wr_data[17].CLK
clk => W_wr_data[18].CLK
clk => W_wr_data[19].CLK
clk => W_wr_data[20].CLK
clk => W_wr_data[21].CLK
clk => W_wr_data[22].CLK
clk => W_wr_data[23].CLK
clk => W_wr_data[24].CLK
clk => W_wr_data[25].CLK
clk => W_wr_data[26].CLK
clk => W_wr_data[27].CLK
clk => W_wr_data[28].CLK
clk => W_wr_data[29].CLK
clk => W_wr_data[30].CLK
clk => W_wr_data[31].CLK
clk => A_slow_inst_result[0].CLK
clk => A_slow_inst_result[1].CLK
clk => A_slow_inst_result[2].CLK
clk => A_slow_inst_result[3].CLK
clk => A_slow_inst_result[4].CLK
clk => A_slow_inst_result[5].CLK
clk => A_slow_inst_result[6].CLK
clk => A_slow_inst_result[7].CLK
clk => A_slow_inst_result[8].CLK
clk => A_slow_inst_result[9].CLK
clk => A_slow_inst_result[10].CLK
clk => A_slow_inst_result[11].CLK
clk => A_slow_inst_result[12].CLK
clk => A_slow_inst_result[13].CLK
clk => A_slow_inst_result[14].CLK
clk => A_slow_inst_result[15].CLK
clk => A_slow_inst_result[16].CLK
clk => A_slow_inst_result[17].CLK
clk => A_slow_inst_result[18].CLK
clk => A_slow_inst_result[19].CLK
clk => A_slow_inst_result[20].CLK
clk => A_slow_inst_result[21].CLK
clk => A_slow_inst_result[22].CLK
clk => A_slow_inst_result[23].CLK
clk => A_slow_inst_result[24].CLK
clk => A_slow_inst_result[25].CLK
clk => A_slow_inst_result[26].CLK
clk => A_slow_inst_result[27].CLK
clk => A_slow_inst_result[28].CLK
clk => A_slow_inst_result[29].CLK
clk => A_slow_inst_result[30].CLK
clk => A_slow_inst_result[31].CLK
clk => A_slow_inst_sel.CLK
clk => A_wr_dst_reg_from_M.CLK
clk => A_mem_baddr[0].CLK
clk => A_mem_baddr[1].CLK
clk => A_mem_baddr[2].CLK
clk => A_mem_baddr[3].CLK
clk => A_mem_baddr[4].CLK
clk => A_mem_baddr[5].CLK
clk => A_mem_baddr[6].CLK
clk => A_mem_baddr[7].CLK
clk => A_mem_baddr[8].CLK
clk => A_mem_baddr[9].CLK
clk => A_mem_baddr[10].CLK
clk => A_mem_baddr[11].CLK
clk => A_mem_baddr[12].CLK
clk => A_mem_baddr[13].CLK
clk => A_mem_baddr[14].CLK
clk => A_mem_baddr[15].CLK
clk => A_mem_baddr[16].CLK
clk => A_mem_baddr[17].CLK
clk => A_mem_baddr[18].CLK
clk => A_mem_baddr[19].CLK
clk => A_mem_baddr[20].CLK
clk => A_mem_baddr[21].CLK
clk => A_mem_baddr[22].CLK
clk => A_mem_baddr[23].CLK
clk => A_mem_baddr[24].CLK
clk => A_mem_baddr[25].CLK
clk => A_mem_baddr[26].CLK
clk => A_cmp_result.CLK
clk => A_ld_align_byte2_byte3_fill.CLK
clk => A_ld_align_byte1_fill.CLK
clk => A_ld_align_sh8.CLK
clk => A_ld_align_sh16.CLK
clk => A_dst_regnum_from_M[0].CLK
clk => A_dst_regnum_from_M[1].CLK
clk => A_dst_regnum_from_M[2].CLK
clk => A_dst_regnum_from_M[3].CLK
clk => A_dst_regnum_from_M[4].CLK
clk => A_st_data[0].CLK
clk => A_st_data[1].CLK
clk => A_st_data[2].CLK
clk => A_st_data[3].CLK
clk => A_st_data[4].CLK
clk => A_st_data[5].CLK
clk => A_st_data[6].CLK
clk => A_st_data[7].CLK
clk => A_st_data[8].CLK
clk => A_st_data[9].CLK
clk => A_st_data[10].CLK
clk => A_st_data[11].CLK
clk => A_st_data[12].CLK
clk => A_st_data[13].CLK
clk => A_st_data[14].CLK
clk => A_st_data[15].CLK
clk => A_st_data[16].CLK
clk => A_st_data[17].CLK
clk => A_st_data[18].CLK
clk => A_st_data[19].CLK
clk => A_st_data[20].CLK
clk => A_st_data[21].CLK
clk => A_st_data[22].CLK
clk => A_st_data[23].CLK
clk => A_st_data[24].CLK
clk => A_st_data[25].CLK
clk => A_st_data[26].CLK
clk => A_st_data[27].CLK
clk => A_st_data[28].CLK
clk => A_st_data[29].CLK
clk => A_st_data[30].CLK
clk => A_st_data[31].CLK
clk => A_mem_byte_en[0].CLK
clk => A_mem_byte_en[1].CLK
clk => A_mem_byte_en[2].CLK
clk => A_mem_byte_en[3].CLK
clk => A_inst_result[0].CLK
clk => A_inst_result[1].CLK
clk => A_inst_result[2].CLK
clk => A_inst_result[3].CLK
clk => A_inst_result[4].CLK
clk => A_inst_result[5].CLK
clk => A_inst_result[6].CLK
clk => A_inst_result[7].CLK
clk => A_inst_result[8].CLK
clk => A_inst_result[9].CLK
clk => A_inst_result[10].CLK
clk => A_inst_result[11].CLK
clk => A_inst_result[12].CLK
clk => A_inst_result[13].CLK
clk => A_inst_result[14].CLK
clk => A_inst_result[15].CLK
clk => A_inst_result[16].CLK
clk => A_inst_result[17].CLK
clk => A_inst_result[18].CLK
clk => A_inst_result[19].CLK
clk => A_inst_result[20].CLK
clk => A_inst_result[21].CLK
clk => A_inst_result[22].CLK
clk => A_inst_result[23].CLK
clk => A_inst_result[24].CLK
clk => A_inst_result[25].CLK
clk => A_inst_result[26].CLK
clk => A_inst_result[27].CLK
clk => A_inst_result[28].CLK
clk => A_inst_result[29].CLK
clk => A_inst_result[30].CLK
clk => A_inst_result[31].CLK
clk => A_iw[0].CLK
clk => A_iw[1].CLK
clk => A_iw[2].CLK
clk => A_iw[3].CLK
clk => A_iw[4].CLK
clk => A_iw[5].CLK
clk => A_iw[6].CLK
clk => A_iw[7].CLK
clk => A_iw[8].CLK
clk => A_iw[9].CLK
clk => A_iw[10].CLK
clk => A_iw[11].CLK
clk => A_iw[12].CLK
clk => A_iw[13].CLK
clk => A_iw[14].CLK
clk => A_iw[15].CLK
clk => A_iw[16].CLK
clk => A_iw[17].CLK
clk => A_iw[18].CLK
clk => A_iw[19].CLK
clk => A_iw[20].CLK
clk => A_iw[21].CLK
clk => A_iw[22].CLK
clk => A_iw[23].CLK
clk => A_iw[24].CLK
clk => A_iw[25].CLK
clk => A_iw[26].CLK
clk => A_iw[27].CLK
clk => A_iw[28].CLK
clk => A_iw[29].CLK
clk => A_iw[30].CLK
clk => A_iw[31].CLK
clk => A_valid.CLK
clk => M_sel_data_master.CLK
clk => M_pipe_flush_waddr[0].CLK
clk => M_pipe_flush_waddr[1].CLK
clk => M_pipe_flush_waddr[2].CLK
clk => M_pipe_flush_waddr[3].CLK
clk => M_pipe_flush_waddr[4].CLK
clk => M_pipe_flush_waddr[5].CLK
clk => M_pipe_flush_waddr[6].CLK
clk => M_pipe_flush_waddr[7].CLK
clk => M_pipe_flush_waddr[8].CLK
clk => M_pipe_flush_waddr[9].CLK
clk => M_pipe_flush_waddr[10].CLK
clk => M_pipe_flush_waddr[11].CLK
clk => M_pipe_flush_waddr[12].CLK
clk => M_pipe_flush_waddr[13].CLK
clk => M_pipe_flush_waddr[14].CLK
clk => M_pipe_flush_waddr[15].CLK
clk => M_pipe_flush_waddr[16].CLK
clk => M_pipe_flush_waddr[17].CLK
clk => M_pipe_flush_waddr[18].CLK
clk => M_pipe_flush_waddr[19].CLK
clk => M_pipe_flush_waddr[20].CLK
clk => M_pipe_flush_waddr[21].CLK
clk => M_pipe_flush_waddr[22].CLK
clk => M_pipe_flush_waddr[23].CLK
clk => M_pipe_flush_waddr[24].CLK
clk => M_pipe_flush.CLK
clk => M_target_pcb[0].CLK
clk => M_target_pcb[1].CLK
clk => M_target_pcb[2].CLK
clk => M_target_pcb[3].CLK
clk => M_target_pcb[4].CLK
clk => M_target_pcb[5].CLK
clk => M_target_pcb[6].CLK
clk => M_target_pcb[7].CLK
clk => M_target_pcb[8].CLK
clk => M_target_pcb[9].CLK
clk => M_target_pcb[10].CLK
clk => M_target_pcb[11].CLK
clk => M_target_pcb[12].CLK
clk => M_target_pcb[13].CLK
clk => M_target_pcb[14].CLK
clk => M_target_pcb[15].CLK
clk => M_target_pcb[16].CLK
clk => M_target_pcb[17].CLK
clk => M_target_pcb[18].CLK
clk => M_target_pcb[19].CLK
clk => M_target_pcb[20].CLK
clk => M_target_pcb[21].CLK
clk => M_target_pcb[22].CLK
clk => M_target_pcb[23].CLK
clk => M_target_pcb[24].CLK
clk => M_target_pcb[25].CLK
clk => M_target_pcb[26].CLK
clk => M_wr_dst_reg_from_E.CLK
clk => M_cmp_result.CLK
clk => M_dst_regnum[0].CLK
clk => M_dst_regnum[1].CLK
clk => M_dst_regnum[2].CLK
clk => M_dst_regnum[3].CLK
clk => M_dst_regnum[4].CLK
clk => M_st_data[0].CLK
clk => M_st_data[1].CLK
clk => M_st_data[2].CLK
clk => M_st_data[3].CLK
clk => M_st_data[4].CLK
clk => M_st_data[5].CLK
clk => M_st_data[6].CLK
clk => M_st_data[7].CLK
clk => M_st_data[8].CLK
clk => M_st_data[9].CLK
clk => M_st_data[10].CLK
clk => M_st_data[11].CLK
clk => M_st_data[12].CLK
clk => M_st_data[13].CLK
clk => M_st_data[14].CLK
clk => M_st_data[15].CLK
clk => M_st_data[16].CLK
clk => M_st_data[17].CLK
clk => M_st_data[18].CLK
clk => M_st_data[19].CLK
clk => M_st_data[20].CLK
clk => M_st_data[21].CLK
clk => M_st_data[22].CLK
clk => M_st_data[23].CLK
clk => M_st_data[24].CLK
clk => M_st_data[25].CLK
clk => M_st_data[26].CLK
clk => M_st_data[27].CLK
clk => M_st_data[28].CLK
clk => M_st_data[29].CLK
clk => M_st_data[30].CLK
clk => M_st_data[31].CLK
clk => M_alu_result[0].CLK
clk => M_alu_result[1].CLK
clk => M_alu_result[2].CLK
clk => M_alu_result[3].CLK
clk => M_alu_result[4].CLK
clk => M_alu_result[5].CLK
clk => M_alu_result[6].CLK
clk => M_alu_result[7].CLK
clk => M_alu_result[8].CLK
clk => M_alu_result[9].CLK
clk => M_alu_result[10].CLK
clk => M_alu_result[11].CLK
clk => M_alu_result[12].CLK
clk => M_alu_result[13].CLK
clk => M_alu_result[14].CLK
clk => M_alu_result[15].CLK
clk => M_alu_result[16].CLK
clk => M_alu_result[17].CLK
clk => M_alu_result[18].CLK
clk => M_alu_result[19].CLK
clk => M_alu_result[20].CLK
clk => M_alu_result[21].CLK
clk => M_alu_result[22].CLK
clk => M_alu_result[23].CLK
clk => M_alu_result[24].CLK
clk => M_alu_result[25].CLK
clk => M_alu_result[26].CLK
clk => M_alu_result[27].CLK
clk => M_alu_result[28].CLK
clk => M_alu_result[29].CLK
clk => M_alu_result[30].CLK
clk => M_alu_result[31].CLK
clk => M_mem_byte_en[0].CLK
clk => M_mem_byte_en[1].CLK
clk => M_mem_byte_en[2].CLK
clk => M_mem_byte_en[3].CLK
clk => M_iw[0].CLK
clk => M_iw[1].CLK
clk => M_iw[2].CLK
clk => M_iw[3].CLK
clk => M_iw[4].CLK
clk => M_iw[5].CLK
clk => M_iw[6].CLK
clk => M_iw[7].CLK
clk => M_iw[8].CLK
clk => M_iw[9].CLK
clk => M_iw[10].CLK
clk => M_iw[11].CLK
clk => M_iw[12].CLK
clk => M_iw[13].CLK
clk => M_iw[14].CLK
clk => M_iw[15].CLK
clk => M_iw[16].CLK
clk => M_iw[17].CLK
clk => M_iw[18].CLK
clk => M_iw[19].CLK
clk => M_iw[20].CLK
clk => M_iw[21].CLK
clk => M_iw[22].CLK
clk => M_iw[23].CLK
clk => M_iw[24].CLK
clk => M_iw[25].CLK
clk => M_iw[26].CLK
clk => M_iw[27].CLK
clk => M_iw[28].CLK
clk => M_iw[29].CLK
clk => M_iw[30].CLK
clk => M_iw[31].CLK
clk => M_valid_from_E.CLK
clk => E_valid_jmp_indirect.CLK
clk => E_pc[0].CLK
clk => E_pc[1].CLK
clk => E_pc[2].CLK
clk => E_pc[3].CLK
clk => E_pc[4].CLK
clk => E_pc[5].CLK
clk => E_pc[6].CLK
clk => E_pc[7].CLK
clk => E_pc[8].CLK
clk => E_pc[9].CLK
clk => E_pc[10].CLK
clk => E_pc[11].CLK
clk => E_pc[12].CLK
clk => E_pc[13].CLK
clk => E_pc[14].CLK
clk => E_pc[15].CLK
clk => E_pc[16].CLK
clk => E_pc[17].CLK
clk => E_pc[18].CLK
clk => E_pc[19].CLK
clk => E_pc[20].CLK
clk => E_pc[21].CLK
clk => E_pc[22].CLK
clk => E_pc[23].CLK
clk => E_pc[24].CLK
clk => E_extra_pc[0].CLK
clk => E_extra_pc[1].CLK
clk => E_extra_pc[2].CLK
clk => E_extra_pc[3].CLK
clk => E_extra_pc[4].CLK
clk => E_extra_pc[5].CLK
clk => E_extra_pc[6].CLK
clk => E_extra_pc[7].CLK
clk => E_extra_pc[8].CLK
clk => E_extra_pc[9].CLK
clk => E_extra_pc[10].CLK
clk => E_extra_pc[11].CLK
clk => E_extra_pc[12].CLK
clk => E_extra_pc[13].CLK
clk => E_extra_pc[14].CLK
clk => E_extra_pc[15].CLK
clk => E_extra_pc[16].CLK
clk => E_extra_pc[17].CLK
clk => E_extra_pc[18].CLK
clk => E_extra_pc[19].CLK
clk => E_extra_pc[20].CLK
clk => E_extra_pc[21].CLK
clk => E_extra_pc[22].CLK
clk => E_extra_pc[23].CLK
clk => E_extra_pc[24].CLK
clk => E_wr_dst_reg_from_D.CLK
clk => E_dst_regnum[0].CLK
clk => E_dst_regnum[1].CLK
clk => E_dst_regnum[2].CLK
clk => E_dst_regnum[3].CLK
clk => E_dst_regnum[4].CLK
clk => E_iw[0].CLK
clk => E_iw[1].CLK
clk => E_iw[2].CLK
clk => E_iw[3].CLK
clk => E_iw[4].CLK
clk => E_iw[5].CLK
clk => E_iw[6].CLK
clk => E_iw[7].CLK
clk => E_iw[8].CLK
clk => E_iw[9].CLK
clk => E_iw[10].CLK
clk => E_iw[11].CLK
clk => E_iw[12].CLK
clk => E_iw[13].CLK
clk => E_iw[14].CLK
clk => E_iw[15].CLK
clk => E_iw[16].CLK
clk => E_iw[17].CLK
clk => E_iw[18].CLK
clk => E_iw[19].CLK
clk => E_iw[20].CLK
clk => E_iw[21].CLK
clk => E_iw[22].CLK
clk => E_iw[23].CLK
clk => E_iw[24].CLK
clk => E_iw[25].CLK
clk => E_iw[26].CLK
clk => E_iw[27].CLK
clk => E_iw[28].CLK
clk => E_iw[29].CLK
clk => E_iw[30].CLK
clk => E_iw[31].CLK
clk => E_valid_from_D.CLK
clk => D_pc_plus_one[0].CLK
clk => D_pc_plus_one[1].CLK
clk => D_pc_plus_one[2].CLK
clk => D_pc_plus_one[3].CLK
clk => D_pc_plus_one[4].CLK
clk => D_pc_plus_one[5].CLK
clk => D_pc_plus_one[6].CLK
clk => D_pc_plus_one[7].CLK
clk => D_pc_plus_one[8].CLK
clk => D_pc_plus_one[9].CLK
clk => D_pc_plus_one[10].CLK
clk => D_pc_plus_one[11].CLK
clk => D_pc_plus_one[12].CLK
clk => D_pc_plus_one[13].CLK
clk => D_pc_plus_one[14].CLK
clk => D_pc_plus_one[15].CLK
clk => D_pc_plus_one[16].CLK
clk => D_pc_plus_one[17].CLK
clk => D_pc_plus_one[18].CLK
clk => D_pc_plus_one[19].CLK
clk => D_pc_plus_one[20].CLK
clk => D_pc_plus_one[21].CLK
clk => D_pc_plus_one[22].CLK
clk => D_pc_plus_one[23].CLK
clk => D_pc_plus_one[24].CLK
clk => D_pc[0].CLK
clk => D_pc[1].CLK
clk => D_pc[2].CLK
clk => D_pc[3].CLK
clk => D_pc[4].CLK
clk => D_pc[5].CLK
clk => D_pc[6].CLK
clk => D_pc[7].CLK
clk => D_pc[8].CLK
clk => D_pc[9].CLK
clk => D_pc[10].CLK
clk => D_pc[11].CLK
clk => D_pc[12].CLK
clk => D_pc[13].CLK
clk => D_pc[14].CLK
clk => D_pc[15].CLK
clk => D_pc[16].CLK
clk => D_pc[17].CLK
clk => D_pc[18].CLK
clk => D_pc[19].CLK
clk => D_pc[20].CLK
clk => D_pc[21].CLK
clk => D_pc[22].CLK
clk => D_pc[23].CLK
clk => D_pc[24].CLK
clk => D_iw[0].CLK
clk => D_iw[1].CLK
clk => D_iw[2].CLK
clk => D_iw[3].CLK
clk => D_iw[4].CLK
clk => D_iw[5].CLK
clk => D_iw[6].CLK
clk => D_iw[7].CLK
clk => D_iw[8].CLK
clk => D_iw[9].CLK
clk => D_iw[10].CLK
clk => D_iw[11].CLK
clk => D_iw[12].CLK
clk => D_iw[13].CLK
clk => D_iw[14].CLK
clk => D_iw[15].CLK
clk => D_iw[16].CLK
clk => D_iw[17].CLK
clk => D_iw[18].CLK
clk => D_iw[19].CLK
clk => D_iw[20].CLK
clk => D_iw[21].CLK
clk => D_iw[22].CLK
clk => D_iw[23].CLK
clk => D_iw[24].CLK
clk => D_iw[25].CLK
clk => D_iw[26].CLK
clk => D_iw[27].CLK
clk => D_iw[28].CLK
clk => D_iw[29].CLK
clk => D_iw[30].CLK
clk => D_iw[31].CLK
clk => W_pcb[0].CLK
clk => W_pcb[1].CLK
clk => W_pcb[2].CLK
clk => W_pcb[3].CLK
clk => W_pcb[4].CLK
clk => W_pcb[5].CLK
clk => W_pcb[6].CLK
clk => W_pcb[7].CLK
clk => W_pcb[8].CLK
clk => W_pcb[9].CLK
clk => W_pcb[10].CLK
clk => W_pcb[11].CLK
clk => W_pcb[12].CLK
clk => W_pcb[13].CLK
clk => W_pcb[14].CLK
clk => W_pcb[15].CLK
clk => W_pcb[16].CLK
clk => W_pcb[17].CLK
clk => W_pcb[18].CLK
clk => W_pcb[19].CLK
clk => W_pcb[20].CLK
clk => W_pcb[21].CLK
clk => W_pcb[22].CLK
clk => W_pcb[23].CLK
clk => W_pcb[24].CLK
clk => W_pcb[25].CLK
clk => W_pcb[26].CLK
clk => A_pcb[0].CLK
clk => A_pcb[1].CLK
clk => A_pcb[2].CLK
clk => A_pcb[3].CLK
clk => A_pcb[4].CLK
clk => A_pcb[5].CLK
clk => A_pcb[6].CLK
clk => A_pcb[7].CLK
clk => A_pcb[8].CLK
clk => A_pcb[9].CLK
clk => A_pcb[10].CLK
clk => A_pcb[11].CLK
clk => A_pcb[12].CLK
clk => A_pcb[13].CLK
clk => A_pcb[14].CLK
clk => A_pcb[15].CLK
clk => A_pcb[16].CLK
clk => A_pcb[17].CLK
clk => A_pcb[18].CLK
clk => A_pcb[19].CLK
clk => A_pcb[20].CLK
clk => A_pcb[21].CLK
clk => A_pcb[22].CLK
clk => A_pcb[23].CLK
clk => A_pcb[24].CLK
clk => A_pcb[25].CLK
clk => A_pcb[26].CLK
clk => M_pcb[0].CLK
clk => M_pcb[1].CLK
clk => M_pcb[2].CLK
clk => M_pcb[3].CLK
clk => M_pcb[4].CLK
clk => M_pcb[5].CLK
clk => M_pcb[6].CLK
clk => M_pcb[7].CLK
clk => M_pcb[8].CLK
clk => M_pcb[9].CLK
clk => M_pcb[10].CLK
clk => M_pcb[11].CLK
clk => M_pcb[12].CLK
clk => M_pcb[13].CLK
clk => M_pcb[14].CLK
clk => M_pcb[15].CLK
clk => M_pcb[16].CLK
clk => M_pcb[17].CLK
clk => M_pcb[18].CLK
clk => M_pcb[19].CLK
clk => M_pcb[20].CLK
clk => M_pcb[21].CLK
clk => M_pcb[22].CLK
clk => M_pcb[23].CLK
clk => M_pcb[24].CLK
clk => M_pcb[25].CLK
clk => M_pcb[26].CLK
clk => E_pcb[0].CLK
clk => E_pcb[1].CLK
clk => E_pcb[2].CLK
clk => E_pcb[3].CLK
clk => E_pcb[4].CLK
clk => E_pcb[5].CLK
clk => E_pcb[6].CLK
clk => E_pcb[7].CLK
clk => E_pcb[8].CLK
clk => E_pcb[9].CLK
clk => E_pcb[10].CLK
clk => E_pcb[11].CLK
clk => E_pcb[12].CLK
clk => E_pcb[13].CLK
clk => E_pcb[14].CLK
clk => E_pcb[15].CLK
clk => E_pcb[16].CLK
clk => E_pcb[17].CLK
clk => E_pcb[18].CLK
clk => E_pcb[19].CLK
clk => E_pcb[20].CLK
clk => E_pcb[21].CLK
clk => E_pcb[22].CLK
clk => E_pcb[23].CLK
clk => E_pcb[24].CLK
clk => E_pcb[25].CLK
clk => E_pcb[26].CLK
clk => wait_for_one_post_bret_inst.CLK
clk => latched_oci_tb_hbreak_req.CLK
clk => hbreak_enabled.CLK
clk => M_control_reg_rddata[0].CLK
clk => M_control_reg_rddata[1].CLK
clk => M_control_reg_rddata[2].CLK
clk => M_control_reg_rddata[3].CLK
clk => M_control_reg_rddata[4].CLK
clk => M_control_reg_rddata[5].CLK
clk => M_control_reg_rddata[6].CLK
clk => M_control_reg_rddata[7].CLK
clk => M_control_reg_rddata[8].CLK
clk => M_control_reg_rddata[9].CLK
clk => M_control_reg_rddata[10].CLK
clk => M_control_reg_rddata[11].CLK
clk => M_control_reg_rddata[12].CLK
clk => M_control_reg_rddata[13].CLK
clk => M_control_reg_rddata[14].CLK
clk => M_control_reg_rddata[15].CLK
clk => M_control_reg_rddata[16].CLK
clk => M_control_reg_rddata[17].CLK
clk => M_control_reg_rddata[18].CLK
clk => M_control_reg_rddata[19].CLK
clk => M_control_reg_rddata[20].CLK
clk => M_control_reg_rddata[21].CLK
clk => M_control_reg_rddata[22].CLK
clk => M_control_reg_rddata[23].CLK
clk => M_control_reg_rddata[24].CLK
clk => M_control_reg_rddata[25].CLK
clk => M_control_reg_rddata[26].CLK
clk => M_control_reg_rddata[27].CLK
clk => M_control_reg_rddata[28].CLK
clk => M_control_reg_rddata[29].CLK
clk => M_control_reg_rddata[30].CLK
clk => M_control_reg_rddata[31].CLK
clk => E_control_reg_rddata[0].CLK
clk => E_control_reg_rddata[1].CLK
clk => E_control_reg_rddata[2].CLK
clk => E_control_reg_rddata[3].CLK
clk => E_control_reg_rddata[4].CLK
clk => E_control_reg_rddata[5].CLK
clk => E_control_reg_rddata[6].CLK
clk => E_control_reg_rddata[7].CLK
clk => E_control_reg_rddata[8].CLK
clk => E_control_reg_rddata[9].CLK
clk => E_control_reg_rddata[10].CLK
clk => E_control_reg_rddata[11].CLK
clk => E_control_reg_rddata[12].CLK
clk => E_control_reg_rddata[13].CLK
clk => E_control_reg_rddata[14].CLK
clk => E_control_reg_rddata[15].CLK
clk => E_control_reg_rddata[16].CLK
clk => E_control_reg_rddata[17].CLK
clk => E_control_reg_rddata[18].CLK
clk => E_control_reg_rddata[19].CLK
clk => E_control_reg_rddata[20].CLK
clk => E_control_reg_rddata[21].CLK
clk => E_control_reg_rddata[22].CLK
clk => E_control_reg_rddata[23].CLK
clk => E_control_reg_rddata[24].CLK
clk => E_control_reg_rddata[25].CLK
clk => E_control_reg_rddata[26].CLK
clk => E_control_reg_rddata[27].CLK
clk => E_control_reg_rddata[28].CLK
clk => E_control_reg_rddata[29].CLK
clk => E_control_reg_rddata[30].CLK
clk => E_control_reg_rddata[31].CLK
clk => A_ipending_reg_irq5.CLK
clk => A_ipending_reg_irq4.CLK
clk => A_ipending_reg_irq3.CLK
clk => A_ipending_reg_irq2.CLK
clk => A_ipending_reg_irq1.CLK
clk => A_ipending_reg_irq0.CLK
clk => A_ienable_reg_irq5.CLK
clk => A_ienable_reg_irq4.CLK
clk => A_ienable_reg_irq3.CLK
clk => A_ienable_reg_irq2.CLK
clk => A_ienable_reg_irq1.CLK
clk => A_ienable_reg_irq0.CLK
clk => A_bstatus_reg_pie.CLK
clk => A_estatus_reg_pie.CLK
clk => A_status_reg_pie.CLK
clk => A_data_ram_ld_align_sign_bit.CLK
clk => M_data_ram_ld_align_sign_bit_16_hi.CLK
clk => d_readdatavalid_d1.CLK
clk => internal_d_read.CLK
clk => internal_d_write.CLK
clk => d_readdata_d1[0].CLK
clk => d_readdata_d1[1].CLK
clk => d_readdata_d1[2].CLK
clk => d_readdata_d1[3].CLK
clk => d_readdata_d1[4].CLK
clk => d_readdata_d1[5].CLK
clk => d_readdata_d1[6].CLK
clk => d_readdata_d1[7].CLK
clk => d_readdata_d1[8].CLK
clk => d_readdata_d1[9].CLK
clk => d_readdata_d1[10].CLK
clk => d_readdata_d1[11].CLK
clk => d_readdata_d1[12].CLK
clk => d_readdata_d1[13].CLK
clk => d_readdata_d1[14].CLK
clk => d_readdata_d1[15].CLK
clk => d_readdata_d1[16].CLK
clk => d_readdata_d1[17].CLK
clk => d_readdata_d1[18].CLK
clk => d_readdata_d1[19].CLK
clk => d_readdata_d1[20].CLK
clk => d_readdata_d1[21].CLK
clk => d_readdata_d1[22].CLK
clk => d_readdata_d1[23].CLK
clk => d_readdata_d1[24].CLK
clk => d_readdata_d1[25].CLK
clk => d_readdata_d1[26].CLK
clk => d_readdata_d1[27].CLK
clk => d_readdata_d1[28].CLK
clk => d_readdata_d1[29].CLK
clk => d_readdata_d1[30].CLK
clk => d_readdata_d1[31].CLK
clk => A_dc_wr_data_cnt[0].CLK
clk => A_dc_wr_data_cnt[1].CLK
clk => A_dc_wr_data_cnt[2].CLK
clk => A_dc_wr_data_cnt[3].CLK
clk => A_dc_rd_data_cnt[0].CLK
clk => A_dc_rd_data_cnt[1].CLK
clk => A_dc_rd_data_cnt[2].CLK
clk => A_dc_rd_data_cnt[3].CLK
clk => A_mem_stall.CLK
clk => internal_d_writedata[0].CLK
clk => internal_d_writedata[1].CLK
clk => internal_d_writedata[2].CLK
clk => internal_d_writedata[3].CLK
clk => internal_d_writedata[4].CLK
clk => internal_d_writedata[5].CLK
clk => internal_d_writedata[6].CLK
clk => internal_d_writedata[7].CLK
clk => internal_d_writedata[8].CLK
clk => internal_d_writedata[9].CLK
clk => internal_d_writedata[10].CLK
clk => internal_d_writedata[11].CLK
clk => internal_d_writedata[12].CLK
clk => internal_d_writedata[13].CLK
clk => internal_d_writedata[14].CLK
clk => internal_d_writedata[15].CLK
clk => internal_d_writedata[16].CLK
clk => internal_d_writedata[17].CLK
clk => internal_d_writedata[18].CLK
clk => internal_d_writedata[19].CLK
clk => internal_d_writedata[20].CLK
clk => internal_d_writedata[21].CLK
clk => internal_d_writedata[22].CLK
clk => internal_d_writedata[23].CLK
clk => internal_d_writedata[24].CLK
clk => internal_d_writedata[25].CLK
clk => internal_d_writedata[26].CLK
clk => internal_d_writedata[27].CLK
clk => internal_d_writedata[28].CLK
clk => internal_d_writedata[29].CLK
clk => internal_d_writedata[30].CLK
clk => internal_d_writedata[31].CLK
clk => internal_d_byteenable[0].CLK
clk => internal_d_byteenable[1].CLK
clk => internal_d_byteenable[2].CLK
clk => internal_d_byteenable[3].CLK
clk => d_address_byte_field[0].CLK
clk => d_address_byte_field[1].CLK
clk => d_address_offset_field[0].CLK
clk => d_address_offset_field[1].CLK
clk => d_address_offset_field[2].CLK
clk => d_address_line_field[0].CLK
clk => d_address_line_field[1].CLK
clk => d_address_line_field[2].CLK
clk => d_address_line_field[3].CLK
clk => d_address_line_field[4].CLK
clk => d_address_line_field[5].CLK
clk => d_address_line_field[6].CLK
clk => d_address_tag_field[0].CLK
clk => d_address_tag_field[1].CLK
clk => d_address_tag_field[2].CLK
clk => d_address_tag_field[3].CLK
clk => d_address_tag_field[4].CLK
clk => d_address_tag_field[5].CLK
clk => d_address_tag_field[6].CLK
clk => d_address_tag_field[7].CLK
clk => d_address_tag_field[8].CLK
clk => d_address_tag_field[9].CLK
clk => d_address_tag_field[10].CLK
clk => d_address_tag_field[11].CLK
clk => d_address_tag_field[12].CLK
clk => d_address_tag_field[13].CLK
clk => d_address_tag_field[14].CLK
clk => A_dc_rd_addr_cnt[0].CLK
clk => A_dc_rd_addr_cnt[1].CLK
clk => A_dc_rd_addr_cnt[2].CLK
clk => A_dc_rd_addr_cnt[3].CLK
clk => A_en_d1.CLK
clk => A_st_bypass_transfer_done_d1.CLK
clk => A_st_bypass_delayed_started.CLK
clk => A_ld_bypass_delayed_started.CLK
clk => A_st_bypass_delayed.CLK
clk => A_ld_bypass_delayed.CLK
clk => A_dc_dcache_management_done.CLK
clk => A_dc_wb_rd_data_first.CLK
clk => A_dc_wb_wr_active.CLK
clk => A_dc_wb_rd_data_starting.CLK
clk => A_dc_wb_rd_addr_offset[0].CLK
clk => A_dc_wb_rd_addr_offset[1].CLK
clk => A_dc_wb_rd_addr_offset[2].CLK
clk => A_dc_wb_rd_addr_starting.CLK
clk => A_dc_wb_line[0].CLK
clk => A_dc_wb_line[1].CLK
clk => A_dc_wb_line[2].CLK
clk => A_dc_wb_line[3].CLK
clk => A_dc_wb_line[4].CLK
clk => A_dc_wb_line[5].CLK
clk => A_dc_wb_line[6].CLK
clk => A_dc_wb_tag[0].CLK
clk => A_dc_wb_tag[1].CLK
clk => A_dc_wb_tag[2].CLK
clk => A_dc_wb_tag[3].CLK
clk => A_dc_wb_tag[4].CLK
clk => A_dc_wb_tag[5].CLK
clk => A_dc_wb_tag[6].CLK
clk => A_dc_wb_tag[7].CLK
clk => A_dc_wb_tag[8].CLK
clk => A_dc_wb_tag[9].CLK
clk => A_dc_wb_tag[10].CLK
clk => A_dc_wb_tag[11].CLK
clk => A_dc_wb_tag[12].CLK
clk => A_dc_wb_tag[13].CLK
clk => A_dc_wb_tag[14].CLK
clk => A_dc_xfer_wr_offset[0].CLK
clk => A_dc_xfer_wr_offset[1].CLK
clk => A_dc_xfer_wr_offset[2].CLK
clk => A_dc_xfer_wr_data[0].CLK
clk => A_dc_xfer_wr_data[1].CLK
clk => A_dc_xfer_wr_data[2].CLK
clk => A_dc_xfer_wr_data[3].CLK
clk => A_dc_xfer_wr_data[4].CLK
clk => A_dc_xfer_wr_data[5].CLK
clk => A_dc_xfer_wr_data[6].CLK
clk => A_dc_xfer_wr_data[7].CLK
clk => A_dc_xfer_wr_data[8].CLK
clk => A_dc_xfer_wr_data[9].CLK
clk => A_dc_xfer_wr_data[10].CLK
clk => A_dc_xfer_wr_data[11].CLK
clk => A_dc_xfer_wr_data[12].CLK
clk => A_dc_xfer_wr_data[13].CLK
clk => A_dc_xfer_wr_data[14].CLK
clk => A_dc_xfer_wr_data[15].CLK
clk => A_dc_xfer_wr_data[16].CLK
clk => A_dc_xfer_wr_data[17].CLK
clk => A_dc_xfer_wr_data[18].CLK
clk => A_dc_xfer_wr_data[19].CLK
clk => A_dc_xfer_wr_data[20].CLK
clk => A_dc_xfer_wr_data[21].CLK
clk => A_dc_xfer_wr_data[22].CLK
clk => A_dc_xfer_wr_data[23].CLK
clk => A_dc_xfer_wr_data[24].CLK
clk => A_dc_xfer_wr_data[25].CLK
clk => A_dc_xfer_wr_data[26].CLK
clk => A_dc_xfer_wr_data[27].CLK
clk => A_dc_xfer_wr_data[28].CLK
clk => A_dc_xfer_wr_data[29].CLK
clk => A_dc_xfer_wr_data[30].CLK
clk => A_dc_xfer_wr_data[31].CLK
clk => A_dc_xfer_wr_active.CLK
clk => A_dc_xfer_wr_starting.CLK
clk => A_dc_xfer_rd_data_offset[0].CLK
clk => A_dc_xfer_rd_data_offset[1].CLK
clk => A_dc_xfer_rd_data_offset[2].CLK
clk => A_dc_xfer_rd_data_offset_match.CLK
clk => A_dc_xfer_rd_data_active.CLK
clk => A_dc_xfer_rd_data_starting.CLK
clk => A_dc_xfer_rd_addr_offset[0].CLK
clk => A_dc_xfer_rd_addr_offset[1].CLK
clk => A_dc_xfer_rd_addr_offset[2].CLK
clk => A_dc_xfer_rd_addr_done.CLK
clk => A_dc_xfer_rd_addr_active.CLK
clk => A_dc_xfer_rd_addr_has_started.CLK
clk => A_dc_dirty.CLK
clk => A_dc_wb_active.CLK
clk => A_dc_rd_last_transfer_d1.CLK
clk => A_dc_fill_need_extra_stall.CLK
clk => M_A_dc_line_match_d1.CLK
clk => M_valid_mem_d1.CLK
clk => A_dc_fill_starting_d1.CLK
clk => A_dc_fill_dp_offset[0].CLK
clk => A_dc_fill_dp_offset[1].CLK
clk => A_dc_fill_dp_offset[2].CLK
clk => A_dc_fill_active.CLK
clk => A_dc_fill_has_started.CLK
clk => A_dc_want_fill.CLK
clk => A_dc_potential_hazard_after_st.CLK
clk => A_dc_valid_st_bypass_hit.CLK
clk => A_dc_valid_st_cache_hit.CLK
clk => A_dc_hit.CLK
clk => A_dc_actual_tag[0].CLK
clk => A_dc_actual_tag[1].CLK
clk => A_dc_actual_tag[2].CLK
clk => A_dc_actual_tag[3].CLK
clk => A_dc_actual_tag[4].CLK
clk => A_dc_actual_tag[5].CLK
clk => A_dc_actual_tag[6].CLK
clk => A_dc_actual_tag[7].CLK
clk => A_dc_actual_tag[8].CLK
clk => A_dc_actual_tag[9].CLK
clk => A_dc_actual_tag[10].CLK
clk => A_dc_actual_tag[11].CLK
clk => A_dc_actual_tag[12].CLK
clk => A_dc_actual_tag[13].CLK
clk => A_dc_actual_tag[14].CLK
clk => A_dc_rd_data[0].CLK
clk => A_dc_rd_data[1].CLK
clk => A_dc_rd_data[2].CLK
clk => A_dc_rd_data[3].CLK
clk => A_dc_rd_data[4].CLK
clk => A_dc_rd_data[5].CLK
clk => A_dc_rd_data[6].CLK
clk => A_dc_rd_data[7].CLK
clk => A_dc_rd_data[8].CLK
clk => A_dc_rd_data[9].CLK
clk => A_dc_rd_data[10].CLK
clk => A_dc_rd_data[11].CLK
clk => A_dc_rd_data[12].CLK
clk => A_dc_rd_data[13].CLK
clk => A_dc_rd_data[14].CLK
clk => A_dc_rd_data[15].CLK
clk => A_dc_rd_data[16].CLK
clk => A_dc_rd_data[17].CLK
clk => A_dc_rd_data[18].CLK
clk => A_dc_rd_data[19].CLK
clk => A_dc_rd_data[20].CLK
clk => A_dc_rd_data[21].CLK
clk => A_dc_rd_data[22].CLK
clk => A_dc_rd_data[23].CLK
clk => A_dc_rd_data[24].CLK
clk => A_dc_rd_data[25].CLK
clk => A_dc_rd_data[26].CLK
clk => A_dc_rd_data[27].CLK
clk => A_dc_rd_data[28].CLK
clk => A_dc_rd_data[29].CLK
clk => A_dc_rd_data[30].CLK
clk => A_dc_rd_data[31].CLK
clk => A_shift_rot_result[24].CLK
clk => A_shift_rot_result[25].CLK
clk => A_shift_rot_result[26].CLK
clk => A_shift_rot_result[27].CLK
clk => A_shift_rot_result[28].CLK
clk => A_shift_rot_result[29].CLK
clk => A_shift_rot_result[30].CLK
clk => A_shift_rot_result[31].CLK
clk => A_shift_rot_result[16].CLK
clk => A_shift_rot_result[17].CLK
clk => A_shift_rot_result[18].CLK
clk => A_shift_rot_result[19].CLK
clk => A_shift_rot_result[20].CLK
clk => A_shift_rot_result[21].CLK
clk => A_shift_rot_result[22].CLK
clk => A_shift_rot_result[23].CLK
clk => A_shift_rot_result[8].CLK
clk => A_shift_rot_result[9].CLK
clk => A_shift_rot_result[10].CLK
clk => A_shift_rot_result[11].CLK
clk => A_shift_rot_result[12].CLK
clk => A_shift_rot_result[13].CLK
clk => A_shift_rot_result[14].CLK
clk => A_shift_rot_result[15].CLK
clk => A_shift_rot_result[0].CLK
clk => A_shift_rot_result[1].CLK
clk => A_shift_rot_result[2].CLK
clk => A_shift_rot_result[3].CLK
clk => A_shift_rot_result[4].CLK
clk => A_shift_rot_result[5].CLK
clk => A_shift_rot_result[6].CLK
clk => A_shift_rot_result[7].CLK
clk => A_rot[0].CLK
clk => A_rot[1].CLK
clk => A_rot[2].CLK
clk => A_rot[3].CLK
clk => A_rot[4].CLK
clk => A_rot[5].CLK
clk => A_rot[6].CLK
clk => A_rot[7].CLK
clk => A_rot[8].CLK
clk => A_rot[9].CLK
clk => A_rot[10].CLK
clk => A_rot[11].CLK
clk => A_rot[12].CLK
clk => A_rot[13].CLK
clk => A_rot[14].CLK
clk => A_rot[15].CLK
clk => A_rot[16].CLK
clk => A_rot[17].CLK
clk => A_rot[18].CLK
clk => A_rot[19].CLK
clk => A_rot[20].CLK
clk => A_rot[21].CLK
clk => A_rot[22].CLK
clk => A_rot[23].CLK
clk => A_rot[24].CLK
clk => A_rot[25].CLK
clk => A_rot[26].CLK
clk => A_rot[27].CLK
clk => A_rot[28].CLK
clk => A_rot[29].CLK
clk => A_rot[30].CLK
clk => A_rot[31].CLK
clk => M_rot_rn[2].CLK
clk => M_rot_rn[3].CLK
clk => M_rot_rn[4].CLK
clk => M_rot_step1[0].CLK
clk => M_rot_step1[1].CLK
clk => M_rot_step1[2].CLK
clk => M_rot_step1[3].CLK
clk => M_rot_step1[4].CLK
clk => M_rot_step1[5].CLK
clk => M_rot_step1[6].CLK
clk => M_rot_step1[7].CLK
clk => M_rot_step1[8].CLK
clk => M_rot_step1[9].CLK
clk => M_rot_step1[10].CLK
clk => M_rot_step1[11].CLK
clk => M_rot_step1[12].CLK
clk => M_rot_step1[13].CLK
clk => M_rot_step1[14].CLK
clk => M_rot_step1[15].CLK
clk => M_rot_step1[16].CLK
clk => M_rot_step1[17].CLK
clk => M_rot_step1[18].CLK
clk => M_rot_step1[19].CLK
clk => M_rot_step1[20].CLK
clk => M_rot_step1[21].CLK
clk => M_rot_step1[22].CLK
clk => M_rot_step1[23].CLK
clk => M_rot_step1[24].CLK
clk => M_rot_step1[25].CLK
clk => M_rot_step1[26].CLK
clk => M_rot_step1[27].CLK
clk => M_rot_step1[28].CLK
clk => M_rot_step1[29].CLK
clk => M_rot_step1[30].CLK
clk => M_rot_step1[31].CLK
clk => A_rot_sel_fill3.CLK
clk => A_rot_sel_fill2.CLK
clk => A_rot_sel_fill1.CLK
clk => A_rot_sel_fill0.CLK
clk => A_rot_pass3.CLK
clk => A_rot_pass2.CLK
clk => A_rot_pass1.CLK
clk => A_rot_pass0.CLK
clk => A_rot_mask[0].CLK
clk => A_rot_mask[1].CLK
clk => A_rot_mask[2].CLK
clk => A_rot_mask[3].CLK
clk => A_rot_mask[4].CLK
clk => A_rot_mask[5].CLK
clk => A_rot_mask[6].CLK
clk => A_rot_mask[7].CLK
clk => A_rot_fill_bit.CLK
clk => M_rot_sel_fill3.CLK
clk => M_rot_sel_fill2.CLK
clk => M_rot_sel_fill1.CLK
clk => M_rot_sel_fill0.CLK
clk => M_rot_pass3.CLK
clk => M_rot_pass2.CLK
clk => M_rot_pass1.CLK
clk => M_rot_pass0.CLK
clk => M_rot_mask[0].CLK
clk => M_rot_mask[1].CLK
clk => M_rot_mask[2].CLK
clk => M_rot_mask[3].CLK
clk => M_rot_mask[4].CLK
clk => M_rot_mask[5].CLK
clk => M_rot_mask[6].CLK
clk => M_rot_mask[7].CLK
clk => M_rot_fill_bit.CLK
clk => A_shift_rot_stall.CLK
clk => A_shift_rot_cnt.CLK
clk => M_br_cond_taken_history[0].CLK
clk => M_br_cond_taken_history[1].CLK
clk => M_br_cond_taken_history[2].CLK
clk => M_br_cond_taken_history[3].CLK
clk => M_br_cond_taken_history[4].CLK
clk => M_br_cond_taken_history[5].CLK
clk => M_br_cond_taken_history[6].CLK
clk => M_br_cond_taken_history[7].CLK
clk => M_br_mispredict.CLK
clk => M_bht_ptr_unfiltered[0].CLK
clk => M_bht_ptr_unfiltered[1].CLK
clk => M_bht_ptr_unfiltered[2].CLK
clk => M_bht_ptr_unfiltered[3].CLK
clk => M_bht_ptr_unfiltered[4].CLK
clk => M_bht_ptr_unfiltered[5].CLK
clk => M_bht_ptr_unfiltered[6].CLK
clk => M_bht_ptr_unfiltered[7].CLK
clk => M_bht_data[0].CLK
clk => M_bht_data[1].CLK
clk => E_bht_ptr[0].CLK
clk => E_bht_ptr[1].CLK
clk => E_bht_ptr[2].CLK
clk => E_bht_ptr[3].CLK
clk => E_bht_ptr[4].CLK
clk => E_bht_ptr[5].CLK
clk => E_bht_ptr[6].CLK
clk => E_bht_ptr[7].CLK
clk => E_bht_data[0].CLK
clk => E_bht_data[1].CLK
clk => D_bht_ptr[0].CLK
clk => D_bht_ptr[1].CLK
clk => D_bht_ptr[2].CLK
clk => D_bht_ptr[3].CLK
clk => D_bht_ptr[4].CLK
clk => D_bht_ptr[5].CLK
clk => D_bht_ptr[6].CLK
clk => D_bht_ptr[7].CLK
clk => F_bht_ptr[0].CLK
clk => F_bht_ptr[1].CLK
clk => F_bht_ptr[2].CLK
clk => F_bht_ptr[3].CLK
clk => F_bht_ptr[4].CLK
clk => F_bht_ptr[5].CLK
clk => F_bht_ptr[6].CLK
clk => F_bht_ptr[7].CLK
clk => D_bht_data[0].CLK
clk => D_bht_data[1].CLK
clk => i_readdata_d1[0].CLK
clk => i_readdata_d1[1].CLK
clk => i_readdata_d1[2].CLK
clk => i_readdata_d1[3].CLK
clk => i_readdata_d1[4].CLK
clk => i_readdata_d1[5].CLK
clk => i_readdata_d1[6].CLK
clk => i_readdata_d1[7].CLK
clk => i_readdata_d1[8].CLK
clk => i_readdata_d1[9].CLK
clk => i_readdata_d1[10].CLK
clk => i_readdata_d1[11].CLK
clk => i_readdata_d1[12].CLK
clk => i_readdata_d1[13].CLK
clk => i_readdata_d1[14].CLK
clk => i_readdata_d1[15].CLK
clk => i_readdata_d1[16].CLK
clk => i_readdata_d1[17].CLK
clk => i_readdata_d1[18].CLK
clk => i_readdata_d1[19].CLK
clk => i_readdata_d1[20].CLK
clk => i_readdata_d1[21].CLK
clk => i_readdata_d1[22].CLK
clk => i_readdata_d1[23].CLK
clk => i_readdata_d1[24].CLK
clk => i_readdata_d1[25].CLK
clk => i_readdata_d1[26].CLK
clk => i_readdata_d1[27].CLK
clk => i_readdata_d1[28].CLK
clk => i_readdata_d1[29].CLK
clk => i_readdata_d1[30].CLK
clk => i_readdata_d1[31].CLK
clk => internal_i_read.CLK
clk => i_readdatavalid_d1.CLK
clk => ic_fill_dp_offset[0].CLK
clk => ic_fill_dp_offset[1].CLK
clk => ic_fill_dp_offset[2].CLK
clk => ic_fill_initial_offset[0].CLK
clk => ic_fill_initial_offset[1].CLK
clk => ic_fill_initial_offset[2].CLK
clk => ic_fill_line[0].CLK
clk => ic_fill_line[1].CLK
clk => ic_fill_line[2].CLK
clk => ic_fill_line[3].CLK
clk => ic_fill_line[4].CLK
clk => ic_fill_line[5].CLK
clk => ic_fill_line[6].CLK
clk => ic_fill_line[7].CLK
clk => ic_fill_tag[0].CLK
clk => ic_fill_tag[1].CLK
clk => ic_fill_tag[2].CLK
clk => ic_fill_tag[3].CLK
clk => ic_fill_tag[4].CLK
clk => ic_fill_tag[5].CLK
clk => ic_fill_tag[6].CLK
clk => ic_fill_tag[7].CLK
clk => ic_fill_tag[8].CLK
clk => ic_fill_tag[9].CLK
clk => ic_fill_tag[10].CLK
clk => ic_fill_tag[11].CLK
clk => ic_fill_tag[12].CLK
clk => ic_fill_tag[13].CLK
clk => ic_fill_prevent_refill.CLK
clk => ic_fill_active.CLK
clk => D_ic_fill_same_tag_line.CLK
clk => D_ic_fill_starting_d1.CLK
clk => ic_fill_ap_cnt[0].CLK
clk => ic_fill_ap_cnt[1].CLK
clk => ic_fill_ap_cnt[2].CLK
clk => ic_fill_ap_cnt[3].CLK
clk => ic_fill_ap_offset[0].CLK
clk => ic_fill_ap_offset[1].CLK
clk => ic_fill_ap_offset[2].CLK
clk => ic_tag_wraddress[0].CLK
clk => ic_tag_wraddress[1].CLK
clk => ic_tag_wraddress[2].CLK
clk => ic_tag_wraddress[3].CLK
clk => ic_tag_wraddress[4].CLK
clk => ic_tag_wraddress[5].CLK
clk => ic_tag_wraddress[6].CLK
clk => ic_tag_wraddress[7].CLK
clk => ic_fill_valid_bits[0].CLK
clk => ic_fill_valid_bits[1].CLK
clk => ic_fill_valid_bits[2].CLK
clk => ic_fill_valid_bits[3].CLK
clk => ic_fill_valid_bits[4].CLK
clk => ic_fill_valid_bits[5].CLK
clk => ic_fill_valid_bits[6].CLK
clk => ic_fill_valid_bits[7].CLK
clk => ic_tag_clr_valid_bits.CLK
clk => clr_break_line.CLK
clk => F_pc[0].CLK
clk => F_pc[1].CLK
clk => F_pc[2].CLK
clk => F_pc[3].CLK
clk => F_pc[4].CLK
clk => F_pc[5].CLK
clk => F_pc[6].CLK
clk => F_pc[7].CLK
clk => F_pc[8].CLK
clk => F_pc[9].CLK
clk => F_pc[10].CLK
clk => F_pc[11].CLK
clk => F_pc[12].CLK
clk => F_pc[13].CLK
clk => F_pc[14].CLK
clk => F_pc[15].CLK
clk => F_pc[16].CLK
clk => F_pc[17].CLK
clk => F_pc[18].CLK
clk => F_pc[19].CLK
clk => F_pc[20].CLK
clk => F_pc[21].CLK
clk => F_pc[22].CLK
clk => F_pc[23].CLK
clk => F_pc[24].CLK
clk => D_br_taken_waddr_partial[0].CLK
clk => D_br_taken_waddr_partial[1].CLK
clk => D_br_taken_waddr_partial[2].CLK
clk => D_br_taken_waddr_partial[3].CLK
clk => D_br_taken_waddr_partial[4].CLK
clk => D_br_taken_waddr_partial[5].CLK
clk => D_br_taken_waddr_partial[6].CLK
clk => D_br_taken_waddr_partial[7].CLK
clk => D_br_taken_waddr_partial[8].CLK
clk => D_br_taken_waddr_partial[9].CLK
clk => D_br_taken_waddr_partial[10].CLK
clk => D_kill.CLK
clk => D_issue.CLK
clk => D_iw_valid.CLK
clk => cpu_ic_data_module:cpu_ic_data.clock
clk => cpu_ic_tag_module:cpu_ic_tag.clock
clk => cpu_bht_module:cpu_bht.clock
clk => cpu_register_bank_a_module:cpu_register_bank_a.clock
clk => cpu_register_bank_b_module:cpu_register_bank_b.clock
clk => cpu_dc_tag_module:cpu_dc_tag.clock
clk => cpu_dc_data_module:cpu_dc_data.clock
clk => cpu_dc_victim_module:cpu_dc_victim.clock
clk => cpu_mult_cell:the_cpu_mult_cell.clk
clk => cpu_nios2_oci:the_cpu_nios2_oci.clk
clk => A_ci_multi_clock.DATAIN
clk => Mn_rot_step2[0].CLK
clk => Mn_rot_step2[1].CLK
clk => Mn_rot_step2[2].CLK
clk => Mn_rot_step2[3].CLK
clk => Mn_rot_step2[4].CLK
clk => Mn_rot_step2[5].CLK
clk => Mn_rot_step2[6].CLK
clk => Mn_rot_step2[7].CLK
clk => Mn_rot_step2[8].CLK
clk => Mn_rot_step2[9].CLK
clk => Mn_rot_step2[10].CLK
clk => Mn_rot_step2[11].CLK
clk => Mn_rot_step2[12].CLK
clk => Mn_rot_step2[13].CLK
clk => Mn_rot_step2[14].CLK
clk => Mn_rot_step2[15].CLK
clk => Mn_rot_step2[16].CLK
clk => Mn_rot_step2[17].CLK
clk => Mn_rot_step2[18].CLK
clk => Mn_rot_step2[19].CLK
clk => Mn_rot_step2[20].CLK
clk => Mn_rot_step2[21].CLK
clk => Mn_rot_step2[22].CLK
clk => Mn_rot_step2[23].CLK
clk => Mn_rot_step2[24].CLK
clk => Mn_rot_step2[25].CLK
clk => Mn_rot_step2[26].CLK
clk => Mn_rot_step2[27].CLK
clk => Mn_rot_step2[28].CLK
clk => Mn_rot_step2[29].CLK
clk => Mn_rot_step2[30].CLK
clk => Mn_rot_step2[31].CLK
d_irq[0] => A_ipending_reg_irq0_nxt.IN1
d_irq[1] => A_ipending_reg_irq1_nxt.IN1
d_irq[2] => A_ipending_reg_irq2_nxt.IN1
d_irq[3] => A_ipending_reg_irq3_nxt.IN1
d_irq[4] => A_ipending_reg_irq4_nxt.IN1
d_irq[5] => A_ipending_reg_irq5_nxt.IN1
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => d_readdata_d1[0].DATAIN
d_readdata[1] => d_readdata_d1[1].DATAIN
d_readdata[2] => d_readdata_d1[2].DATAIN
d_readdata[3] => d_readdata_d1[3].DATAIN
d_readdata[4] => d_readdata_d1[4].DATAIN
d_readdata[5] => d_readdata_d1[5].DATAIN
d_readdata[6] => d_readdata_d1[6].DATAIN
d_readdata[7] => d_readdata_d1[7].DATAIN
d_readdata[8] => d_readdata_d1[8].DATAIN
d_readdata[9] => d_readdata_d1[9].DATAIN
d_readdata[10] => d_readdata_d1[10].DATAIN
d_readdata[11] => d_readdata_d1[11].DATAIN
d_readdata[12] => d_readdata_d1[12].DATAIN
d_readdata[13] => d_readdata_d1[13].DATAIN
d_readdata[14] => d_readdata_d1[14].DATAIN
d_readdata[15] => d_readdata_d1[15].DATAIN
d_readdata[16] => d_readdata_d1[16].DATAIN
d_readdata[17] => d_readdata_d1[17].DATAIN
d_readdata[18] => d_readdata_d1[18].DATAIN
d_readdata[19] => d_readdata_d1[19].DATAIN
d_readdata[20] => d_readdata_d1[20].DATAIN
d_readdata[21] => d_readdata_d1[21].DATAIN
d_readdata[22] => d_readdata_d1[22].DATAIN
d_readdata[23] => d_readdata_d1[23].DATAIN
d_readdata[24] => d_readdata_d1[24].DATAIN
d_readdata[25] => d_readdata_d1[25].DATAIN
d_readdata[26] => d_readdata_d1[26].DATAIN
d_readdata[27] => d_readdata_d1[27].DATAIN
d_readdata[28] => d_readdata_d1[28].DATAIN
d_readdata[29] => d_readdata_d1[29].DATAIN
d_readdata[30] => d_readdata_d1[30].DATAIN
d_readdata[31] => d_readdata_d1[31].DATAIN
d_readdatavalid => d_readdatavalid_d1.DATAIN
d_waitrequest => d_write_nxt.IN1
d_waitrequest => d_read_nxt.IN1
d_waitrequest => av_addr_accepted.IN1
d_waitrequest => A_dc_wb_update_av_writedata.IN1
d_waitrequest => A_dc_wr_last_transfer.IN1
d_waitrequest => av_wr_data_transfer.IN1
d_waitrequest => av_rd_addr_accepted.IN1
i_readdata[0] => i_readdata_d1[0].DATAIN
i_readdata[1] => i_readdata_d1[1].DATAIN
i_readdata[2] => i_readdata_d1[2].DATAIN
i_readdata[3] => i_readdata_d1[3].DATAIN
i_readdata[4] => i_readdata_d1[4].DATAIN
i_readdata[5] => i_readdata_d1[5].DATAIN
i_readdata[6] => i_readdata_d1[6].DATAIN
i_readdata[7] => i_readdata_d1[7].DATAIN
i_readdata[8] => i_readdata_d1[8].DATAIN
i_readdata[9] => i_readdata_d1[9].DATAIN
i_readdata[10] => i_readdata_d1[10].DATAIN
i_readdata[11] => i_readdata_d1[11].DATAIN
i_readdata[12] => i_readdata_d1[12].DATAIN
i_readdata[13] => i_readdata_d1[13].DATAIN
i_readdata[14] => i_readdata_d1[14].DATAIN
i_readdata[15] => i_readdata_d1[15].DATAIN
i_readdata[16] => i_readdata_d1[16].DATAIN
i_readdata[17] => i_readdata_d1[17].DATAIN
i_readdata[18] => i_readdata_d1[18].DATAIN
i_readdata[19] => i_readdata_d1[19].DATAIN
i_readdata[20] => i_readdata_d1[20].DATAIN
i_readdata[21] => i_readdata_d1[21].DATAIN
i_readdata[22] => i_readdata_d1[22].DATAIN
i_readdata[23] => i_readdata_d1[23].DATAIN
i_readdata[24] => i_readdata_d1[24].DATAIN
i_readdata[25] => i_readdata_d1[25].DATAIN
i_readdata[26] => i_readdata_d1[26].DATAIN
i_readdata[27] => i_readdata_d1[27].DATAIN
i_readdata[28] => i_readdata_d1[28].DATAIN
i_readdata[29] => i_readdata_d1[29].DATAIN
i_readdata[30] => i_readdata_d1[30].DATAIN
i_readdata[31] => i_readdata_d1[31].DATAIN
i_readdatavalid => cpu_test_bench:the_cpu_test_bench.i_readdatavalid
i_readdatavalid => i_readdatavalid_d1.DATAIN
i_waitrequest => i_read_nxt.IN1
i_waitrequest => ic_fill_req_accepted.IN1
jtag_debug_module_address[0] => cpu_nios2_oci:the_cpu_nios2_oci.address[0]
jtag_debug_module_address[1] => cpu_nios2_oci:the_cpu_nios2_oci.address[1]
jtag_debug_module_address[2] => cpu_nios2_oci:the_cpu_nios2_oci.address[2]
jtag_debug_module_address[3] => cpu_nios2_oci:the_cpu_nios2_oci.address[3]
jtag_debug_module_address[4] => cpu_nios2_oci:the_cpu_nios2_oci.address[4]
jtag_debug_module_address[5] => cpu_nios2_oci:the_cpu_nios2_oci.address[5]
jtag_debug_module_address[6] => cpu_nios2_oci:the_cpu_nios2_oci.address[6]
jtag_debug_module_address[7] => cpu_nios2_oci:the_cpu_nios2_oci.address[7]
jtag_debug_module_address[8] => cpu_nios2_oci:the_cpu_nios2_oci.address[8]
jtag_debug_module_begintransfer => cpu_nios2_oci:the_cpu_nios2_oci.begintransfer
jtag_debug_module_byteenable[0] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[0]
jtag_debug_module_byteenable[1] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[1]
jtag_debug_module_byteenable[2] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[2]
jtag_debug_module_byteenable[3] => cpu_nios2_oci:the_cpu_nios2_oci.byteenable[3]
jtag_debug_module_debugaccess => cpu_nios2_oci:the_cpu_nios2_oci.debugaccess
jtag_debug_module_select => cpu_nios2_oci:the_cpu_nios2_oci.chipselect
jtag_debug_module_write => cpu_nios2_oci:the_cpu_nios2_oci.write
jtag_debug_module_writedata[0] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[0]
jtag_debug_module_writedata[1] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[1]
jtag_debug_module_writedata[2] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[2]
jtag_debug_module_writedata[3] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[3]
jtag_debug_module_writedata[4] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[4]
jtag_debug_module_writedata[5] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[5]
jtag_debug_module_writedata[6] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[6]
jtag_debug_module_writedata[7] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[7]
jtag_debug_module_writedata[8] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[8]
jtag_debug_module_writedata[9] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[9]
jtag_debug_module_writedata[10] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[10]
jtag_debug_module_writedata[11] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[11]
jtag_debug_module_writedata[12] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[12]
jtag_debug_module_writedata[13] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[13]
jtag_debug_module_writedata[14] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[14]
jtag_debug_module_writedata[15] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[15]
jtag_debug_module_writedata[16] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[16]
jtag_debug_module_writedata[17] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[17]
jtag_debug_module_writedata[18] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[18]
jtag_debug_module_writedata[19] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[19]
jtag_debug_module_writedata[20] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[20]
jtag_debug_module_writedata[21] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[21]
jtag_debug_module_writedata[22] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[22]
jtag_debug_module_writedata[23] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[23]
jtag_debug_module_writedata[24] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[24]
jtag_debug_module_writedata[25] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[25]
jtag_debug_module_writedata[26] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[26]
jtag_debug_module_writedata[27] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[27]
jtag_debug_module_writedata[28] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[28]
jtag_debug_module_writedata[29] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[29]
jtag_debug_module_writedata[30] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[30]
jtag_debug_module_writedata[31] => cpu_nios2_oci:the_cpu_nios2_oci.writedata[31]
reset_n => cpu_test_bench:the_cpu_test_bench.reset_n
reset_n => cpu_mult_cell:the_cpu_mult_cell.reset_n
reset_n => cpu_nios2_oci:the_cpu_nios2_oci.reset_n
reset_n => A_ci_multi_src1[0].ACLR
reset_n => A_ci_multi_src1[1].ACLR
reset_n => A_ci_multi_src1[2].ACLR
reset_n => A_ci_multi_src1[3].ACLR
reset_n => A_ci_multi_src1[4].ACLR
reset_n => A_ci_multi_src1[5].ACLR
reset_n => A_ci_multi_src1[6].ACLR
reset_n => A_ci_multi_src1[7].ACLR
reset_n => A_ci_multi_src1[8].ACLR
reset_n => A_ci_multi_src1[9].ACLR
reset_n => A_ci_multi_src1[10].ACLR
reset_n => A_ci_multi_src1[11].ACLR
reset_n => A_ci_multi_src1[12].ACLR
reset_n => A_ci_multi_src1[13].ACLR
reset_n => A_ci_multi_src1[14].ACLR
reset_n => A_ci_multi_src1[15].ACLR
reset_n => A_ci_multi_src1[16].ACLR
reset_n => A_ci_multi_src1[17].ACLR
reset_n => A_ci_multi_src1[18].ACLR
reset_n => A_ci_multi_src1[19].ACLR
reset_n => A_ci_multi_src1[20].ACLR
reset_n => A_ci_multi_src1[21].ACLR
reset_n => A_ci_multi_src1[22].ACLR
reset_n => A_ci_multi_src1[23].ACLR
reset_n => A_ci_multi_src1[24].ACLR
reset_n => A_ci_multi_src1[25].ACLR
reset_n => A_ci_multi_src1[26].ACLR
reset_n => A_ci_multi_src1[27].ACLR
reset_n => A_ci_multi_src1[28].ACLR
reset_n => A_ci_multi_src1[29].ACLR
reset_n => A_ci_multi_src1[30].ACLR
reset_n => A_ci_multi_src1[31].ACLR
reset_n => A_ci_multi_stall.ACLR
reset_n => A_ci_multi_src2[0].ACLR
reset_n => A_ci_multi_src2[1].ACLR
reset_n => A_ci_multi_src2[2].ACLR
reset_n => A_ci_multi_src2[3].ACLR
reset_n => A_ci_multi_src2[4].ACLR
reset_n => A_ci_multi_src2[5].ACLR
reset_n => A_ci_multi_src2[6].ACLR
reset_n => A_ci_multi_src2[7].ACLR
reset_n => A_ci_multi_src2[8].ACLR
reset_n => A_ci_multi_src2[9].ACLR
reset_n => A_ci_multi_src2[10].ACLR
reset_n => A_ci_multi_src2[11].ACLR
reset_n => A_ci_multi_src2[12].ACLR
reset_n => A_ci_multi_src2[13].ACLR
reset_n => A_ci_multi_src2[14].ACLR
reset_n => A_ci_multi_src2[15].ACLR
reset_n => A_ci_multi_src2[16].ACLR
reset_n => A_ci_multi_src2[17].ACLR
reset_n => A_ci_multi_src2[18].ACLR
reset_n => A_ci_multi_src2[19].ACLR
reset_n => A_ci_multi_src2[20].ACLR
reset_n => A_ci_multi_src2[21].ACLR
reset_n => A_ci_multi_src2[22].ACLR
reset_n => A_ci_multi_src2[23].ACLR
reset_n => A_ci_multi_src2[24].ACLR
reset_n => A_ci_multi_src2[25].ACLR
reset_n => A_ci_multi_src2[26].ACLR
reset_n => A_ci_multi_src2[27].ACLR
reset_n => A_ci_multi_src2[28].ACLR
reset_n => A_ci_multi_src2[29].ACLR
reset_n => A_ci_multi_src2[30].ACLR
reset_n => A_ci_multi_src2[31].ACLR
reset_n => internal_A_ci_multi_start.ACLR
reset_n => d_address_tag_field[0].ACLR
reset_n => d_address_tag_field[1].ACLR
reset_n => d_address_tag_field[2].ACLR
reset_n => d_address_tag_field[3].ACLR
reset_n => d_address_tag_field[4].ACLR
reset_n => d_address_tag_field[5].ACLR
reset_n => d_address_tag_field[6].ACLR
reset_n => d_address_tag_field[7].ACLR
reset_n => d_address_tag_field[8].ACLR
reset_n => d_address_tag_field[9].ACLR
reset_n => d_address_tag_field[10].ACLR
reset_n => d_address_tag_field[11].ACLR
reset_n => d_address_tag_field[12].ACLR
reset_n => d_address_tag_field[13].ACLR
reset_n => d_address_tag_field[14].ACLR
reset_n => d_address_line_field[0].ACLR
reset_n => d_address_line_field[1].ACLR
reset_n => d_address_line_field[2].ACLR
reset_n => d_address_line_field[3].ACLR
reset_n => d_address_line_field[4].ACLR
reset_n => d_address_line_field[5].ACLR
reset_n => d_address_line_field[6].ACLR
reset_n => d_address_offset_field[0].ACLR
reset_n => d_address_offset_field[1].ACLR
reset_n => d_address_offset_field[2].ACLR
reset_n => d_address_byte_field[0].ACLR
reset_n => d_address_byte_field[1].ACLR
reset_n => internal_d_byteenable[0].ACLR
reset_n => internal_d_byteenable[1].ACLR
reset_n => internal_d_byteenable[2].ACLR
reset_n => internal_d_byteenable[3].ACLR
reset_n => internal_d_read.ACLR
reset_n => internal_d_write.ACLR
reset_n => internal_d_writedata[0].ACLR
reset_n => internal_d_writedata[1].ACLR
reset_n => internal_d_writedata[2].ACLR
reset_n => internal_d_writedata[3].ACLR
reset_n => internal_d_writedata[4].ACLR
reset_n => internal_d_writedata[5].ACLR
reset_n => internal_d_writedata[6].ACLR
reset_n => internal_d_writedata[7].ACLR
reset_n => internal_d_writedata[8].ACLR
reset_n => internal_d_writedata[9].ACLR
reset_n => internal_d_writedata[10].ACLR
reset_n => internal_d_writedata[11].ACLR
reset_n => internal_d_writedata[12].ACLR
reset_n => internal_d_writedata[13].ACLR
reset_n => internal_d_writedata[14].ACLR
reset_n => internal_d_writedata[15].ACLR
reset_n => internal_d_writedata[16].ACLR
reset_n => internal_d_writedata[17].ACLR
reset_n => internal_d_writedata[18].ACLR
reset_n => internal_d_writedata[19].ACLR
reset_n => internal_d_writedata[20].ACLR
reset_n => internal_d_writedata[21].ACLR
reset_n => internal_d_writedata[22].ACLR
reset_n => internal_d_writedata[23].ACLR
reset_n => internal_d_writedata[24].ACLR
reset_n => internal_d_writedata[25].ACLR
reset_n => internal_d_writedata[26].ACLR
reset_n => internal_d_writedata[27].ACLR
reset_n => internal_d_writedata[28].ACLR
reset_n => internal_d_writedata[29].ACLR
reset_n => internal_d_writedata[30].ACLR
reset_n => internal_d_writedata[31].ACLR
reset_n => ic_fill_tag[0].ACLR
reset_n => ic_fill_tag[1].ACLR
reset_n => ic_fill_tag[2].ACLR
reset_n => ic_fill_tag[3].ACLR
reset_n => ic_fill_tag[4].ACLR
reset_n => ic_fill_tag[5].ACLR
reset_n => ic_fill_tag[6].ACLR
reset_n => ic_fill_tag[7].ACLR
reset_n => ic_fill_tag[8].ACLR
reset_n => ic_fill_tag[9].ACLR
reset_n => ic_fill_tag[10].ACLR
reset_n => ic_fill_tag[11].ACLR
reset_n => ic_fill_tag[12].ACLR
reset_n => ic_fill_tag[13].ACLR
reset_n => ic_fill_line[0].ACLR
reset_n => ic_fill_line[1].ACLR
reset_n => ic_fill_line[2].ACLR
reset_n => ic_fill_line[3].ACLR
reset_n => ic_fill_line[4].ACLR
reset_n => ic_fill_line[5].ACLR
reset_n => ic_fill_line[6].ACLR
reset_n => ic_fill_line[7].ACLR
reset_n => ic_fill_ap_offset[0].ACLR
reset_n => ic_fill_ap_offset[1].ACLR
reset_n => ic_fill_ap_offset[2].ACLR
reset_n => internal_i_read.ACLR
reset_n => D_iw_valid.ACLR
reset_n => D_issue.ACLR
reset_n => D_kill.ACLR
reset_n => D_br_taken_waddr_partial[0].ACLR
reset_n => D_br_taken_waddr_partial[1].ACLR
reset_n => D_br_taken_waddr_partial[2].ACLR
reset_n => D_br_taken_waddr_partial[3].ACLR
reset_n => D_br_taken_waddr_partial[4].ACLR
reset_n => D_br_taken_waddr_partial[5].ACLR
reset_n => D_br_taken_waddr_partial[6].ACLR
reset_n => D_br_taken_waddr_partial[7].ACLR
reset_n => D_br_taken_waddr_partial[8].ACLR
reset_n => D_br_taken_waddr_partial[9].ACLR
reset_n => D_br_taken_waddr_partial[10].ACLR
reset_n => F_pc[0].ACLR
reset_n => F_pc[1].ACLR
reset_n => F_pc[2].ACLR
reset_n => F_pc[3].ACLR
reset_n => F_pc[4].ACLR
reset_n => F_pc[5].ACLR
reset_n => F_pc[6].ACLR
reset_n => F_pc[7].ACLR
reset_n => F_pc[8].ACLR
reset_n => F_pc[9].ACLR
reset_n => F_pc[10].ACLR
reset_n => F_pc[11].ACLR
reset_n => F_pc[12].ACLR
reset_n => F_pc[13].ACLR
reset_n => F_pc[14].ACLR
reset_n => F_pc[15].ACLR
reset_n => F_pc[16].ACLR
reset_n => F_pc[17].ACLR
reset_n => F_pc[18].ACLR
reset_n => F_pc[19].ACLR
reset_n => F_pc[20].ACLR
reset_n => F_pc[21].ACLR
reset_n => F_pc[22].ACLR
reset_n => F_pc[23].ACLR
reset_n => F_pc[24].ACLR
reset_n => clr_break_line.PRESET
reset_n => ic_tag_clr_valid_bits.PRESET
reset_n => ic_fill_valid_bits[0].ACLR
reset_n => ic_fill_valid_bits[1].ACLR
reset_n => ic_fill_valid_bits[2].ACLR
reset_n => ic_fill_valid_bits[3].ACLR
reset_n => ic_fill_valid_bits[4].ACLR
reset_n => ic_fill_valid_bits[5].ACLR
reset_n => ic_fill_valid_bits[6].ACLR
reset_n => ic_fill_valid_bits[7].ACLR
reset_n => ic_tag_wraddress[0].ACLR
reset_n => ic_tag_wraddress[1].ACLR
reset_n => ic_tag_wraddress[2].ACLR
reset_n => ic_tag_wraddress[3].ACLR
reset_n => ic_tag_wraddress[4].ACLR
reset_n => ic_tag_wraddress[5].ACLR
reset_n => ic_tag_wraddress[6].PRESET
reset_n => ic_tag_wraddress[7].PRESET
reset_n => ic_fill_ap_cnt[0].ACLR
reset_n => ic_fill_ap_cnt[1].ACLR
reset_n => ic_fill_ap_cnt[2].ACLR
reset_n => ic_fill_ap_cnt[3].ACLR
reset_n => D_ic_fill_starting_d1.ACLR
reset_n => D_ic_fill_same_tag_line.ACLR
reset_n => ic_fill_active.ACLR
reset_n => ic_fill_prevent_refill.ACLR
reset_n => ic_fill_initial_offset[0].ACLR
reset_n => ic_fill_initial_offset[1].ACLR
reset_n => ic_fill_initial_offset[2].ACLR
reset_n => ic_fill_dp_offset[0].ACLR
reset_n => ic_fill_dp_offset[1].ACLR
reset_n => ic_fill_dp_offset[2].ACLR
reset_n => i_readdatavalid_d1.ACLR
reset_n => i_readdata_d1[0].ACLR
reset_n => i_readdata_d1[1].ACLR
reset_n => i_readdata_d1[2].ACLR
reset_n => i_readdata_d1[3].ACLR
reset_n => i_readdata_d1[4].ACLR
reset_n => i_readdata_d1[5].ACLR
reset_n => i_readdata_d1[6].ACLR
reset_n => i_readdata_d1[7].ACLR
reset_n => i_readdata_d1[8].ACLR
reset_n => i_readdata_d1[9].ACLR
reset_n => i_readdata_d1[10].ACLR
reset_n => i_readdata_d1[11].ACLR
reset_n => i_readdata_d1[12].ACLR
reset_n => i_readdata_d1[13].ACLR
reset_n => i_readdata_d1[14].ACLR
reset_n => i_readdata_d1[15].ACLR
reset_n => i_readdata_d1[16].ACLR
reset_n => i_readdata_d1[17].ACLR
reset_n => i_readdata_d1[18].ACLR
reset_n => i_readdata_d1[19].ACLR
reset_n => i_readdata_d1[20].ACLR
reset_n => i_readdata_d1[21].ACLR
reset_n => i_readdata_d1[22].ACLR
reset_n => i_readdata_d1[23].ACLR
reset_n => i_readdata_d1[24].ACLR
reset_n => i_readdata_d1[25].ACLR
reset_n => i_readdata_d1[26].ACLR
reset_n => i_readdata_d1[27].ACLR
reset_n => i_readdata_d1[28].ACLR
reset_n => i_readdata_d1[29].ACLR
reset_n => i_readdata_d1[30].ACLR
reset_n => i_readdata_d1[31].ACLR
reset_n => D_bht_data[0].ACLR
reset_n => D_bht_data[1].ACLR
reset_n => F_bht_ptr[0].ACLR
reset_n => F_bht_ptr[1].ACLR
reset_n => F_bht_ptr[2].ACLR
reset_n => F_bht_ptr[3].ACLR
reset_n => F_bht_ptr[4].ACLR
reset_n => F_bht_ptr[5].ACLR
reset_n => F_bht_ptr[6].ACLR
reset_n => F_bht_ptr[7].ACLR
reset_n => D_bht_ptr[0].ACLR
reset_n => D_bht_ptr[1].ACLR
reset_n => D_bht_ptr[2].ACLR
reset_n => D_bht_ptr[3].ACLR
reset_n => D_bht_ptr[4].ACLR
reset_n => D_bht_ptr[5].ACLR
reset_n => D_bht_ptr[6].ACLR
reset_n => D_bht_ptr[7].ACLR
reset_n => E_bht_data[0].ACLR
reset_n => E_bht_data[1].ACLR
reset_n => E_bht_ptr[0].ACLR
reset_n => E_bht_ptr[1].ACLR
reset_n => E_bht_ptr[2].ACLR
reset_n => E_bht_ptr[3].ACLR
reset_n => E_bht_ptr[4].ACLR
reset_n => E_bht_ptr[5].ACLR
reset_n => E_bht_ptr[6].ACLR
reset_n => E_bht_ptr[7].ACLR
reset_n => M_bht_data[0].ACLR
reset_n => M_bht_data[1].ACLR
reset_n => M_bht_ptr_unfiltered[0].ACLR
reset_n => M_bht_ptr_unfiltered[1].ACLR
reset_n => M_bht_ptr_unfiltered[2].ACLR
reset_n => M_bht_ptr_unfiltered[3].ACLR
reset_n => M_bht_ptr_unfiltered[4].ACLR
reset_n => M_bht_ptr_unfiltered[5].ACLR
reset_n => M_bht_ptr_unfiltered[6].ACLR
reset_n => M_bht_ptr_unfiltered[7].ACLR
reset_n => M_br_mispredict.ACLR
reset_n => M_br_cond_taken_history[0].ACLR
reset_n => M_br_cond_taken_history[1].ACLR
reset_n => M_br_cond_taken_history[2].ACLR
reset_n => M_br_cond_taken_history[3].ACLR
reset_n => M_br_cond_taken_history[4].ACLR
reset_n => M_br_cond_taken_history[5].ACLR
reset_n => M_br_cond_taken_history[6].ACLR
reset_n => M_br_cond_taken_history[7].ACLR
reset_n => A_shift_rot_cnt.ACLR
reset_n => A_shift_rot_stall.ACLR
reset_n => M_rot_fill_bit.ACLR
reset_n => M_rot_mask[0].ACLR
reset_n => M_rot_mask[1].ACLR
reset_n => M_rot_mask[2].ACLR
reset_n => M_rot_mask[3].ACLR
reset_n => M_rot_mask[4].ACLR
reset_n => M_rot_mask[5].ACLR
reset_n => M_rot_mask[6].ACLR
reset_n => M_rot_mask[7].ACLR
reset_n => M_rot_pass0.ACLR
reset_n => M_rot_pass1.ACLR
reset_n => M_rot_pass2.ACLR
reset_n => M_rot_pass3.ACLR
reset_n => M_rot_sel_fill0.ACLR
reset_n => M_rot_sel_fill1.ACLR
reset_n => M_rot_sel_fill2.ACLR
reset_n => M_rot_sel_fill3.ACLR
reset_n => A_rot_fill_bit.ACLR
reset_n => A_rot_mask[0].ACLR
reset_n => A_rot_mask[1].ACLR
reset_n => A_rot_mask[2].ACLR
reset_n => A_rot_mask[3].ACLR
reset_n => A_rot_mask[4].ACLR
reset_n => A_rot_mask[5].ACLR
reset_n => A_rot_mask[6].ACLR
reset_n => A_rot_mask[7].ACLR
reset_n => A_rot_pass0.ACLR
reset_n => A_rot_pass1.ACLR
reset_n => A_rot_pass2.ACLR
reset_n => A_rot_pass3.ACLR
reset_n => A_rot_sel_fill0.ACLR
reset_n => A_rot_sel_fill1.ACLR
reset_n => A_rot_sel_fill2.ACLR
reset_n => A_rot_sel_fill3.ACLR
reset_n => M_rot_step1[0].ACLR
reset_n => M_rot_step1[1].ACLR
reset_n => M_rot_step1[2].ACLR
reset_n => M_rot_step1[3].ACLR
reset_n => M_rot_step1[4].ACLR
reset_n => M_rot_step1[5].ACLR
reset_n => M_rot_step1[6].ACLR
reset_n => M_rot_step1[7].ACLR
reset_n => M_rot_step1[8].ACLR
reset_n => M_rot_step1[9].ACLR
reset_n => M_rot_step1[10].ACLR
reset_n => M_rot_step1[11].ACLR
reset_n => M_rot_step1[12].ACLR
reset_n => M_rot_step1[13].ACLR
reset_n => M_rot_step1[14].ACLR
reset_n => M_rot_step1[15].ACLR
reset_n => M_rot_step1[16].ACLR
reset_n => M_rot_step1[17].ACLR
reset_n => M_rot_step1[18].ACLR
reset_n => M_rot_step1[19].ACLR
reset_n => M_rot_step1[20].ACLR
reset_n => M_rot_step1[21].ACLR
reset_n => M_rot_step1[22].ACLR
reset_n => M_rot_step1[23].ACLR
reset_n => M_rot_step1[24].ACLR
reset_n => M_rot_step1[25].ACLR
reset_n => M_rot_step1[26].ACLR
reset_n => M_rot_step1[27].ACLR
reset_n => M_rot_step1[28].ACLR
reset_n => M_rot_step1[29].ACLR
reset_n => M_rot_step1[30].ACLR
reset_n => M_rot_step1[31].ACLR
reset_n => M_rot_rn[2].ACLR
reset_n => M_rot_rn[3].ACLR
reset_n => M_rot_rn[4].ACLR
reset_n => Mn_rot_step2[0].ACLR
reset_n => Mn_rot_step2[1].ACLR
reset_n => Mn_rot_step2[2].ACLR
reset_n => Mn_rot_step2[3].ACLR
reset_n => Mn_rot_step2[4].ACLR
reset_n => Mn_rot_step2[5].ACLR
reset_n => Mn_rot_step2[6].ACLR
reset_n => Mn_rot_step2[7].ACLR
reset_n => Mn_rot_step2[8].ACLR
reset_n => Mn_rot_step2[9].ACLR
reset_n => Mn_rot_step2[10].ACLR
reset_n => Mn_rot_step2[11].ACLR
reset_n => Mn_rot_step2[12].ACLR
reset_n => Mn_rot_step2[13].ACLR
reset_n => Mn_rot_step2[14].ACLR
reset_n => Mn_rot_step2[15].ACLR
reset_n => Mn_rot_step2[16].ACLR
reset_n => Mn_rot_step2[17].ACLR
reset_n => Mn_rot_step2[18].ACLR
reset_n => Mn_rot_step2[19].ACLR
reset_n => Mn_rot_step2[20].ACLR
reset_n => Mn_rot_step2[21].ACLR
reset_n => Mn_rot_step2[22].ACLR
reset_n => Mn_rot_step2[23].ACLR
reset_n => Mn_rot_step2[24].ACLR
reset_n => Mn_rot_step2[25].ACLR
reset_n => Mn_rot_step2[26].ACLR
reset_n => Mn_rot_step2[27].ACLR
reset_n => Mn_rot_step2[28].ACLR
reset_n => Mn_rot_step2[29].ACLR
reset_n => Mn_rot_step2[30].ACLR
reset_n => Mn_rot_step2[31].ACLR
reset_n => A_rot[0].ACLR
reset_n => A_rot[1].ACLR
reset_n => A_rot[2].ACLR
reset_n => A_rot[3].ACLR
reset_n => A_rot[4].ACLR
reset_n => A_rot[5].ACLR
reset_n => A_rot[6].ACLR
reset_n => A_rot[7].ACLR
reset_n => A_rot[8].ACLR
reset_n => A_rot[9].ACLR
reset_n => A_rot[10].ACLR
reset_n => A_rot[11].ACLR
reset_n => A_rot[12].ACLR
reset_n => A_rot[13].ACLR
reset_n => A_rot[14].ACLR
reset_n => A_rot[15].ACLR
reset_n => A_rot[16].ACLR
reset_n => A_rot[17].ACLR
reset_n => A_rot[18].ACLR
reset_n => A_rot[19].ACLR
reset_n => A_rot[20].ACLR
reset_n => A_rot[21].ACLR
reset_n => A_rot[22].ACLR
reset_n => A_rot[23].ACLR
reset_n => A_rot[24].ACLR
reset_n => A_rot[25].ACLR
reset_n => A_rot[26].ACLR
reset_n => A_rot[27].ACLR
reset_n => A_rot[28].ACLR
reset_n => A_rot[29].ACLR
reset_n => A_rot[30].ACLR
reset_n => A_rot[31].ACLR
reset_n => A_shift_rot_result[0].ACLR
reset_n => A_shift_rot_result[1].ACLR
reset_n => A_shift_rot_result[2].ACLR
reset_n => A_shift_rot_result[3].ACLR
reset_n => A_shift_rot_result[4].ACLR
reset_n => A_shift_rot_result[5].ACLR
reset_n => A_shift_rot_result[6].ACLR
reset_n => A_shift_rot_result[7].ACLR
reset_n => A_shift_rot_result[8].ACLR
reset_n => A_shift_rot_result[9].ACLR
reset_n => A_shift_rot_result[10].ACLR
reset_n => A_shift_rot_result[11].ACLR
reset_n => A_shift_rot_result[12].ACLR
reset_n => A_shift_rot_result[13].ACLR
reset_n => A_shift_rot_result[14].ACLR
reset_n => A_shift_rot_result[15].ACLR
reset_n => A_shift_rot_result[16].ACLR
reset_n => A_shift_rot_result[17].ACLR
reset_n => A_shift_rot_result[18].ACLR
reset_n => A_shift_rot_result[19].ACLR
reset_n => A_shift_rot_result[20].ACLR
reset_n => A_shift_rot_result[21].ACLR
reset_n => A_shift_rot_result[22].ACLR
reset_n => A_shift_rot_result[23].ACLR
reset_n => A_shift_rot_result[24].ACLR
reset_n => A_shift_rot_result[25].ACLR
reset_n => A_shift_rot_result[26].ACLR
reset_n => A_shift_rot_result[27].ACLR
reset_n => A_shift_rot_result[28].ACLR
reset_n => A_shift_rot_result[29].ACLR
reset_n => A_shift_rot_result[30].ACLR
reset_n => A_shift_rot_result[31].ACLR
reset_n => A_dc_rd_data[0].ACLR
reset_n => A_dc_rd_data[1].ACLR
reset_n => A_dc_rd_data[2].ACLR
reset_n => A_dc_rd_data[3].ACLR
reset_n => A_dc_rd_data[4].ACLR
reset_n => A_dc_rd_data[5].ACLR
reset_n => A_dc_rd_data[6].ACLR
reset_n => A_dc_rd_data[7].ACLR
reset_n => A_dc_rd_data[8].ACLR
reset_n => A_dc_rd_data[9].ACLR
reset_n => A_dc_rd_data[10].ACLR
reset_n => A_dc_rd_data[11].ACLR
reset_n => A_dc_rd_data[12].ACLR
reset_n => A_dc_rd_data[13].ACLR
reset_n => A_dc_rd_data[14].ACLR
reset_n => A_dc_rd_data[15].ACLR
reset_n => A_dc_rd_data[16].ACLR
reset_n => A_dc_rd_data[17].ACLR
reset_n => A_dc_rd_data[18].ACLR
reset_n => A_dc_rd_data[19].ACLR
reset_n => A_dc_rd_data[20].ACLR
reset_n => A_dc_rd_data[21].ACLR
reset_n => A_dc_rd_data[22].ACLR
reset_n => A_dc_rd_data[23].ACLR
reset_n => A_dc_rd_data[24].ACLR
reset_n => A_dc_rd_data[25].ACLR
reset_n => A_dc_rd_data[26].ACLR
reset_n => A_dc_rd_data[27].ACLR
reset_n => A_dc_rd_data[28].ACLR
reset_n => A_dc_rd_data[29].ACLR
reset_n => A_dc_rd_data[30].ACLR
reset_n => A_dc_rd_data[31].ACLR
reset_n => A_dc_actual_tag[0].ACLR
reset_n => A_dc_actual_tag[1].ACLR
reset_n => A_dc_actual_tag[2].ACLR
reset_n => A_dc_actual_tag[3].ACLR
reset_n => A_dc_actual_tag[4].ACLR
reset_n => A_dc_actual_tag[5].ACLR
reset_n => A_dc_actual_tag[6].ACLR
reset_n => A_dc_actual_tag[7].ACLR
reset_n => A_dc_actual_tag[8].ACLR
reset_n => A_dc_actual_tag[9].ACLR
reset_n => A_dc_actual_tag[10].ACLR
reset_n => A_dc_actual_tag[11].ACLR
reset_n => A_dc_actual_tag[12].ACLR
reset_n => A_dc_actual_tag[13].ACLR
reset_n => A_dc_actual_tag[14].ACLR
reset_n => A_dc_hit.ACLR
reset_n => A_dc_valid_st_cache_hit.ACLR
reset_n => A_dc_valid_st_bypass_hit.ACLR
reset_n => A_dc_potential_hazard_after_st.ACLR
reset_n => A_dc_want_fill.ACLR
reset_n => A_dc_fill_has_started.ACLR
reset_n => A_dc_fill_active.ACLR
reset_n => A_dc_fill_dp_offset[0].ACLR
reset_n => A_dc_fill_dp_offset[1].ACLR
reset_n => A_dc_fill_dp_offset[2].ACLR
reset_n => A_dc_fill_starting_d1.ACLR
reset_n => M_valid_mem_d1.ACLR
reset_n => M_A_dc_line_match_d1.ACLR
reset_n => A_dc_fill_need_extra_stall.ACLR
reset_n => A_dc_rd_last_transfer_d1.ACLR
reset_n => A_dc_wb_active.ACLR
reset_n => A_dc_dirty.ACLR
reset_n => A_dc_xfer_rd_addr_has_started.ACLR
reset_n => A_dc_xfer_rd_addr_active.ACLR
reset_n => A_dc_xfer_rd_addr_done.ACLR
reset_n => A_dc_xfer_rd_addr_offset[0].ACLR
reset_n => A_dc_xfer_rd_addr_offset[1].ACLR
reset_n => A_dc_xfer_rd_addr_offset[2].ACLR
reset_n => A_dc_xfer_rd_data_starting.ACLR
reset_n => A_dc_xfer_rd_data_active.ACLR
reset_n => A_dc_xfer_rd_data_offset_match.ACLR
reset_n => A_dc_xfer_rd_data_offset[0].ACLR
reset_n => A_dc_xfer_rd_data_offset[1].ACLR
reset_n => A_dc_xfer_rd_data_offset[2].ACLR
reset_n => A_dc_xfer_wr_starting.ACLR
reset_n => A_dc_xfer_wr_active.ACLR
reset_n => A_dc_xfer_wr_data[0].ACLR
reset_n => A_dc_xfer_wr_data[1].ACLR
reset_n => A_dc_xfer_wr_data[2].ACLR
reset_n => A_dc_xfer_wr_data[3].ACLR
reset_n => A_dc_xfer_wr_data[4].ACLR
reset_n => A_dc_xfer_wr_data[5].ACLR
reset_n => A_dc_xfer_wr_data[6].ACLR
reset_n => A_dc_xfer_wr_data[7].ACLR
reset_n => A_dc_xfer_wr_data[8].ACLR
reset_n => A_dc_xfer_wr_data[9].ACLR
reset_n => A_dc_xfer_wr_data[10].ACLR
reset_n => A_dc_xfer_wr_data[11].ACLR
reset_n => A_dc_xfer_wr_data[12].ACLR
reset_n => A_dc_xfer_wr_data[13].ACLR
reset_n => A_dc_xfer_wr_data[14].ACLR
reset_n => A_dc_xfer_wr_data[15].ACLR
reset_n => A_dc_xfer_wr_data[16].ACLR
reset_n => A_dc_xfer_wr_data[17].ACLR
reset_n => A_dc_xfer_wr_data[18].ACLR
reset_n => A_dc_xfer_wr_data[19].ACLR
reset_n => A_dc_xfer_wr_data[20].ACLR
reset_n => A_dc_xfer_wr_data[21].ACLR
reset_n => A_dc_xfer_wr_data[22].ACLR
reset_n => A_dc_xfer_wr_data[23].ACLR
reset_n => A_dc_xfer_wr_data[24].ACLR
reset_n => A_dc_xfer_wr_data[25].ACLR
reset_n => A_dc_xfer_wr_data[26].ACLR
reset_n => A_dc_xfer_wr_data[27].ACLR
reset_n => A_dc_xfer_wr_data[28].ACLR
reset_n => A_dc_xfer_wr_data[29].ACLR
reset_n => A_dc_xfer_wr_data[30].ACLR
reset_n => A_dc_xfer_wr_data[31].ACLR
reset_n => A_dc_xfer_wr_offset[0].ACLR
reset_n => A_dc_xfer_wr_offset[1].ACLR
reset_n => A_dc_xfer_wr_offset[2].ACLR
reset_n => A_dc_wb_tag[0].ACLR
reset_n => A_dc_wb_tag[1].ACLR
reset_n => A_dc_wb_tag[2].ACLR
reset_n => A_dc_wb_tag[3].ACLR
reset_n => A_dc_wb_tag[4].ACLR
reset_n => A_dc_wb_tag[5].ACLR
reset_n => A_dc_wb_tag[6].ACLR
reset_n => A_dc_wb_tag[7].ACLR
reset_n => A_dc_wb_tag[8].ACLR
reset_n => A_dc_wb_tag[9].ACLR
reset_n => A_dc_wb_tag[10].ACLR
reset_n => A_dc_wb_tag[11].ACLR
reset_n => A_dc_wb_tag[12].ACLR
reset_n => A_dc_wb_tag[13].ACLR
reset_n => A_dc_wb_tag[14].ACLR
reset_n => A_dc_wb_line[0].ACLR
reset_n => A_dc_wb_line[1].ACLR
reset_n => A_dc_wb_line[2].ACLR
reset_n => A_dc_wb_line[3].ACLR
reset_n => A_dc_wb_line[4].ACLR
reset_n => A_dc_wb_line[5].ACLR
reset_n => A_dc_wb_line[6].ACLR
reset_n => A_dc_wb_rd_addr_starting.ACLR
reset_n => A_dc_wb_rd_addr_offset[0].ACLR
reset_n => A_dc_wb_rd_addr_offset[1].ACLR
reset_n => A_dc_wb_rd_addr_offset[2].ACLR
reset_n => A_dc_wb_rd_data_starting.ACLR
reset_n => A_dc_wb_wr_active.ACLR
reset_n => A_dc_wb_rd_data_first.ACLR
reset_n => A_dc_dcache_management_done.ACLR
reset_n => A_ld_bypass_delayed.ACLR
reset_n => A_st_bypass_delayed.ACLR
reset_n => A_ld_bypass_delayed_started.ACLR
reset_n => A_st_bypass_delayed_started.ACLR
reset_n => A_st_bypass_transfer_done_d1.ACLR
reset_n => A_en_d1.ACLR
reset_n => A_dc_rd_addr_cnt[0].ACLR
reset_n => A_dc_rd_addr_cnt[1].ACLR
reset_n => A_dc_rd_addr_cnt[2].ACLR
reset_n => A_dc_rd_addr_cnt[3].ACLR
reset_n => A_mem_stall.ACLR
reset_n => A_dc_rd_data_cnt[0].ACLR
reset_n => A_dc_rd_data_cnt[1].ACLR
reset_n => A_dc_rd_data_cnt[2].ACLR
reset_n => A_dc_rd_data_cnt[3].ACLR
reset_n => A_dc_wr_data_cnt[0].ACLR
reset_n => A_dc_wr_data_cnt[1].ACLR
reset_n => A_dc_wr_data_cnt[2].ACLR
reset_n => A_dc_wr_data_cnt[3].ACLR
reset_n => d_readdata_d1[0].ACLR
reset_n => d_readdata_d1[1].ACLR
reset_n => d_readdata_d1[2].ACLR
reset_n => d_readdata_d1[3].ACLR
reset_n => d_readdata_d1[4].ACLR
reset_n => d_readdata_d1[5].ACLR
reset_n => d_readdata_d1[6].ACLR
reset_n => d_readdata_d1[7].ACLR
reset_n => d_readdata_d1[8].ACLR
reset_n => d_readdata_d1[9].ACLR
reset_n => d_readdata_d1[10].ACLR
reset_n => d_readdata_d1[11].ACLR
reset_n => d_readdata_d1[12].ACLR
reset_n => d_readdata_d1[13].ACLR
reset_n => d_readdata_d1[14].ACLR
reset_n => d_readdata_d1[15].ACLR
reset_n => d_readdata_d1[16].ACLR
reset_n => d_readdata_d1[17].ACLR
reset_n => d_readdata_d1[18].ACLR
reset_n => d_readdata_d1[19].ACLR
reset_n => d_readdata_d1[20].ACLR
reset_n => d_readdata_d1[21].ACLR
reset_n => d_readdata_d1[22].ACLR
reset_n => d_readdata_d1[23].ACLR
reset_n => d_readdata_d1[24].ACLR
reset_n => d_readdata_d1[25].ACLR
reset_n => d_readdata_d1[26].ACLR
reset_n => d_readdata_d1[27].ACLR
reset_n => d_readdata_d1[28].ACLR
reset_n => d_readdata_d1[29].ACLR
reset_n => d_readdata_d1[30].ACLR
reset_n => d_readdata_d1[31].ACLR
reset_n => d_readdatavalid_d1.ACLR
reset_n => M_data_ram_ld_align_sign_bit_16_hi.ACLR
reset_n => A_data_ram_ld_align_sign_bit.ACLR
reset_n => A_status_reg_pie.ACLR
reset_n => A_estatus_reg_pie.ACLR
reset_n => A_bstatus_reg_pie.ACLR
reset_n => A_ienable_reg_irq0.ACLR
reset_n => A_ienable_reg_irq1.ACLR
reset_n => A_ienable_reg_irq2.ACLR
reset_n => A_ienable_reg_irq3.ACLR
reset_n => A_ienable_reg_irq4.ACLR
reset_n => A_ienable_reg_irq5.ACLR
reset_n => A_ipending_reg_irq0.ACLR
reset_n => A_ipending_reg_irq1.ACLR
reset_n => A_ipending_reg_irq2.ACLR
reset_n => A_ipending_reg_irq3.ACLR
reset_n => A_ipending_reg_irq4.ACLR
reset_n => A_ipending_reg_irq5.ACLR
reset_n => E_control_reg_rddata[0].ACLR
reset_n => E_control_reg_rddata[1].ACLR
reset_n => E_control_reg_rddata[2].ACLR
reset_n => E_control_reg_rddata[3].ACLR
reset_n => E_control_reg_rddata[4].ACLR
reset_n => E_control_reg_rddata[5].ACLR
reset_n => E_control_reg_rddata[6].ACLR
reset_n => E_control_reg_rddata[7].ACLR
reset_n => E_control_reg_rddata[8].ACLR
reset_n => E_control_reg_rddata[9].ACLR
reset_n => E_control_reg_rddata[10].ACLR
reset_n => E_control_reg_rddata[11].ACLR
reset_n => E_control_reg_rddata[12].ACLR
reset_n => E_control_reg_rddata[13].ACLR
reset_n => E_control_reg_rddata[14].ACLR
reset_n => E_control_reg_rddata[15].ACLR
reset_n => E_control_reg_rddata[16].ACLR
reset_n => E_control_reg_rddata[17].ACLR
reset_n => E_control_reg_rddata[18].ACLR
reset_n => E_control_reg_rddata[19].ACLR
reset_n => E_control_reg_rddata[20].ACLR
reset_n => E_control_reg_rddata[21].ACLR
reset_n => E_control_reg_rddata[22].ACLR
reset_n => E_control_reg_rddata[23].ACLR
reset_n => E_control_reg_rddata[24].ACLR
reset_n => E_control_reg_rddata[25].ACLR
reset_n => E_control_reg_rddata[26].ACLR
reset_n => E_control_reg_rddata[27].ACLR
reset_n => E_control_reg_rddata[28].ACLR
reset_n => E_control_reg_rddata[29].ACLR
reset_n => E_control_reg_rddata[30].ACLR
reset_n => E_control_reg_rddata[31].ACLR
reset_n => M_control_reg_rddata[0].ACLR
reset_n => M_control_reg_rddata[1].ACLR
reset_n => M_control_reg_rddata[2].ACLR
reset_n => M_control_reg_rddata[3].ACLR
reset_n => M_control_reg_rddata[4].ACLR
reset_n => M_control_reg_rddata[5].ACLR
reset_n => M_control_reg_rddata[6].ACLR
reset_n => M_control_reg_rddata[7].ACLR
reset_n => M_control_reg_rddata[8].ACLR
reset_n => M_control_reg_rddata[9].ACLR
reset_n => M_control_reg_rddata[10].ACLR
reset_n => M_control_reg_rddata[11].ACLR
reset_n => M_control_reg_rddata[12].ACLR
reset_n => M_control_reg_rddata[13].ACLR
reset_n => M_control_reg_rddata[14].ACLR
reset_n => M_control_reg_rddata[15].ACLR
reset_n => M_control_reg_rddata[16].ACLR
reset_n => M_control_reg_rddata[17].ACLR
reset_n => M_control_reg_rddata[18].ACLR
reset_n => M_control_reg_rddata[19].ACLR
reset_n => M_control_reg_rddata[20].ACLR
reset_n => M_control_reg_rddata[21].ACLR
reset_n => M_control_reg_rddata[22].ACLR
reset_n => M_control_reg_rddata[23].ACLR
reset_n => M_control_reg_rddata[24].ACLR
reset_n => M_control_reg_rddata[25].ACLR
reset_n => M_control_reg_rddata[26].ACLR
reset_n => M_control_reg_rddata[27].ACLR
reset_n => M_control_reg_rddata[28].ACLR
reset_n => M_control_reg_rddata[29].ACLR
reset_n => M_control_reg_rddata[30].ACLR
reset_n => M_control_reg_rddata[31].ACLR
reset_n => hbreak_enabled.PRESET
reset_n => latched_oci_tb_hbreak_req.ACLR
reset_n => wait_for_one_post_bret_inst.ACLR
reset_n => E_pcb[0].ACLR
reset_n => E_pcb[1].ACLR
reset_n => E_pcb[2].ACLR
reset_n => E_pcb[3].ACLR
reset_n => E_pcb[4].ACLR
reset_n => E_pcb[5].ACLR
reset_n => E_pcb[6].ACLR
reset_n => E_pcb[7].ACLR
reset_n => E_pcb[8].ACLR
reset_n => E_pcb[9].ACLR
reset_n => E_pcb[10].ACLR
reset_n => E_pcb[11].ACLR
reset_n => E_pcb[12].ACLR
reset_n => E_pcb[13].ACLR
reset_n => E_pcb[14].ACLR
reset_n => E_pcb[15].ACLR
reset_n => E_pcb[16].ACLR
reset_n => E_pcb[17].ACLR
reset_n => E_pcb[18].ACLR
reset_n => E_pcb[19].ACLR
reset_n => E_pcb[20].ACLR
reset_n => E_pcb[21].ACLR
reset_n => E_pcb[22].ACLR
reset_n => E_pcb[23].ACLR
reset_n => E_pcb[24].ACLR
reset_n => E_pcb[25].ACLR
reset_n => E_pcb[26].ACLR
reset_n => M_pcb[0].ACLR
reset_n => M_pcb[1].ACLR
reset_n => M_pcb[2].ACLR
reset_n => M_pcb[3].ACLR
reset_n => M_pcb[4].ACLR
reset_n => M_pcb[5].ACLR
reset_n => M_pcb[6].ACLR
reset_n => M_pcb[7].ACLR
reset_n => M_pcb[8].ACLR
reset_n => M_pcb[9].ACLR
reset_n => M_pcb[10].ACLR
reset_n => M_pcb[11].ACLR
reset_n => M_pcb[12].ACLR
reset_n => M_pcb[13].ACLR
reset_n => M_pcb[14].ACLR
reset_n => M_pcb[15].ACLR
reset_n => M_pcb[16].ACLR
reset_n => M_pcb[17].ACLR
reset_n => M_pcb[18].ACLR
reset_n => M_pcb[19].ACLR
reset_n => M_pcb[20].ACLR
reset_n => M_pcb[21].ACLR
reset_n => M_pcb[22].ACLR
reset_n => M_pcb[23].ACLR
reset_n => M_pcb[24].ACLR
reset_n => M_pcb[25].ACLR
reset_n => M_pcb[26].ACLR
reset_n => A_pcb[0].ACLR
reset_n => A_pcb[1].ACLR
reset_n => A_pcb[2].ACLR
reset_n => A_pcb[3].ACLR
reset_n => A_pcb[4].ACLR
reset_n => A_pcb[5].ACLR
reset_n => A_pcb[6].ACLR
reset_n => A_pcb[7].ACLR
reset_n => A_pcb[8].ACLR
reset_n => A_pcb[9].ACLR
reset_n => A_pcb[10].ACLR
reset_n => A_pcb[11].ACLR
reset_n => A_pcb[12].ACLR
reset_n => A_pcb[13].ACLR
reset_n => A_pcb[14].ACLR
reset_n => A_pcb[15].ACLR
reset_n => A_pcb[16].ACLR
reset_n => A_pcb[17].ACLR
reset_n => A_pcb[18].ACLR
reset_n => A_pcb[19].ACLR
reset_n => A_pcb[20].ACLR
reset_n => A_pcb[21].ACLR
reset_n => A_pcb[22].ACLR
reset_n => A_pcb[23].ACLR
reset_n => A_pcb[24].ACLR
reset_n => A_pcb[25].ACLR
reset_n => A_pcb[26].ACLR
reset_n => W_pcb[0].ACLR
reset_n => W_pcb[1].ACLR
reset_n => W_pcb[2].ACLR
reset_n => W_pcb[3].ACLR
reset_n => W_pcb[4].ACLR
reset_n => W_pcb[5].ACLR
reset_n => W_pcb[6].ACLR
reset_n => W_pcb[7].ACLR
reset_n => W_pcb[8].ACLR
reset_n => W_pcb[9].ACLR
reset_n => W_pcb[10].ACLR
reset_n => W_pcb[11].ACLR
reset_n => W_pcb[12].ACLR
reset_n => W_pcb[13].ACLR
reset_n => W_pcb[14].ACLR
reset_n => W_pcb[15].ACLR
reset_n => W_pcb[16].ACLR
reset_n => W_pcb[17].ACLR
reset_n => W_pcb[18].ACLR
reset_n => W_pcb[19].ACLR
reset_n => W_pcb[20].ACLR
reset_n => W_pcb[21].ACLR
reset_n => W_pcb[22].ACLR
reset_n => W_pcb[23].ACLR
reset_n => W_pcb[24].ACLR
reset_n => W_pcb[25].ACLR
reset_n => W_pcb[26].ACLR
reset_n => D_iw[0].ACLR
reset_n => D_iw[1].ACLR
reset_n => D_iw[2].ACLR
reset_n => D_iw[3].ACLR
reset_n => D_iw[4].ACLR
reset_n => D_iw[5].ACLR
reset_n => D_iw[6].ACLR
reset_n => D_iw[7].ACLR
reset_n => D_iw[8].ACLR
reset_n => D_iw[9].ACLR
reset_n => D_iw[10].ACLR
reset_n => D_iw[11].ACLR
reset_n => D_iw[12].ACLR
reset_n => D_iw[13].ACLR
reset_n => D_iw[14].ACLR
reset_n => D_iw[15].ACLR
reset_n => D_iw[16].ACLR
reset_n => D_iw[17].ACLR
reset_n => D_iw[18].ACLR
reset_n => D_iw[19].ACLR
reset_n => D_iw[20].ACLR
reset_n => D_iw[21].ACLR
reset_n => D_iw[22].ACLR
reset_n => D_iw[23].ACLR
reset_n => D_iw[24].ACLR
reset_n => D_iw[25].ACLR
reset_n => D_iw[26].ACLR
reset_n => D_iw[27].ACLR
reset_n => D_iw[28].ACLR
reset_n => D_iw[29].ACLR
reset_n => D_iw[30].ACLR
reset_n => D_iw[31].ACLR
reset_n => D_pc[0].ACLR
reset_n => D_pc[1].ACLR
reset_n => D_pc[2].ACLR
reset_n => D_pc[3].ACLR
reset_n => D_pc[4].ACLR
reset_n => D_pc[5].ACLR
reset_n => D_pc[6].ACLR
reset_n => D_pc[7].ACLR
reset_n => D_pc[8].ACLR
reset_n => D_pc[9].ACLR
reset_n => D_pc[10].ACLR
reset_n => D_pc[11].ACLR
reset_n => D_pc[12].ACLR
reset_n => D_pc[13].ACLR
reset_n => D_pc[14].ACLR
reset_n => D_pc[15].ACLR
reset_n => D_pc[16].ACLR
reset_n => D_pc[17].ACLR
reset_n => D_pc[18].ACLR
reset_n => D_pc[19].ACLR
reset_n => D_pc[20].ACLR
reset_n => D_pc[21].ACLR
reset_n => D_pc[22].ACLR
reset_n => D_pc[23].ACLR
reset_n => D_pc[24].ACLR
reset_n => D_pc_plus_one[0].ACLR
reset_n => D_pc_plus_one[1].ACLR
reset_n => D_pc_plus_one[2].ACLR
reset_n => D_pc_plus_one[3].ACLR
reset_n => D_pc_plus_one[4].ACLR
reset_n => D_pc_plus_one[5].ACLR
reset_n => D_pc_plus_one[6].ACLR
reset_n => D_pc_plus_one[7].ACLR
reset_n => D_pc_plus_one[8].ACLR
reset_n => D_pc_plus_one[9].ACLR
reset_n => D_pc_plus_one[10].ACLR
reset_n => D_pc_plus_one[11].ACLR
reset_n => D_pc_plus_one[12].ACLR
reset_n => D_pc_plus_one[13].ACLR
reset_n => D_pc_plus_one[14].ACLR
reset_n => D_pc_plus_one[15].ACLR
reset_n => D_pc_plus_one[16].ACLR
reset_n => D_pc_plus_one[17].ACLR
reset_n => D_pc_plus_one[18].ACLR
reset_n => D_pc_plus_one[19].ACLR
reset_n => D_pc_plus_one[20].ACLR
reset_n => D_pc_plus_one[21].ACLR
reset_n => D_pc_plus_one[22].ACLR
reset_n => D_pc_plus_one[23].ACLR
reset_n => D_pc_plus_one[24].ACLR
reset_n => E_valid_from_D.ACLR
reset_n => E_iw[0].ACLR
reset_n => E_iw[1].ACLR
reset_n => E_iw[2].ACLR
reset_n => E_iw[3].ACLR
reset_n => E_iw[4].ACLR
reset_n => E_iw[5].ACLR
reset_n => E_iw[6].ACLR
reset_n => E_iw[7].ACLR
reset_n => E_iw[8].ACLR
reset_n => E_iw[9].ACLR
reset_n => E_iw[10].ACLR
reset_n => E_iw[11].ACLR
reset_n => E_iw[12].ACLR
reset_n => E_iw[13].ACLR
reset_n => E_iw[14].ACLR
reset_n => E_iw[15].ACLR
reset_n => E_iw[16].ACLR
reset_n => E_iw[17].ACLR
reset_n => E_iw[18].ACLR
reset_n => E_iw[19].ACLR
reset_n => E_iw[20].ACLR
reset_n => E_iw[21].ACLR
reset_n => E_iw[22].ACLR
reset_n => E_iw[23].ACLR
reset_n => E_iw[24].ACLR
reset_n => E_iw[25].ACLR
reset_n => E_iw[26].ACLR
reset_n => E_iw[27].ACLR
reset_n => E_iw[28].ACLR
reset_n => E_iw[29].ACLR
reset_n => E_iw[30].ACLR
reset_n => E_iw[31].ACLR
reset_n => E_dst_regnum[0].ACLR
reset_n => E_dst_regnum[1].ACLR
reset_n => E_dst_regnum[2].ACLR
reset_n => E_dst_regnum[3].ACLR
reset_n => E_dst_regnum[4].ACLR
reset_n => E_wr_dst_reg_from_D.ACLR
reset_n => E_extra_pc[0].ACLR
reset_n => E_extra_pc[1].ACLR
reset_n => E_extra_pc[2].ACLR
reset_n => E_extra_pc[3].ACLR
reset_n => E_extra_pc[4].ACLR
reset_n => E_extra_pc[5].ACLR
reset_n => E_extra_pc[6].ACLR
reset_n => E_extra_pc[7].ACLR
reset_n => E_extra_pc[8].ACLR
reset_n => E_extra_pc[9].ACLR
reset_n => E_extra_pc[10].ACLR
reset_n => E_extra_pc[11].ACLR
reset_n => E_extra_pc[12].ACLR
reset_n => E_extra_pc[13].ACLR
reset_n => E_extra_pc[14].ACLR
reset_n => E_extra_pc[15].ACLR
reset_n => E_extra_pc[16].ACLR
reset_n => E_extra_pc[17].ACLR
reset_n => E_extra_pc[18].ACLR
reset_n => E_extra_pc[19].ACLR
reset_n => E_extra_pc[20].ACLR
reset_n => E_extra_pc[21].ACLR
reset_n => E_extra_pc[22].ACLR
reset_n => E_extra_pc[23].ACLR
reset_n => E_extra_pc[24].ACLR
reset_n => E_pc[0].ACLR
reset_n => E_pc[1].ACLR
reset_n => E_pc[2].ACLR
reset_n => E_pc[3].ACLR
reset_n => E_pc[4].ACLR
reset_n => E_pc[5].ACLR
reset_n => E_pc[6].ACLR
reset_n => E_pc[7].ACLR
reset_n => E_pc[8].ACLR
reset_n => E_pc[9].ACLR
reset_n => E_pc[10].ACLR
reset_n => E_pc[11].ACLR
reset_n => E_pc[12].ACLR
reset_n => E_pc[13].ACLR
reset_n => E_pc[14].ACLR
reset_n => E_pc[15].ACLR
reset_n => E_pc[16].ACLR
reset_n => E_pc[17].ACLR
reset_n => E_pc[18].ACLR
reset_n => E_pc[19].ACLR
reset_n => E_pc[20].ACLR
reset_n => E_pc[21].ACLR
reset_n => E_pc[22].ACLR
reset_n => E_pc[23].ACLR
reset_n => E_pc[24].ACLR
reset_n => E_valid_jmp_indirect.ACLR
reset_n => M_valid_from_E.ACLR
reset_n => M_iw[0].ACLR
reset_n => M_iw[1].ACLR
reset_n => M_iw[2].ACLR
reset_n => M_iw[3].ACLR
reset_n => M_iw[4].ACLR
reset_n => M_iw[5].ACLR
reset_n => M_iw[6].ACLR
reset_n => M_iw[7].ACLR
reset_n => M_iw[8].ACLR
reset_n => M_iw[9].ACLR
reset_n => M_iw[10].ACLR
reset_n => M_iw[11].ACLR
reset_n => M_iw[12].ACLR
reset_n => M_iw[13].ACLR
reset_n => M_iw[14].ACLR
reset_n => M_iw[15].ACLR
reset_n => M_iw[16].ACLR
reset_n => M_iw[17].ACLR
reset_n => M_iw[18].ACLR
reset_n => M_iw[19].ACLR
reset_n => M_iw[20].ACLR
reset_n => M_iw[21].ACLR
reset_n => M_iw[22].ACLR
reset_n => M_iw[23].ACLR
reset_n => M_iw[24].ACLR
reset_n => M_iw[25].ACLR
reset_n => M_iw[26].ACLR
reset_n => M_iw[27].ACLR
reset_n => M_iw[28].ACLR
reset_n => M_iw[29].ACLR
reset_n => M_iw[30].ACLR
reset_n => M_iw[31].ACLR
reset_n => M_mem_byte_en[0].ACLR
reset_n => M_mem_byte_en[1].ACLR
reset_n => M_mem_byte_en[2].ACLR
reset_n => M_mem_byte_en[3].ACLR
reset_n => M_alu_result[0].ACLR
reset_n => M_alu_result[1].ACLR
reset_n => M_alu_result[2].ACLR
reset_n => M_alu_result[3].ACLR
reset_n => M_alu_result[4].ACLR
reset_n => M_alu_result[5].ACLR
reset_n => M_alu_result[6].ACLR
reset_n => M_alu_result[7].ACLR
reset_n => M_alu_result[8].ACLR
reset_n => M_alu_result[9].ACLR
reset_n => M_alu_result[10].ACLR
reset_n => M_alu_result[11].ACLR
reset_n => M_alu_result[12].ACLR
reset_n => M_alu_result[13].ACLR
reset_n => M_alu_result[14].ACLR
reset_n => M_alu_result[15].ACLR
reset_n => M_alu_result[16].ACLR
reset_n => M_alu_result[17].ACLR
reset_n => M_alu_result[18].ACLR
reset_n => M_alu_result[19].ACLR
reset_n => M_alu_result[20].ACLR
reset_n => M_alu_result[21].ACLR
reset_n => M_alu_result[22].ACLR
reset_n => M_alu_result[23].ACLR
reset_n => M_alu_result[24].ACLR
reset_n => M_alu_result[25].ACLR
reset_n => M_alu_result[26].ACLR
reset_n => M_alu_result[27].ACLR
reset_n => M_alu_result[28].ACLR
reset_n => M_alu_result[29].ACLR
reset_n => M_alu_result[30].ACLR
reset_n => M_alu_result[31].ACLR
reset_n => M_st_data[0].ACLR
reset_n => M_st_data[1].ACLR
reset_n => M_st_data[2].ACLR
reset_n => M_st_data[3].ACLR
reset_n => M_st_data[4].ACLR
reset_n => M_st_data[5].ACLR
reset_n => M_st_data[6].ACLR
reset_n => M_st_data[7].ACLR
reset_n => M_st_data[8].ACLR
reset_n => M_st_data[9].ACLR
reset_n => M_st_data[10].ACLR
reset_n => M_st_data[11].ACLR
reset_n => M_st_data[12].ACLR
reset_n => M_st_data[13].ACLR
reset_n => M_st_data[14].ACLR
reset_n => M_st_data[15].ACLR
reset_n => M_st_data[16].ACLR
reset_n => M_st_data[17].ACLR
reset_n => M_st_data[18].ACLR
reset_n => M_st_data[19].ACLR
reset_n => M_st_data[20].ACLR
reset_n => M_st_data[21].ACLR
reset_n => M_st_data[22].ACLR
reset_n => M_st_data[23].ACLR
reset_n => M_st_data[24].ACLR
reset_n => M_st_data[25].ACLR
reset_n => M_st_data[26].ACLR
reset_n => M_st_data[27].ACLR
reset_n => M_st_data[28].ACLR
reset_n => M_st_data[29].ACLR
reset_n => M_st_data[30].ACLR
reset_n => M_st_data[31].ACLR
reset_n => M_dst_regnum[0].ACLR
reset_n => M_dst_regnum[1].ACLR
reset_n => M_dst_regnum[2].ACLR
reset_n => M_dst_regnum[3].ACLR
reset_n => M_dst_regnum[4].ACLR
reset_n => M_cmp_result.ACLR
reset_n => M_wr_dst_reg_from_E.ACLR
reset_n => M_target_pcb[0].ACLR
reset_n => M_target_pcb[1].ACLR
reset_n => M_target_pcb[2].ACLR
reset_n => M_target_pcb[3].ACLR
reset_n => M_target_pcb[4].ACLR
reset_n => M_target_pcb[5].ACLR
reset_n => M_target_pcb[6].ACLR
reset_n => M_target_pcb[7].ACLR
reset_n => M_target_pcb[8].ACLR
reset_n => M_target_pcb[9].ACLR
reset_n => M_target_pcb[10].ACLR
reset_n => M_target_pcb[11].ACLR
reset_n => M_target_pcb[12].ACLR
reset_n => M_target_pcb[13].ACLR
reset_n => M_target_pcb[14].ACLR
reset_n => M_target_pcb[15].ACLR
reset_n => M_target_pcb[16].ACLR
reset_n => M_target_pcb[17].ACLR
reset_n => M_target_pcb[18].ACLR
reset_n => M_target_pcb[19].ACLR
reset_n => M_target_pcb[20].ACLR
reset_n => M_target_pcb[21].ACLR
reset_n => M_target_pcb[22].ACLR
reset_n => M_target_pcb[23].ACLR
reset_n => M_target_pcb[24].ACLR
reset_n => M_target_pcb[25].ACLR
reset_n => M_target_pcb[26].ACLR
reset_n => M_pipe_flush.PRESET
reset_n => M_pipe_flush_waddr[0].ACLR
reset_n => M_pipe_flush_waddr[1].ACLR
reset_n => M_pipe_flush_waddr[2].ACLR
reset_n => M_pipe_flush_waddr[3].ACLR
reset_n => M_pipe_flush_waddr[4].ACLR
reset_n => M_pipe_flush_waddr[5].ACLR
reset_n => M_pipe_flush_waddr[6].ACLR
reset_n => M_pipe_flush_waddr[7].ACLR
reset_n => M_pipe_flush_waddr[8].ACLR
reset_n => M_pipe_flush_waddr[9].PRESET
reset_n => M_pipe_flush_waddr[10].PRESET
reset_n => M_pipe_flush_waddr[11].ACLR
reset_n => M_pipe_flush_waddr[12].ACLR
reset_n => M_pipe_flush_waddr[13].ACLR
reset_n => M_pipe_flush_waddr[14].ACLR
reset_n => M_pipe_flush_waddr[15].ACLR
reset_n => M_pipe_flush_waddr[16].ACLR
reset_n => M_pipe_flush_waddr[17].ACLR
reset_n => M_pipe_flush_waddr[18].ACLR
reset_n => M_pipe_flush_waddr[19].ACLR
reset_n => M_pipe_flush_waddr[20].ACLR
reset_n => M_pipe_flush_waddr[21].ACLR
reset_n => M_pipe_flush_waddr[22].ACLR
reset_n => M_pipe_flush_waddr[23].ACLR
reset_n => M_pipe_flush_waddr[24].PRESET
reset_n => M_sel_data_master.ACLR
reset_n => A_valid.ACLR
reset_n => A_iw[0].ACLR
reset_n => A_iw[1].ACLR
reset_n => A_iw[2].ACLR
reset_n => A_iw[3].ACLR
reset_n => A_iw[4].ACLR
reset_n => A_iw[5].ACLR
reset_n => A_iw[6].ACLR
reset_n => A_iw[7].ACLR
reset_n => A_iw[8].ACLR
reset_n => A_iw[9].ACLR
reset_n => A_iw[10].ACLR
reset_n => A_iw[11].ACLR
reset_n => A_iw[12].ACLR
reset_n => A_iw[13].ACLR
reset_n => A_iw[14].ACLR
reset_n => A_iw[15].ACLR
reset_n => A_iw[16].ACLR
reset_n => A_iw[17].ACLR
reset_n => A_iw[18].ACLR
reset_n => A_iw[19].ACLR
reset_n => A_iw[20].ACLR
reset_n => A_iw[21].ACLR
reset_n => A_iw[22].ACLR
reset_n => A_iw[23].ACLR
reset_n => A_iw[24].ACLR
reset_n => A_iw[25].ACLR
reset_n => A_iw[26].ACLR
reset_n => A_iw[27].ACLR
reset_n => A_iw[28].ACLR
reset_n => A_iw[29].ACLR
reset_n => A_iw[30].ACLR
reset_n => A_iw[31].ACLR
reset_n => A_inst_result[0].ACLR
reset_n => A_inst_result[1].ACLR
reset_n => A_inst_result[2].ACLR
reset_n => A_inst_result[3].ACLR
reset_n => A_inst_result[4].ACLR
reset_n => A_inst_result[5].ACLR
reset_n => A_inst_result[6].ACLR
reset_n => A_inst_result[7].ACLR
reset_n => A_inst_result[8].ACLR
reset_n => A_inst_result[9].ACLR
reset_n => A_inst_result[10].ACLR
reset_n => A_inst_result[11].ACLR
reset_n => A_inst_result[12].ACLR
reset_n => A_inst_result[13].ACLR
reset_n => A_inst_result[14].ACLR
reset_n => A_inst_result[15].ACLR
reset_n => A_inst_result[16].ACLR
reset_n => A_inst_result[17].ACLR
reset_n => A_inst_result[18].ACLR
reset_n => A_inst_result[19].ACLR
reset_n => A_inst_result[20].ACLR
reset_n => A_inst_result[21].ACLR
reset_n => A_inst_result[22].ACLR
reset_n => A_inst_result[23].ACLR
reset_n => A_inst_result[24].ACLR
reset_n => A_inst_result[25].ACLR
reset_n => A_inst_result[26].ACLR
reset_n => A_inst_result[27].ACLR
reset_n => A_inst_result[28].ACLR
reset_n => A_inst_result[29].ACLR
reset_n => A_inst_result[30].ACLR
reset_n => A_inst_result[31].ACLR
reset_n => A_mem_byte_en[0].ACLR
reset_n => A_mem_byte_en[1].ACLR
reset_n => A_mem_byte_en[2].ACLR
reset_n => A_mem_byte_en[3].ACLR
reset_n => A_st_data[0].ACLR
reset_n => A_st_data[1].ACLR
reset_n => A_st_data[2].ACLR
reset_n => A_st_data[3].ACLR
reset_n => A_st_data[4].ACLR
reset_n => A_st_data[5].ACLR
reset_n => A_st_data[6].ACLR
reset_n => A_st_data[7].ACLR
reset_n => A_st_data[8].ACLR
reset_n => A_st_data[9].ACLR
reset_n => A_st_data[10].ACLR
reset_n => A_st_data[11].ACLR
reset_n => A_st_data[12].ACLR
reset_n => A_st_data[13].ACLR
reset_n => A_st_data[14].ACLR
reset_n => A_st_data[15].ACLR
reset_n => A_st_data[16].ACLR
reset_n => A_st_data[17].ACLR
reset_n => A_st_data[18].ACLR
reset_n => A_st_data[19].ACLR
reset_n => A_st_data[20].ACLR
reset_n => A_st_data[21].ACLR
reset_n => A_st_data[22].ACLR
reset_n => A_st_data[23].ACLR
reset_n => A_st_data[24].ACLR
reset_n => A_st_data[25].ACLR
reset_n => A_st_data[26].ACLR
reset_n => A_st_data[27].ACLR
reset_n => A_st_data[28].ACLR
reset_n => A_st_data[29].ACLR
reset_n => A_st_data[30].ACLR
reset_n => A_st_data[31].ACLR
reset_n => A_dst_regnum_from_M[0].ACLR
reset_n => A_dst_regnum_from_M[1].ACLR
reset_n => A_dst_regnum_from_M[2].ACLR
reset_n => A_dst_regnum_from_M[3].ACLR
reset_n => A_dst_regnum_from_M[4].ACLR
reset_n => A_ld_align_sh16.ACLR
reset_n => A_ld_align_sh8.ACLR
reset_n => A_ld_align_byte1_fill.ACLR
reset_n => A_ld_align_byte2_byte3_fill.ACLR
reset_n => A_cmp_result.ACLR
reset_n => A_mem_baddr[0].ACLR
reset_n => A_mem_baddr[1].ACLR
reset_n => A_mem_baddr[2].ACLR
reset_n => A_mem_baddr[3].ACLR
reset_n => A_mem_baddr[4].ACLR
reset_n => A_mem_baddr[5].ACLR
reset_n => A_mem_baddr[6].ACLR
reset_n => A_mem_baddr[7].ACLR
reset_n => A_mem_baddr[8].ACLR
reset_n => A_mem_baddr[9].ACLR
reset_n => A_mem_baddr[10].ACLR
reset_n => A_mem_baddr[11].ACLR
reset_n => A_mem_baddr[12].ACLR
reset_n => A_mem_baddr[13].ACLR
reset_n => A_mem_baddr[14].ACLR
reset_n => A_mem_baddr[15].ACLR
reset_n => A_mem_baddr[16].ACLR
reset_n => A_mem_baddr[17].ACLR
reset_n => A_mem_baddr[18].ACLR
reset_n => A_mem_baddr[19].ACLR
reset_n => A_mem_baddr[20].ACLR
reset_n => A_mem_baddr[21].ACLR
reset_n => A_mem_baddr[22].ACLR
reset_n => A_mem_baddr[23].ACLR
reset_n => A_mem_baddr[24].ACLR
reset_n => A_mem_baddr[25].ACLR
reset_n => A_mem_baddr[26].ACLR
reset_n => A_wr_dst_reg_from_M.PRESET
reset_n => A_slow_inst_sel.ACLR
reset_n => A_slow_inst_result[0].ACLR
reset_n => A_slow_inst_result[1].ACLR
reset_n => A_slow_inst_result[2].ACLR
reset_n => A_slow_inst_result[3].ACLR
reset_n => A_slow_inst_result[4].ACLR
reset_n => A_slow_inst_result[5].ACLR
reset_n => A_slow_inst_result[6].ACLR
reset_n => A_slow_inst_result[7].ACLR
reset_n => A_slow_inst_result[8].ACLR
reset_n => A_slow_inst_result[9].ACLR
reset_n => A_slow_inst_result[10].ACLR
reset_n => A_slow_inst_result[11].ACLR
reset_n => A_slow_inst_result[12].ACLR
reset_n => A_slow_inst_result[13].ACLR
reset_n => A_slow_inst_result[14].ACLR
reset_n => A_slow_inst_result[15].ACLR
reset_n => A_slow_inst_result[16].ACLR
reset_n => A_slow_inst_result[17].ACLR
reset_n => A_slow_inst_result[18].ACLR
reset_n => A_slow_inst_result[19].ACLR
reset_n => A_slow_inst_result[20].ACLR
reset_n => A_slow_inst_result[21].ACLR
reset_n => A_slow_inst_result[22].ACLR
reset_n => A_slow_inst_result[23].ACLR
reset_n => A_slow_inst_result[24].ACLR
reset_n => A_slow_inst_result[25].ACLR
reset_n => A_slow_inst_result[26].ACLR
reset_n => A_slow_inst_result[27].ACLR
reset_n => A_slow_inst_result[28].ACLR
reset_n => A_slow_inst_result[29].ACLR
reset_n => A_slow_inst_result[30].ACLR
reset_n => A_slow_inst_result[31].ACLR
reset_n => W_wr_data[0].ACLR
reset_n => W_wr_data[1].ACLR
reset_n => W_wr_data[2].ACLR
reset_n => W_wr_data[3].ACLR
reset_n => W_wr_data[4].ACLR
reset_n => W_wr_data[5].ACLR
reset_n => W_wr_data[6].ACLR
reset_n => W_wr_data[7].ACLR
reset_n => W_wr_data[8].ACLR
reset_n => W_wr_data[9].ACLR
reset_n => W_wr_data[10].ACLR
reset_n => W_wr_data[11].ACLR
reset_n => W_wr_data[12].ACLR
reset_n => W_wr_data[13].ACLR
reset_n => W_wr_data[14].ACLR
reset_n => W_wr_data[15].ACLR
reset_n => W_wr_data[16].ACLR
reset_n => W_wr_data[17].ACLR
reset_n => W_wr_data[18].ACLR
reset_n => W_wr_data[19].ACLR
reset_n => W_wr_data[20].ACLR
reset_n => W_wr_data[21].ACLR
reset_n => W_wr_data[22].ACLR
reset_n => W_wr_data[23].ACLR
reset_n => W_wr_data[24].ACLR
reset_n => W_wr_data[25].ACLR
reset_n => W_wr_data[26].ACLR
reset_n => W_wr_data[27].ACLR
reset_n => W_wr_data[28].ACLR
reset_n => W_wr_data[29].ACLR
reset_n => W_wr_data[30].ACLR
reset_n => W_wr_data[31].ACLR
reset_n => W_iw[0].ACLR
reset_n => W_iw[1].ACLR
reset_n => W_iw[2].ACLR
reset_n => W_iw[3].ACLR
reset_n => W_iw[4].ACLR
reset_n => W_iw[5].ACLR
reset_n => W_iw[6].ACLR
reset_n => W_iw[7].ACLR
reset_n => W_iw[8].ACLR
reset_n => W_iw[9].ACLR
reset_n => W_iw[10].ACLR
reset_n => W_iw[11].ACLR
reset_n => W_iw[12].ACLR
reset_n => W_iw[13].ACLR
reset_n => W_iw[14].ACLR
reset_n => W_iw[15].ACLR
reset_n => W_iw[16].ACLR
reset_n => W_iw[17].ACLR
reset_n => W_iw[18].ACLR
reset_n => W_iw[19].ACLR
reset_n => W_iw[20].ACLR
reset_n => W_iw[21].ACLR
reset_n => W_iw[22].ACLR
reset_n => W_iw[23].ACLR
reset_n => W_iw[24].ACLR
reset_n => W_iw[25].ACLR
reset_n => W_iw[26].ACLR
reset_n => W_iw[27].ACLR
reset_n => W_iw[28].ACLR
reset_n => W_iw[29].ACLR
reset_n => W_iw[30].ACLR
reset_n => W_iw[31].ACLR
reset_n => W_valid.ACLR
reset_n => W_wr_dst_reg.ACLR
reset_n => W_dst_regnum[0].ACLR
reset_n => W_dst_regnum[1].ACLR
reset_n => W_dst_regnum[2].ACLR
reset_n => W_dst_regnum[3].ACLR
reset_n => W_dst_regnum[4].ACLR
reset_n => E_regnum_a_cmp_D.ACLR
reset_n => M_regnum_a_cmp_D.ACLR
reset_n => A_regnum_a_cmp_D.ACLR
reset_n => W_regnum_a_cmp_D.ACLR
reset_n => E_regnum_b_cmp_D.ACLR
reset_n => M_regnum_b_cmp_D.ACLR
reset_n => A_regnum_b_cmp_D.ACLR
reset_n => W_regnum_b_cmp_D.ACLR
reset_n => E_src1[0].ACLR
reset_n => E_src1[1].ACLR
reset_n => E_src1[2].ACLR
reset_n => E_src1[3].ACLR
reset_n => E_src1[4].ACLR
reset_n => E_src1[5].ACLR
reset_n => E_src1[6].ACLR
reset_n => E_src1[7].ACLR
reset_n => E_src1[8].ACLR
reset_n => E_src1[9].ACLR
reset_n => E_src1[10].ACLR
reset_n => E_src1[11].ACLR
reset_n => E_src1[12].ACLR
reset_n => E_src1[13].ACLR
reset_n => E_src1[14].ACLR
reset_n => E_src1[15].ACLR
reset_n => E_src1[16].ACLR
reset_n => E_src1[17].ACLR
reset_n => E_src1[18].ACLR
reset_n => E_src1[19].ACLR
reset_n => E_src1[20].ACLR
reset_n => E_src1[21].ACLR
reset_n => E_src1[22].ACLR
reset_n => E_src1[23].ACLR
reset_n => E_src1[24].ACLR
reset_n => E_src1[25].ACLR
reset_n => E_src1[26].ACLR
reset_n => E_src1[27].ACLR
reset_n => E_src1[28].ACLR
reset_n => E_src1[29].ACLR
reset_n => E_src1[30].ACLR
reset_n => E_src1[31].ACLR
reset_n => E_src2[0].ACLR
reset_n => E_src2[1].ACLR
reset_n => E_src2[2].ACLR
reset_n => E_src2[3].ACLR
reset_n => E_src2[4].ACLR
reset_n => E_src2[5].ACLR
reset_n => E_src2[6].ACLR
reset_n => E_src2[7].ACLR
reset_n => E_src2[8].ACLR
reset_n => E_src2[9].ACLR
reset_n => E_src2[10].ACLR
reset_n => E_src2[11].ACLR
reset_n => E_src2[12].ACLR
reset_n => E_src2[13].ACLR
reset_n => E_src2[14].ACLR
reset_n => E_src2[15].ACLR
reset_n => E_src2[16].ACLR
reset_n => E_src2[17].ACLR
reset_n => E_src2[18].ACLR
reset_n => E_src2[19].ACLR
reset_n => E_src2[20].ACLR
reset_n => E_src2[21].ACLR
reset_n => E_src2[22].ACLR
reset_n => E_src2[23].ACLR
reset_n => E_src2[24].ACLR
reset_n => E_src2[25].ACLR
reset_n => E_src2[26].ACLR
reset_n => E_src2[27].ACLR
reset_n => E_src2[28].ACLR
reset_n => E_src2[29].ACLR
reset_n => E_src2[30].ACLR
reset_n => E_src2[31].ACLR
reset_n => E_src2_reg[0].ACLR
reset_n => E_src2_reg[1].ACLR
reset_n => E_src2_reg[2].ACLR
reset_n => E_src2_reg[3].ACLR
reset_n => E_src2_reg[4].ACLR
reset_n => E_src2_reg[5].ACLR
reset_n => E_src2_reg[6].ACLR
reset_n => E_src2_reg[7].ACLR
reset_n => E_src2_reg[8].ACLR
reset_n => E_src2_reg[9].ACLR
reset_n => E_src2_reg[10].ACLR
reset_n => E_src2_reg[11].ACLR
reset_n => E_src2_reg[12].ACLR
reset_n => E_src2_reg[13].ACLR
reset_n => E_src2_reg[14].ACLR
reset_n => E_src2_reg[15].ACLR
reset_n => E_src2_reg[16].ACLR
reset_n => E_src2_reg[17].ACLR
reset_n => E_src2_reg[18].ACLR
reset_n => E_src2_reg[19].ACLR
reset_n => E_src2_reg[20].ACLR
reset_n => E_src2_reg[21].ACLR
reset_n => E_src2_reg[22].ACLR
reset_n => E_src2_reg[23].ACLR
reset_n => E_src2_reg[24].ACLR
reset_n => E_src2_reg[25].ACLR
reset_n => E_src2_reg[26].ACLR
reset_n => E_src2_reg[27].ACLR
reset_n => E_src2_reg[28].ACLR
reset_n => E_src2_reg[29].ACLR
reset_n => E_src2_reg[30].ACLR
reset_n => E_src2_reg[31].ACLR
reset_n => M_src1[0].ACLR
reset_n => M_src1[1].ACLR
reset_n => M_src1[2].ACLR
reset_n => M_src1[3].ACLR
reset_n => M_src1[4].ACLR
reset_n => M_src1[5].ACLR
reset_n => M_src1[6].ACLR
reset_n => M_src1[7].ACLR
reset_n => M_src1[8].ACLR
reset_n => M_src1[9].ACLR
reset_n => M_src1[10].ACLR
reset_n => M_src1[11].ACLR
reset_n => M_src1[12].ACLR
reset_n => M_src1[13].ACLR
reset_n => M_src1[14].ACLR
reset_n => M_src1[15].ACLR
reset_n => M_src1[16].ACLR
reset_n => M_src1[17].ACLR
reset_n => M_src1[18].ACLR
reset_n => M_src1[19].ACLR
reset_n => M_src1[20].ACLR
reset_n => M_src1[21].ACLR
reset_n => M_src1[22].ACLR
reset_n => M_src1[23].ACLR
reset_n => M_src1[24].ACLR
reset_n => M_src1[25].ACLR
reset_n => M_src1[26].ACLR
reset_n => M_src1[27].ACLR
reset_n => M_src1[28].ACLR
reset_n => M_src1[29].ACLR
reset_n => M_src1[30].ACLR
reset_n => M_src1[31].ACLR
reset_n => M_src2[0].ACLR
reset_n => M_src2[1].ACLR
reset_n => M_src2[2].ACLR
reset_n => M_src2[3].ACLR
reset_n => M_src2[4].ACLR
reset_n => M_src2[5].ACLR
reset_n => M_src2[6].ACLR
reset_n => M_src2[7].ACLR
reset_n => M_src2[8].ACLR
reset_n => M_src2[9].ACLR
reset_n => M_src2[10].ACLR
reset_n => M_src2[11].ACLR
reset_n => M_src2[12].ACLR
reset_n => M_src2[13].ACLR
reset_n => M_src2[14].ACLR
reset_n => M_src2[15].ACLR
reset_n => M_src2[16].ACLR
reset_n => M_src2[17].ACLR
reset_n => M_src2[18].ACLR
reset_n => M_src2[19].ACLR
reset_n => M_src2[20].ACLR
reset_n => M_src2[21].ACLR
reset_n => M_src2[22].ACLR
reset_n => M_src2[23].ACLR
reset_n => M_src2[24].ACLR
reset_n => M_src2[25].ACLR
reset_n => M_src2[26].ACLR
reset_n => M_src2[27].ACLR
reset_n => M_src2[28].ACLR
reset_n => M_src2[29].ACLR
reset_n => M_src2[30].ACLR
reset_n => M_src2[31].ACLR
reset_n => E_logic_op[0].ACLR
reset_n => E_logic_op[1].ACLR
reset_n => E_compare_op[0].ACLR
reset_n => E_compare_op[1].ACLR
reset_n => A_valid_wrctl_ienable.ACLR
reset_n => A_mul_src1[0].ACLR
reset_n => A_mul_src1[1].ACLR
reset_n => A_mul_src1[2].ACLR
reset_n => A_mul_src1[3].ACLR
reset_n => A_mul_src1[4].ACLR
reset_n => A_mul_src1[5].ACLR
reset_n => A_mul_src1[6].ACLR
reset_n => A_mul_src1[7].ACLR
reset_n => A_mul_src1[8].ACLR
reset_n => A_mul_src1[9].ACLR
reset_n => A_mul_src1[10].ACLR
reset_n => A_mul_src1[11].ACLR
reset_n => A_mul_src1[12].ACLR
reset_n => A_mul_src1[13].ACLR
reset_n => A_mul_src1[14].ACLR
reset_n => A_mul_src1[15].ACLR
reset_n => A_mul_src1[16].ACLR
reset_n => A_mul_src1[17].ACLR
reset_n => A_mul_src1[18].ACLR
reset_n => A_mul_src1[19].ACLR
reset_n => A_mul_src1[20].ACLR
reset_n => A_mul_src1[21].ACLR
reset_n => A_mul_src1[22].ACLR
reset_n => A_mul_src1[23].ACLR
reset_n => A_mul_src1[24].ACLR
reset_n => A_mul_src1[25].ACLR
reset_n => A_mul_src1[26].ACLR
reset_n => A_mul_src1[27].ACLR
reset_n => A_mul_src1[28].ACLR
reset_n => A_mul_src1[29].ACLR
reset_n => A_mul_src1[30].ACLR
reset_n => A_mul_src1[31].ACLR
reset_n => A_mul_src2[0].ACLR
reset_n => A_mul_src2[1].ACLR
reset_n => A_mul_src2[2].ACLR
reset_n => A_mul_src2[3].ACLR
reset_n => A_mul_src2[4].ACLR
reset_n => A_mul_src2[5].ACLR
reset_n => A_mul_src2[6].ACLR
reset_n => A_mul_src2[7].ACLR
reset_n => A_mul_src2[8].ACLR
reset_n => A_mul_src2[9].ACLR
reset_n => A_mul_src2[10].ACLR
reset_n => A_mul_src2[11].ACLR
reset_n => A_mul_src2[12].ACLR
reset_n => A_mul_src2[13].ACLR
reset_n => A_mul_src2[14].ACLR
reset_n => A_mul_src2[15].ACLR
reset_n => A_mul_src2[16].ACLR
reset_n => A_mul_src2[17].ACLR
reset_n => A_mul_src2[18].ACLR
reset_n => A_mul_src2[19].ACLR
reset_n => A_mul_src2[20].ACLR
reset_n => A_mul_src2[21].ACLR
reset_n => A_mul_src2[22].ACLR
reset_n => A_mul_src2[23].ACLR
reset_n => A_mul_src2[24].ACLR
reset_n => A_mul_src2[25].ACLR
reset_n => A_mul_src2[26].ACLR
reset_n => A_mul_src2[27].ACLR
reset_n => A_mul_src2[28].ACLR
reset_n => A_mul_src2[29].ACLR
reset_n => A_mul_src2[30].ACLR
reset_n => A_mul_src2[31].ACLR
reset_n => A_mul_partial_prod[0].ACLR
reset_n => A_mul_partial_prod[1].ACLR
reset_n => A_mul_partial_prod[2].ACLR
reset_n => A_mul_partial_prod[3].ACLR
reset_n => A_mul_partial_prod[4].ACLR
reset_n => A_mul_partial_prod[5].ACLR
reset_n => A_mul_partial_prod[6].ACLR
reset_n => A_mul_partial_prod[7].ACLR
reset_n => A_mul_partial_prod[8].ACLR
reset_n => A_mul_partial_prod[9].ACLR
reset_n => A_mul_partial_prod[10].ACLR
reset_n => A_mul_partial_prod[11].ACLR
reset_n => A_mul_partial_prod[12].ACLR
reset_n => A_mul_partial_prod[13].ACLR
reset_n => A_mul_partial_prod[14].ACLR
reset_n => A_mul_partial_prod[15].ACLR
reset_n => A_mul_partial_prod[16].ACLR
reset_n => A_mul_partial_prod[17].ACLR
reset_n => A_mul_partial_prod[18].ACLR
reset_n => A_mul_partial_prod[19].ACLR
reset_n => A_mul_partial_prod[20].ACLR
reset_n => A_mul_partial_prod[21].ACLR
reset_n => A_mul_partial_prod[22].ACLR
reset_n => A_mul_partial_prod[23].ACLR
reset_n => A_mul_partial_prod[24].ACLR
reset_n => A_mul_partial_prod[25].ACLR
reset_n => A_mul_partial_prod[26].ACLR
reset_n => A_mul_partial_prod[27].ACLR
reset_n => A_mul_partial_prod[28].ACLR
reset_n => A_mul_partial_prod[29].ACLR
reset_n => A_mul_partial_prod[30].ACLR
reset_n => A_mul_partial_prod[31].ACLR
reset_n => A_mul_result[0].ACLR
reset_n => A_mul_result[1].ACLR
reset_n => A_mul_result[2].ACLR
reset_n => A_mul_result[3].ACLR
reset_n => A_mul_result[4].ACLR
reset_n => A_mul_result[5].ACLR
reset_n => A_mul_result[6].ACLR
reset_n => A_mul_result[7].ACLR
reset_n => A_mul_result[8].ACLR
reset_n => A_mul_result[9].ACLR
reset_n => A_mul_result[10].ACLR
reset_n => A_mul_result[11].ACLR
reset_n => A_mul_result[12].ACLR
reset_n => A_mul_result[13].ACLR
reset_n => A_mul_result[14].ACLR
reset_n => A_mul_result[15].ACLR
reset_n => A_mul_result[16].ACLR
reset_n => A_mul_result[17].ACLR
reset_n => A_mul_result[18].ACLR
reset_n => A_mul_result[19].ACLR
reset_n => A_mul_result[20].ACLR
reset_n => A_mul_result[21].ACLR
reset_n => A_mul_result[22].ACLR
reset_n => A_mul_result[23].ACLR
reset_n => A_mul_result[24].ACLR
reset_n => A_mul_result[25].ACLR
reset_n => A_mul_result[26].ACLR
reset_n => A_mul_result[27].ACLR
reset_n => A_mul_result[28].ACLR
reset_n => A_mul_result[29].ACLR
reset_n => A_mul_result[30].ACLR
reset_n => A_mul_result[31].ACLR
reset_n => A_mul_cnt[0].ACLR
reset_n => A_mul_cnt[1].ACLR
reset_n => A_mul_cnt[2].ACLR
reset_n => A_mul_stall.ACLR
reset_n => A_mul_stall_d1.ACLR
reset_n => A_mul_stall_d2.ACLR
reset_n => A_mul_stall_d3.ACLR
reset_n => M_ctrl_ld_bypass.ACLR
reset_n => A_ctrl_ld_bypass.ACLR
reset_n => M_ctrl_st_bypass.ACLR
reset_n => A_ctrl_st_bypass.ACLR
reset_n => M_ctrl_ld_st_bypass.ACLR
reset_n => A_ctrl_ld_st_bypass.ACLR
reset_n => M_ctrl_ld_st_bypass_or_dcache_management.ACLR
reset_n => M_ctrl_ld_non_bypass.ACLR
reset_n => A_ctrl_ld_non_bypass.ACLR
reset_n => M_ctrl_st_non_bypass.ACLR
reset_n => M_ctrl_ld_st_non_bypass.ACLR
reset_n => E_ctrl_custom_multi.ACLR
reset_n => M_ctrl_custom_multi.ACLR
reset_n => A_ctrl_custom_multi.ACLR
reset_n => M_ctrl_invalidate_i.ACLR
reset_n => E_ctrl_jmp_indirect.ACLR
reset_n => D_ctrl_jmp_direct.ACLR
reset_n => E_ctrl_mul_lsw.ACLR
reset_n => M_ctrl_mul_lsw.ACLR
reset_n => A_ctrl_mul_lsw.ACLR
reset_n => D_ctrl_implicit_dst_retaddr.ACLR
reset_n => D_ctrl_implicit_dst_eretaddr.ACLR
reset_n => E_ctrl_exception.ACLR
reset_n => M_ctrl_exception.ACLR
reset_n => A_ctrl_exception.ACLR
reset_n => E_ctrl_break.ACLR
reset_n => M_ctrl_break.ACLR
reset_n => E_ctrl_crst.ACLR
reset_n => M_ctrl_crst.ACLR
reset_n => E_ctrl_retaddr.ACLR
reset_n => E_ctrl_shift_rot_left.ACLR
reset_n => E_ctrl_shift_right_arith.ACLR
reset_n => E_ctrl_shift_rot_right.ACLR
reset_n => E_ctrl_shift_rot.ACLR
reset_n => M_ctrl_shift_rot.ACLR
reset_n => A_ctrl_shift_rot.ACLR
reset_n => E_ctrl_rot.ACLR
reset_n => E_ctrl_logic.ACLR
reset_n => D_ctrl_hi_imm16.ACLR
reset_n => D_ctrl_unsigned_lo_imm16.ACLR
reset_n => E_ctrl_cmp.ACLR
reset_n => E_ctrl_br_cond.ACLR
reset_n => M_ctrl_br_cond.ACLR
reset_n => D_ctrl_br_uncond.ACLR
reset_n => E_ctrl_br_always_pred_taken.ACLR
reset_n => M_ctrl_br_always_pred_taken.ACLR
reset_n => D_ctrl_br.ACLR
reset_n => E_ctrl_alu_subtract.ACLR
reset_n => E_ctrl_alu_signed_comparison.ACLR
reset_n => M_ctrl_ld8.ACLR
reset_n => M_ctrl_ld16.ACLR
reset_n => A_ctrl_ld16.ACLR
reset_n => M_ctrl_ld8_ld16.ACLR
reset_n => M_ctrl_ld_signed.ACLR
reset_n => A_ctrl_ld_signed.ACLR
reset_n => E_ctrl_ld.ACLR
reset_n => M_ctrl_ld.ACLR
reset_n => A_ctrl_ld.ACLR
reset_n => M_ctrl_st.ACLR
reset_n => A_ctrl_st.ACLR
reset_n => M_ctrl_ld_st.ACLR
reset_n => M_ctrl_mem.ACLR
reset_n => M_ctrl_dc_index_wb_inv.ACLR
reset_n => A_ctrl_dc_index_wb_inv.ACLR
reset_n => M_ctrl_dc_addr_wb_inv.ACLR
reset_n => A_ctrl_dc_addr_wb_inv.ACLR
reset_n => M_ctrl_dc_index_inv.ACLR
reset_n => A_ctrl_dc_index_inv.ACLR
reset_n => M_ctrl_dc_addr_inv.ACLR
reset_n => A_ctrl_dc_addr_inv.ACLR
reset_n => M_ctrl_dc_nowb_inv.ACLR
reset_n => A_ctrl_dc_nowb_inv.ACLR
reset_n => D_ctrl_a_not_src.ACLR
reset_n => D_ctrl_b_not_src.ACLR
reset_n => D_ctrl_b_is_dst.ACLR
reset_n => D_ctrl_ignore_dst.ACLR
reset_n => D_ctrl_src2_choose_imm.ACLR
reset_n => M_ctrl_wrctl_inst.ACLR
reset_n => M_ctrl_rdctl_inst.ACLR
reset_n => E_ctrl_flush_pipe_always.ACLR
reset_n => E_ctrl_late_result.ACLR
reset_n => M_ctrl_late_result.ACLR
reset_n => A_ci_multi_reset.DATAIN
reset_n => cpu_nios2_oci:the_cpu_nios2_oci.reset


|Quad|NiosII:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench
A_bstatus_reg[0] => ~NO_FANOUT~
A_bstatus_reg[1] => ~NO_FANOUT~
A_bstatus_reg[2] => ~NO_FANOUT~
A_bstatus_reg[3] => ~NO_FANOUT~
A_bstatus_reg[4] => ~NO_FANOUT~
A_bstatus_reg[5] => ~NO_FANOUT~
A_bstatus_reg[6] => ~NO_FANOUT~
A_bstatus_reg[7] => ~NO_FANOUT~
A_bstatus_reg[8] => ~NO_FANOUT~
A_bstatus_reg[9] => ~NO_FANOUT~
A_bstatus_reg[10] => ~NO_FANOUT~
A_bstatus_reg[11] => ~NO_FANOUT~
A_bstatus_reg[12] => ~NO_FANOUT~
A_bstatus_reg[13] => ~NO_FANOUT~
A_bstatus_reg[14] => ~NO_FANOUT~
A_bstatus_reg[15] => ~NO_FANOUT~
A_bstatus_reg[16] => ~NO_FANOUT~
A_bstatus_reg[17] => ~NO_FANOUT~
A_bstatus_reg[18] => ~NO_FANOUT~
A_bstatus_reg[19] => ~NO_FANOUT~
A_bstatus_reg[20] => ~NO_FANOUT~
A_bstatus_reg[21] => ~NO_FANOUT~
A_bstatus_reg[22] => ~NO_FANOUT~
A_bstatus_reg[23] => ~NO_FANOUT~
A_bstatus_reg[24] => ~NO_FANOUT~
A_bstatus_reg[25] => ~NO_FANOUT~
A_bstatus_reg[26] => ~NO_FANOUT~
A_bstatus_reg[27] => ~NO_FANOUT~
A_bstatus_reg[28] => ~NO_FANOUT~
A_bstatus_reg[29] => ~NO_FANOUT~
A_bstatus_reg[30] => ~NO_FANOUT~
A_bstatus_reg[31] => ~NO_FANOUT~
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_ctrl_ld_non_bypass => ~NO_FANOUT~
A_dst_regnum[0] => ~NO_FANOUT~
A_dst_regnum[1] => ~NO_FANOUT~
A_dst_regnum[2] => ~NO_FANOUT~
A_dst_regnum[3] => ~NO_FANOUT~
A_dst_regnum[4] => ~NO_FANOUT~
A_en => ~NO_FANOUT~
A_estatus_reg[0] => ~NO_FANOUT~
A_estatus_reg[1] => ~NO_FANOUT~
A_estatus_reg[2] => ~NO_FANOUT~
A_estatus_reg[3] => ~NO_FANOUT~
A_estatus_reg[4] => ~NO_FANOUT~
A_estatus_reg[5] => ~NO_FANOUT~
A_estatus_reg[6] => ~NO_FANOUT~
A_estatus_reg[7] => ~NO_FANOUT~
A_estatus_reg[8] => ~NO_FANOUT~
A_estatus_reg[9] => ~NO_FANOUT~
A_estatus_reg[10] => ~NO_FANOUT~
A_estatus_reg[11] => ~NO_FANOUT~
A_estatus_reg[12] => ~NO_FANOUT~
A_estatus_reg[13] => ~NO_FANOUT~
A_estatus_reg[14] => ~NO_FANOUT~
A_estatus_reg[15] => ~NO_FANOUT~
A_estatus_reg[16] => ~NO_FANOUT~
A_estatus_reg[17] => ~NO_FANOUT~
A_estatus_reg[18] => ~NO_FANOUT~
A_estatus_reg[19] => ~NO_FANOUT~
A_estatus_reg[20] => ~NO_FANOUT~
A_estatus_reg[21] => ~NO_FANOUT~
A_estatus_reg[22] => ~NO_FANOUT~
A_estatus_reg[23] => ~NO_FANOUT~
A_estatus_reg[24] => ~NO_FANOUT~
A_estatus_reg[25] => ~NO_FANOUT~
A_estatus_reg[26] => ~NO_FANOUT~
A_estatus_reg[27] => ~NO_FANOUT~
A_estatus_reg[28] => ~NO_FANOUT~
A_estatus_reg[29] => ~NO_FANOUT~
A_estatus_reg[30] => ~NO_FANOUT~
A_estatus_reg[31] => ~NO_FANOUT~
A_ienable_reg[0] => ~NO_FANOUT~
A_ienable_reg[1] => ~NO_FANOUT~
A_ienable_reg[2] => ~NO_FANOUT~
A_ienable_reg[3] => ~NO_FANOUT~
A_ienable_reg[4] => ~NO_FANOUT~
A_ienable_reg[5] => ~NO_FANOUT~
A_ienable_reg[6] => ~NO_FANOUT~
A_ienable_reg[7] => ~NO_FANOUT~
A_ienable_reg[8] => ~NO_FANOUT~
A_ienable_reg[9] => ~NO_FANOUT~
A_ienable_reg[10] => ~NO_FANOUT~
A_ienable_reg[11] => ~NO_FANOUT~
A_ienable_reg[12] => ~NO_FANOUT~
A_ienable_reg[13] => ~NO_FANOUT~
A_ienable_reg[14] => ~NO_FANOUT~
A_ienable_reg[15] => ~NO_FANOUT~
A_ienable_reg[16] => ~NO_FANOUT~
A_ienable_reg[17] => ~NO_FANOUT~
A_ienable_reg[18] => ~NO_FANOUT~
A_ienable_reg[19] => ~NO_FANOUT~
A_ienable_reg[20] => ~NO_FANOUT~
A_ienable_reg[21] => ~NO_FANOUT~
A_ienable_reg[22] => ~NO_FANOUT~
A_ienable_reg[23] => ~NO_FANOUT~
A_ienable_reg[24] => ~NO_FANOUT~
A_ienable_reg[25] => ~NO_FANOUT~
A_ienable_reg[26] => ~NO_FANOUT~
A_ienable_reg[27] => ~NO_FANOUT~
A_ienable_reg[28] => ~NO_FANOUT~
A_ienable_reg[29] => ~NO_FANOUT~
A_ienable_reg[30] => ~NO_FANOUT~
A_ienable_reg[31] => ~NO_FANOUT~
A_ipending_reg[0] => ~NO_FANOUT~
A_ipending_reg[1] => ~NO_FANOUT~
A_ipending_reg[2] => ~NO_FANOUT~
A_ipending_reg[3] => ~NO_FANOUT~
A_ipending_reg[4] => ~NO_FANOUT~
A_ipending_reg[5] => ~NO_FANOUT~
A_ipending_reg[6] => ~NO_FANOUT~
A_ipending_reg[7] => ~NO_FANOUT~
A_ipending_reg[8] => ~NO_FANOUT~
A_ipending_reg[9] => ~NO_FANOUT~
A_ipending_reg[10] => ~NO_FANOUT~
A_ipending_reg[11] => ~NO_FANOUT~
A_ipending_reg[12] => ~NO_FANOUT~
A_ipending_reg[13] => ~NO_FANOUT~
A_ipending_reg[14] => ~NO_FANOUT~
A_ipending_reg[15] => ~NO_FANOUT~
A_ipending_reg[16] => ~NO_FANOUT~
A_ipending_reg[17] => ~NO_FANOUT~
A_ipending_reg[18] => ~NO_FANOUT~
A_ipending_reg[19] => ~NO_FANOUT~
A_ipending_reg[20] => ~NO_FANOUT~
A_ipending_reg[21] => ~NO_FANOUT~
A_ipending_reg[22] => ~NO_FANOUT~
A_ipending_reg[23] => ~NO_FANOUT~
A_ipending_reg[24] => ~NO_FANOUT~
A_ipending_reg[25] => ~NO_FANOUT~
A_ipending_reg[26] => ~NO_FANOUT~
A_ipending_reg[27] => ~NO_FANOUT~
A_ipending_reg[28] => ~NO_FANOUT~
A_ipending_reg[29] => ~NO_FANOUT~
A_ipending_reg[30] => ~NO_FANOUT~
A_ipending_reg[31] => ~NO_FANOUT~
A_iw[0] => ~NO_FANOUT~
A_iw[1] => ~NO_FANOUT~
A_iw[2] => ~NO_FANOUT~
A_iw[3] => ~NO_FANOUT~
A_iw[4] => ~NO_FANOUT~
A_iw[5] => ~NO_FANOUT~
A_iw[6] => ~NO_FANOUT~
A_iw[7] => ~NO_FANOUT~
A_iw[8] => ~NO_FANOUT~
A_iw[9] => ~NO_FANOUT~
A_iw[10] => ~NO_FANOUT~
A_iw[11] => ~NO_FANOUT~
A_iw[12] => ~NO_FANOUT~
A_iw[13] => ~NO_FANOUT~
A_iw[14] => ~NO_FANOUT~
A_iw[15] => ~NO_FANOUT~
A_iw[16] => ~NO_FANOUT~
A_iw[17] => ~NO_FANOUT~
A_iw[18] => ~NO_FANOUT~
A_iw[19] => ~NO_FANOUT~
A_iw[20] => ~NO_FANOUT~
A_iw[21] => ~NO_FANOUT~
A_iw[22] => ~NO_FANOUT~
A_iw[23] => ~NO_FANOUT~
A_iw[24] => ~NO_FANOUT~
A_iw[25] => ~NO_FANOUT~
A_iw[26] => ~NO_FANOUT~
A_iw[27] => ~NO_FANOUT~
A_iw[28] => ~NO_FANOUT~
A_iw[29] => ~NO_FANOUT~
A_iw[30] => ~NO_FANOUT~
A_iw[31] => ~NO_FANOUT~
A_mem_byte_en[0] => ~NO_FANOUT~
A_mem_byte_en[1] => ~NO_FANOUT~
A_mem_byte_en[2] => ~NO_FANOUT~
A_mem_byte_en[3] => ~NO_FANOUT~
A_op_hbreak => ~NO_FANOUT~
A_op_intr => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_pcb[25] => ~NO_FANOUT~
A_pcb[26] => ~NO_FANOUT~
A_st_data[0] => ~NO_FANOUT~
A_st_data[1] => ~NO_FANOUT~
A_st_data[2] => ~NO_FANOUT~
A_st_data[3] => ~NO_FANOUT~
A_st_data[4] => ~NO_FANOUT~
A_st_data[5] => ~NO_FANOUT~
A_st_data[6] => ~NO_FANOUT~
A_st_data[7] => ~NO_FANOUT~
A_st_data[8] => ~NO_FANOUT~
A_st_data[9] => ~NO_FANOUT~
A_st_data[10] => ~NO_FANOUT~
A_st_data[11] => ~NO_FANOUT~
A_st_data[12] => ~NO_FANOUT~
A_st_data[13] => ~NO_FANOUT~
A_st_data[14] => ~NO_FANOUT~
A_st_data[15] => ~NO_FANOUT~
A_st_data[16] => ~NO_FANOUT~
A_st_data[17] => ~NO_FANOUT~
A_st_data[18] => ~NO_FANOUT~
A_st_data[19] => ~NO_FANOUT~
A_st_data[20] => ~NO_FANOUT~
A_st_data[21] => ~NO_FANOUT~
A_st_data[22] => ~NO_FANOUT~
A_st_data[23] => ~NO_FANOUT~
A_st_data[24] => ~NO_FANOUT~
A_st_data[25] => ~NO_FANOUT~
A_st_data[26] => ~NO_FANOUT~
A_st_data[27] => ~NO_FANOUT~
A_st_data[28] => ~NO_FANOUT~
A_st_data[29] => ~NO_FANOUT~
A_st_data[30] => ~NO_FANOUT~
A_st_data[31] => ~NO_FANOUT~
A_status_reg[0] => ~NO_FANOUT~
A_status_reg[1] => ~NO_FANOUT~
A_status_reg[2] => ~NO_FANOUT~
A_status_reg[3] => ~NO_FANOUT~
A_status_reg[4] => ~NO_FANOUT~
A_status_reg[5] => ~NO_FANOUT~
A_status_reg[6] => ~NO_FANOUT~
A_status_reg[7] => ~NO_FANOUT~
A_status_reg[8] => ~NO_FANOUT~
A_status_reg[9] => ~NO_FANOUT~
A_status_reg[10] => ~NO_FANOUT~
A_status_reg[11] => ~NO_FANOUT~
A_status_reg[12] => ~NO_FANOUT~
A_status_reg[13] => ~NO_FANOUT~
A_status_reg[14] => ~NO_FANOUT~
A_status_reg[15] => ~NO_FANOUT~
A_status_reg[16] => ~NO_FANOUT~
A_status_reg[17] => ~NO_FANOUT~
A_status_reg[18] => ~NO_FANOUT~
A_status_reg[19] => ~NO_FANOUT~
A_status_reg[20] => ~NO_FANOUT~
A_status_reg[21] => ~NO_FANOUT~
A_status_reg[22] => ~NO_FANOUT~
A_status_reg[23] => ~NO_FANOUT~
A_status_reg[24] => ~NO_FANOUT~
A_status_reg[25] => ~NO_FANOUT~
A_status_reg[26] => ~NO_FANOUT~
A_status_reg[27] => ~NO_FANOUT~
A_status_reg[28] => ~NO_FANOUT~
A_status_reg[29] => ~NO_FANOUT~
A_status_reg[30] => ~NO_FANOUT~
A_status_reg[31] => ~NO_FANOUT~
A_valid => ~NO_FANOUT~
A_wr_data_unfiltered[0] => A_wr_data_filtered[0].DATAIN
A_wr_data_unfiltered[1] => A_wr_data_filtered[1].DATAIN
A_wr_data_unfiltered[2] => A_wr_data_filtered[2].DATAIN
A_wr_data_unfiltered[3] => A_wr_data_filtered[3].DATAIN
A_wr_data_unfiltered[4] => A_wr_data_filtered[4].DATAIN
A_wr_data_unfiltered[5] => A_wr_data_filtered[5].DATAIN
A_wr_data_unfiltered[6] => A_wr_data_filtered[6].DATAIN
A_wr_data_unfiltered[7] => A_wr_data_filtered[7].DATAIN
A_wr_data_unfiltered[8] => A_wr_data_filtered[8].DATAIN
A_wr_data_unfiltered[9] => A_wr_data_filtered[9].DATAIN
A_wr_data_unfiltered[10] => A_wr_data_filtered[10].DATAIN
A_wr_data_unfiltered[11] => A_wr_data_filtered[11].DATAIN
A_wr_data_unfiltered[12] => A_wr_data_filtered[12].DATAIN
A_wr_data_unfiltered[13] => A_wr_data_filtered[13].DATAIN
A_wr_data_unfiltered[14] => A_wr_data_filtered[14].DATAIN
A_wr_data_unfiltered[15] => A_wr_data_filtered[15].DATAIN
A_wr_data_unfiltered[16] => A_wr_data_filtered[16].DATAIN
A_wr_data_unfiltered[17] => A_wr_data_filtered[17].DATAIN
A_wr_data_unfiltered[18] => A_wr_data_filtered[18].DATAIN
A_wr_data_unfiltered[19] => A_wr_data_filtered[19].DATAIN
A_wr_data_unfiltered[20] => A_wr_data_filtered[20].DATAIN
A_wr_data_unfiltered[21] => A_wr_data_filtered[21].DATAIN
A_wr_data_unfiltered[22] => A_wr_data_filtered[22].DATAIN
A_wr_data_unfiltered[23] => A_wr_data_filtered[23].DATAIN
A_wr_data_unfiltered[24] => A_wr_data_filtered[24].DATAIN
A_wr_data_unfiltered[25] => A_wr_data_filtered[25].DATAIN
A_wr_data_unfiltered[26] => A_wr_data_filtered[26].DATAIN
A_wr_data_unfiltered[27] => A_wr_data_filtered[27].DATAIN
A_wr_data_unfiltered[28] => A_wr_data_filtered[28].DATAIN
A_wr_data_unfiltered[29] => A_wr_data_filtered[29].DATAIN
A_wr_data_unfiltered[30] => A_wr_data_filtered[30].DATAIN
A_wr_data_unfiltered[31] => A_wr_data_filtered[31].DATAIN
A_wr_dst_reg => ~NO_FANOUT~
E_add_br_to_taken_history_unfiltered => E_add_br_to_taken_history_filtered.DATAIN
E_logic_result[0] => Equal0.IN63
E_logic_result[1] => Equal0.IN62
E_logic_result[2] => Equal0.IN61
E_logic_result[3] => Equal0.IN60
E_logic_result[4] => Equal0.IN59
E_logic_result[5] => Equal0.IN58
E_logic_result[6] => Equal0.IN57
E_logic_result[7] => Equal0.IN56
E_logic_result[8] => Equal0.IN55
E_logic_result[9] => Equal0.IN54
E_logic_result[10] => Equal0.IN53
E_logic_result[11] => Equal0.IN52
E_logic_result[12] => Equal0.IN51
E_logic_result[13] => Equal0.IN50
E_logic_result[14] => Equal0.IN49
E_logic_result[15] => Equal0.IN48
E_logic_result[16] => Equal0.IN47
E_logic_result[17] => Equal0.IN46
E_logic_result[18] => Equal0.IN45
E_logic_result[19] => Equal0.IN44
E_logic_result[20] => Equal0.IN43
E_logic_result[21] => Equal0.IN42
E_logic_result[22] => Equal0.IN41
E_logic_result[23] => Equal0.IN40
E_logic_result[24] => Equal0.IN39
E_logic_result[25] => Equal0.IN38
E_logic_result[26] => Equal0.IN37
E_logic_result[27] => Equal0.IN36
E_logic_result[28] => Equal0.IN35
E_logic_result[29] => Equal0.IN34
E_logic_result[30] => Equal0.IN33
E_logic_result[31] => Equal0.IN32
E_valid => ~NO_FANOUT~
M_bht_ptr_unfiltered[0] => M_bht_ptr_filtered[0].DATAIN
M_bht_ptr_unfiltered[1] => M_bht_ptr_filtered[1].DATAIN
M_bht_ptr_unfiltered[2] => M_bht_ptr_filtered[2].DATAIN
M_bht_ptr_unfiltered[3] => M_bht_ptr_filtered[3].DATAIN
M_bht_ptr_unfiltered[4] => M_bht_ptr_filtered[4].DATAIN
M_bht_ptr_unfiltered[5] => M_bht_ptr_filtered[5].DATAIN
M_bht_ptr_unfiltered[6] => M_bht_ptr_filtered[6].DATAIN
M_bht_ptr_unfiltered[7] => M_bht_ptr_filtered[7].DATAIN
M_bht_wr_data_unfiltered[0] => M_bht_wr_data_filtered[0].DATAIN
M_bht_wr_data_unfiltered[1] => M_bht_wr_data_filtered[1].DATAIN
M_bht_wr_en_unfiltered => M_bht_wr_en_filtered.DATAIN
M_mem_baddr[0] => ~NO_FANOUT~
M_mem_baddr[1] => ~NO_FANOUT~
M_mem_baddr[2] => ~NO_FANOUT~
M_mem_baddr[3] => ~NO_FANOUT~
M_mem_baddr[4] => ~NO_FANOUT~
M_mem_baddr[5] => ~NO_FANOUT~
M_mem_baddr[6] => ~NO_FANOUT~
M_mem_baddr[7] => ~NO_FANOUT~
M_mem_baddr[8] => ~NO_FANOUT~
M_mem_baddr[9] => ~NO_FANOUT~
M_mem_baddr[10] => ~NO_FANOUT~
M_mem_baddr[11] => ~NO_FANOUT~
M_mem_baddr[12] => ~NO_FANOUT~
M_mem_baddr[13] => ~NO_FANOUT~
M_mem_baddr[14] => ~NO_FANOUT~
M_mem_baddr[15] => ~NO_FANOUT~
M_mem_baddr[16] => ~NO_FANOUT~
M_mem_baddr[17] => ~NO_FANOUT~
M_mem_baddr[18] => ~NO_FANOUT~
M_mem_baddr[19] => ~NO_FANOUT~
M_mem_baddr[20] => ~NO_FANOUT~
M_mem_baddr[21] => ~NO_FANOUT~
M_mem_baddr[22] => ~NO_FANOUT~
M_mem_baddr[23] => ~NO_FANOUT~
M_mem_baddr[24] => ~NO_FANOUT~
M_mem_baddr[25] => ~NO_FANOUT~
M_mem_baddr[26] => ~NO_FANOUT~
M_target_pcb[0] => ~NO_FANOUT~
M_target_pcb[1] => ~NO_FANOUT~
M_target_pcb[2] => ~NO_FANOUT~
M_target_pcb[3] => ~NO_FANOUT~
M_target_pcb[4] => ~NO_FANOUT~
M_target_pcb[5] => ~NO_FANOUT~
M_target_pcb[6] => ~NO_FANOUT~
M_target_pcb[7] => ~NO_FANOUT~
M_target_pcb[8] => ~NO_FANOUT~
M_target_pcb[9] => ~NO_FANOUT~
M_target_pcb[10] => ~NO_FANOUT~
M_target_pcb[11] => ~NO_FANOUT~
M_target_pcb[12] => ~NO_FANOUT~
M_target_pcb[13] => ~NO_FANOUT~
M_target_pcb[14] => ~NO_FANOUT~
M_target_pcb[15] => ~NO_FANOUT~
M_target_pcb[16] => ~NO_FANOUT~
M_target_pcb[17] => ~NO_FANOUT~
M_target_pcb[18] => ~NO_FANOUT~
M_target_pcb[19] => ~NO_FANOUT~
M_target_pcb[20] => ~NO_FANOUT~
M_target_pcb[21] => ~NO_FANOUT~
M_target_pcb[22] => ~NO_FANOUT~
M_target_pcb[23] => ~NO_FANOUT~
M_target_pcb[24] => ~NO_FANOUT~
M_target_pcb[25] => ~NO_FANOUT~
M_target_pcb[26] => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
W_dst_regnum[0] => ~NO_FANOUT~
W_dst_regnum[1] => ~NO_FANOUT~
W_dst_regnum[2] => ~NO_FANOUT~
W_dst_regnum[3] => ~NO_FANOUT~
W_dst_regnum[4] => ~NO_FANOUT~
W_iw[0] => ~NO_FANOUT~
W_iw[1] => ~NO_FANOUT~
W_iw[2] => ~NO_FANOUT~
W_iw[3] => ~NO_FANOUT~
W_iw[4] => ~NO_FANOUT~
W_iw[5] => ~NO_FANOUT~
W_iw[6] => ~NO_FANOUT~
W_iw[7] => ~NO_FANOUT~
W_iw[8] => ~NO_FANOUT~
W_iw[9] => ~NO_FANOUT~
W_iw[10] => ~NO_FANOUT~
W_iw[11] => ~NO_FANOUT~
W_iw[12] => ~NO_FANOUT~
W_iw[13] => ~NO_FANOUT~
W_iw[14] => ~NO_FANOUT~
W_iw[15] => ~NO_FANOUT~
W_iw[16] => ~NO_FANOUT~
W_iw[17] => ~NO_FANOUT~
W_iw[18] => ~NO_FANOUT~
W_iw[19] => ~NO_FANOUT~
W_iw[20] => ~NO_FANOUT~
W_iw[21] => ~NO_FANOUT~
W_iw[22] => ~NO_FANOUT~
W_iw[23] => ~NO_FANOUT~
W_iw[24] => ~NO_FANOUT~
W_iw[25] => ~NO_FANOUT~
W_iw[26] => ~NO_FANOUT~
W_iw[27] => ~NO_FANOUT~
W_iw[28] => ~NO_FANOUT~
W_iw[29] => ~NO_FANOUT~
W_iw[30] => ~NO_FANOUT~
W_iw[31] => ~NO_FANOUT~
W_iw_op[0] => ~NO_FANOUT~
W_iw_op[1] => ~NO_FANOUT~
W_iw_op[2] => ~NO_FANOUT~
W_iw_op[3] => ~NO_FANOUT~
W_iw_op[4] => ~NO_FANOUT~
W_iw_op[5] => ~NO_FANOUT~
W_iw_opx[0] => ~NO_FANOUT~
W_iw_opx[1] => ~NO_FANOUT~
W_iw_opx[2] => ~NO_FANOUT~
W_iw_opx[3] => ~NO_FANOUT~
W_iw_opx[4] => ~NO_FANOUT~
W_iw_opx[5] => ~NO_FANOUT~
W_pcb[0] => ~NO_FANOUT~
W_pcb[1] => ~NO_FANOUT~
W_pcb[2] => ~NO_FANOUT~
W_pcb[3] => ~NO_FANOUT~
W_pcb[4] => ~NO_FANOUT~
W_pcb[5] => ~NO_FANOUT~
W_pcb[6] => ~NO_FANOUT~
W_pcb[7] => ~NO_FANOUT~
W_pcb[8] => ~NO_FANOUT~
W_pcb[9] => ~NO_FANOUT~
W_pcb[10] => ~NO_FANOUT~
W_pcb[11] => ~NO_FANOUT~
W_pcb[12] => ~NO_FANOUT~
W_pcb[13] => ~NO_FANOUT~
W_pcb[14] => ~NO_FANOUT~
W_pcb[15] => ~NO_FANOUT~
W_pcb[16] => ~NO_FANOUT~
W_pcb[17] => ~NO_FANOUT~
W_pcb[18] => ~NO_FANOUT~
W_pcb[19] => ~NO_FANOUT~
W_pcb[20] => ~NO_FANOUT~
W_pcb[21] => ~NO_FANOUT~
W_pcb[22] => ~NO_FANOUT~
W_pcb[23] => ~NO_FANOUT~
W_pcb[24] => ~NO_FANOUT~
W_pcb[25] => ~NO_FANOUT~
W_pcb[26] => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_vinst[56] => ~NO_FANOUT~
W_vinst[57] => ~NO_FANOUT~
W_vinst[58] => ~NO_FANOUT~
W_vinst[59] => ~NO_FANOUT~
W_vinst[60] => ~NO_FANOUT~
W_vinst[61] => ~NO_FANOUT~
W_vinst[62] => ~NO_FANOUT~
W_vinst[63] => ~NO_FANOUT~
W_vinst[64] => ~NO_FANOUT~
W_vinst[65] => ~NO_FANOUT~
W_vinst[66] => ~NO_FANOUT~
W_vinst[67] => ~NO_FANOUT~
W_vinst[68] => ~NO_FANOUT~
W_vinst[69] => ~NO_FANOUT~
W_vinst[70] => ~NO_FANOUT~
W_vinst[71] => ~NO_FANOUT~
W_vinst[72] => ~NO_FANOUT~
W_vinst[73] => ~NO_FANOUT~
W_vinst[74] => ~NO_FANOUT~
W_vinst[75] => ~NO_FANOUT~
W_vinst[76] => ~NO_FANOUT~
W_vinst[77] => ~NO_FANOUT~
W_vinst[78] => ~NO_FANOUT~
W_vinst[79] => ~NO_FANOUT~
W_vinst[80] => ~NO_FANOUT~
W_vinst[81] => ~NO_FANOUT~
W_vinst[82] => ~NO_FANOUT~
W_vinst[83] => ~NO_FANOUT~
W_vinst[84] => ~NO_FANOUT~
W_vinst[85] => ~NO_FANOUT~
W_vinst[86] => ~NO_FANOUT~
W_vinst[87] => ~NO_FANOUT~
W_vinst[88] => ~NO_FANOUT~
W_vinst[89] => ~NO_FANOUT~
W_vinst[90] => ~NO_FANOUT~
W_vinst[91] => ~NO_FANOUT~
W_vinst[92] => ~NO_FANOUT~
W_vinst[93] => ~NO_FANOUT~
W_vinst[94] => ~NO_FANOUT~
W_vinst[95] => ~NO_FANOUT~
W_vinst[96] => ~NO_FANOUT~
W_vinst[97] => ~NO_FANOUT~
W_vinst[98] => ~NO_FANOUT~
W_vinst[99] => ~NO_FANOUT~
W_vinst[100] => ~NO_FANOUT~
W_vinst[101] => ~NO_FANOUT~
W_vinst[102] => ~NO_FANOUT~
W_vinst[103] => ~NO_FANOUT~
W_vinst[104] => ~NO_FANOUT~
W_vinst[105] => ~NO_FANOUT~
W_vinst[106] => ~NO_FANOUT~
W_vinst[107] => ~NO_FANOUT~
W_vinst[108] => ~NO_FANOUT~
W_vinst[109] => ~NO_FANOUT~
W_vinst[110] => ~NO_FANOUT~
W_vinst[111] => ~NO_FANOUT~
W_vinst[112] => ~NO_FANOUT~
W_vinst[113] => ~NO_FANOUT~
W_vinst[114] => ~NO_FANOUT~
W_vinst[115] => ~NO_FANOUT~
W_vinst[116] => ~NO_FANOUT~
W_vinst[117] => ~NO_FANOUT~
W_vinst[118] => ~NO_FANOUT~
W_vinst[119] => ~NO_FANOUT~
W_vinst[120] => ~NO_FANOUT~
W_vinst[121] => ~NO_FANOUT~
W_vinst[122] => ~NO_FANOUT~
W_vinst[123] => ~NO_FANOUT~
W_vinst[124] => ~NO_FANOUT~
W_vinst[125] => ~NO_FANOUT~
W_vinst[126] => ~NO_FANOUT~
W_vinst[127] => ~NO_FANOUT~
W_vinst[128] => ~NO_FANOUT~
W_vinst[129] => ~NO_FANOUT~
W_vinst[130] => ~NO_FANOUT~
W_vinst[131] => ~NO_FANOUT~
W_vinst[132] => ~NO_FANOUT~
W_vinst[133] => ~NO_FANOUT~
W_vinst[134] => ~NO_FANOUT~
W_vinst[135] => ~NO_FANOUT~
W_vinst[136] => ~NO_FANOUT~
W_vinst[137] => ~NO_FANOUT~
W_vinst[138] => ~NO_FANOUT~
W_vinst[139] => ~NO_FANOUT~
W_vinst[140] => ~NO_FANOUT~
W_vinst[141] => ~NO_FANOUT~
W_vinst[142] => ~NO_FANOUT~
W_vinst[143] => ~NO_FANOUT~
W_vinst[144] => ~NO_FANOUT~
W_vinst[145] => ~NO_FANOUT~
W_vinst[146] => ~NO_FANOUT~
W_vinst[147] => ~NO_FANOUT~
W_vinst[148] => ~NO_FANOUT~
W_vinst[149] => ~NO_FANOUT~
W_vinst[150] => ~NO_FANOUT~
W_vinst[151] => ~NO_FANOUT~
W_vinst[152] => ~NO_FANOUT~
W_vinst[153] => ~NO_FANOUT~
W_vinst[154] => ~NO_FANOUT~
W_vinst[155] => ~NO_FANOUT~
W_vinst[156] => ~NO_FANOUT~
W_vinst[157] => ~NO_FANOUT~
W_vinst[158] => ~NO_FANOUT~
W_vinst[159] => ~NO_FANOUT~
W_vinst[160] => ~NO_FANOUT~
W_vinst[161] => ~NO_FANOUT~
W_vinst[162] => ~NO_FANOUT~
W_vinst[163] => ~NO_FANOUT~
W_vinst[164] => ~NO_FANOUT~
W_vinst[165] => ~NO_FANOUT~
W_vinst[166] => ~NO_FANOUT~
W_vinst[167] => ~NO_FANOUT~
W_vinst[168] => ~NO_FANOUT~
W_vinst[169] => ~NO_FANOUT~
W_vinst[170] => ~NO_FANOUT~
W_vinst[171] => ~NO_FANOUT~
W_vinst[172] => ~NO_FANOUT~
W_vinst[173] => ~NO_FANOUT~
W_vinst[174] => ~NO_FANOUT~
W_vinst[175] => ~NO_FANOUT~
W_vinst[176] => ~NO_FANOUT~
W_vinst[177] => ~NO_FANOUT~
W_vinst[178] => ~NO_FANOUT~
W_vinst[179] => ~NO_FANOUT~
W_vinst[180] => ~NO_FANOUT~
W_vinst[181] => ~NO_FANOUT~
W_vinst[182] => ~NO_FANOUT~
W_vinst[183] => ~NO_FANOUT~
W_vinst[184] => ~NO_FANOUT~
W_vinst[185] => ~NO_FANOUT~
W_vinst[186] => ~NO_FANOUT~
W_vinst[187] => ~NO_FANOUT~
W_vinst[188] => ~NO_FANOUT~
W_vinst[189] => ~NO_FANOUT~
W_vinst[190] => ~NO_FANOUT~
W_vinst[191] => ~NO_FANOUT~
W_vinst[192] => ~NO_FANOUT~
W_vinst[193] => ~NO_FANOUT~
W_vinst[194] => ~NO_FANOUT~
W_vinst[195] => ~NO_FANOUT~
W_vinst[196] => ~NO_FANOUT~
W_vinst[197] => ~NO_FANOUT~
W_vinst[198] => ~NO_FANOUT~
W_vinst[199] => ~NO_FANOUT~
W_vinst[200] => ~NO_FANOUT~
W_vinst[201] => ~NO_FANOUT~
W_vinst[202] => ~NO_FANOUT~
W_vinst[203] => ~NO_FANOUT~
W_vinst[204] => ~NO_FANOUT~
W_vinst[205] => ~NO_FANOUT~
W_vinst[206] => ~NO_FANOUT~
W_vinst[207] => ~NO_FANOUT~
W_vinst[208] => ~NO_FANOUT~
W_vinst[209] => ~NO_FANOUT~
W_vinst[210] => ~NO_FANOUT~
W_vinst[211] => ~NO_FANOUT~
W_vinst[212] => ~NO_FANOUT~
W_vinst[213] => ~NO_FANOUT~
W_vinst[214] => ~NO_FANOUT~
W_vinst[215] => ~NO_FANOUT~
W_vinst[216] => ~NO_FANOUT~
W_vinst[217] => ~NO_FANOUT~
W_vinst[218] => ~NO_FANOUT~
W_vinst[219] => ~NO_FANOUT~
W_vinst[220] => ~NO_FANOUT~
W_vinst[221] => ~NO_FANOUT~
W_vinst[222] => ~NO_FANOUT~
W_vinst[223] => ~NO_FANOUT~
W_vinst[224] => ~NO_FANOUT~
W_vinst[225] => ~NO_FANOUT~
W_vinst[226] => ~NO_FANOUT~
W_vinst[227] => ~NO_FANOUT~
W_vinst[228] => ~NO_FANOUT~
W_vinst[229] => ~NO_FANOUT~
W_vinst[230] => ~NO_FANOUT~
W_vinst[231] => ~NO_FANOUT~
W_vinst[232] => ~NO_FANOUT~
W_vinst[233] => ~NO_FANOUT~
W_vinst[234] => ~NO_FANOUT~
W_vinst[235] => ~NO_FANOUT~
W_vinst[236] => ~NO_FANOUT~
W_vinst[237] => ~NO_FANOUT~
W_vinst[238] => ~NO_FANOUT~
W_vinst[239] => ~NO_FANOUT~
W_vinst[240] => ~NO_FANOUT~
W_vinst[241] => ~NO_FANOUT~
W_vinst[242] => ~NO_FANOUT~
W_vinst[243] => ~NO_FANOUT~
W_vinst[244] => ~NO_FANOUT~
W_vinst[245] => ~NO_FANOUT~
W_vinst[246] => ~NO_FANOUT~
W_vinst[247] => ~NO_FANOUT~
W_vinst[248] => ~NO_FANOUT~
W_vinst[249] => ~NO_FANOUT~
W_vinst[250] => ~NO_FANOUT~
W_vinst[251] => ~NO_FANOUT~
W_vinst[252] => ~NO_FANOUT~
W_vinst[253] => ~NO_FANOUT~
W_vinst[254] => ~NO_FANOUT~
W_vinst[255] => ~NO_FANOUT~
W_vinst[256] => ~NO_FANOUT~
W_vinst[257] => ~NO_FANOUT~
W_vinst[258] => ~NO_FANOUT~
W_vinst[259] => ~NO_FANOUT~
W_vinst[260] => ~NO_FANOUT~
W_vinst[261] => ~NO_FANOUT~
W_vinst[262] => ~NO_FANOUT~
W_vinst[263] => ~NO_FANOUT~
W_vinst[264] => ~NO_FANOUT~
W_vinst[265] => ~NO_FANOUT~
W_vinst[266] => ~NO_FANOUT~
W_vinst[267] => ~NO_FANOUT~
W_vinst[268] => ~NO_FANOUT~
W_vinst[269] => ~NO_FANOUT~
W_vinst[270] => ~NO_FANOUT~
W_vinst[271] => ~NO_FANOUT~
W_vinst[272] => ~NO_FANOUT~
W_vinst[273] => ~NO_FANOUT~
W_vinst[274] => ~NO_FANOUT~
W_vinst[275] => ~NO_FANOUT~
W_vinst[276] => ~NO_FANOUT~
W_vinst[277] => ~NO_FANOUT~
W_vinst[278] => ~NO_FANOUT~
W_vinst[279] => ~NO_FANOUT~
W_vinst[280] => ~NO_FANOUT~
W_vinst[281] => ~NO_FANOUT~
W_vinst[282] => ~NO_FANOUT~
W_vinst[283] => ~NO_FANOUT~
W_vinst[284] => ~NO_FANOUT~
W_vinst[285] => ~NO_FANOUT~
W_vinst[286] => ~NO_FANOUT~
W_vinst[287] => ~NO_FANOUT~
W_vinst[288] => ~NO_FANOUT~
W_vinst[289] => ~NO_FANOUT~
W_vinst[290] => ~NO_FANOUT~
W_vinst[291] => ~NO_FANOUT~
W_vinst[292] => ~NO_FANOUT~
W_vinst[293] => ~NO_FANOUT~
W_vinst[294] => ~NO_FANOUT~
W_vinst[295] => ~NO_FANOUT~
W_vinst[296] => ~NO_FANOUT~
W_vinst[297] => ~NO_FANOUT~
W_vinst[298] => ~NO_FANOUT~
W_vinst[299] => ~NO_FANOUT~
W_vinst[300] => ~NO_FANOUT~
W_vinst[301] => ~NO_FANOUT~
W_vinst[302] => ~NO_FANOUT~
W_vinst[303] => ~NO_FANOUT~
W_vinst[304] => ~NO_FANOUT~
W_vinst[305] => ~NO_FANOUT~
W_vinst[306] => ~NO_FANOUT~
W_vinst[307] => ~NO_FANOUT~
W_vinst[308] => ~NO_FANOUT~
W_vinst[309] => ~NO_FANOUT~
W_vinst[310] => ~NO_FANOUT~
W_vinst[311] => ~NO_FANOUT~
W_vinst[312] => ~NO_FANOUT~
W_vinst[313] => ~NO_FANOUT~
W_vinst[314] => ~NO_FANOUT~
W_vinst[315] => ~NO_FANOUT~
W_vinst[316] => ~NO_FANOUT~
W_vinst[317] => ~NO_FANOUT~
W_vinst[318] => ~NO_FANOUT~
W_vinst[319] => ~NO_FANOUT~
W_vinst[320] => ~NO_FANOUT~
W_vinst[321] => ~NO_FANOUT~
W_vinst[322] => ~NO_FANOUT~
W_vinst[323] => ~NO_FANOUT~
W_vinst[324] => ~NO_FANOUT~
W_vinst[325] => ~NO_FANOUT~
W_vinst[326] => ~NO_FANOUT~
W_vinst[327] => ~NO_FANOUT~
W_vinst[328] => ~NO_FANOUT~
W_vinst[329] => ~NO_FANOUT~
W_vinst[330] => ~NO_FANOUT~
W_vinst[331] => ~NO_FANOUT~
W_vinst[332] => ~NO_FANOUT~
W_vinst[333] => ~NO_FANOUT~
W_vinst[334] => ~NO_FANOUT~
W_vinst[335] => ~NO_FANOUT~
W_vinst[336] => ~NO_FANOUT~
W_vinst[337] => ~NO_FANOUT~
W_vinst[338] => ~NO_FANOUT~
W_vinst[339] => ~NO_FANOUT~
W_vinst[340] => ~NO_FANOUT~
W_vinst[341] => ~NO_FANOUT~
W_vinst[342] => ~NO_FANOUT~
W_vinst[343] => ~NO_FANOUT~
W_vinst[344] => ~NO_FANOUT~
W_vinst[345] => ~NO_FANOUT~
W_vinst[346] => ~NO_FANOUT~
W_vinst[347] => ~NO_FANOUT~
W_vinst[348] => ~NO_FANOUT~
W_vinst[349] => ~NO_FANOUT~
W_vinst[350] => ~NO_FANOUT~
W_vinst[351] => ~NO_FANOUT~
W_vinst[352] => ~NO_FANOUT~
W_vinst[353] => ~NO_FANOUT~
W_vinst[354] => ~NO_FANOUT~
W_vinst[355] => ~NO_FANOUT~
W_vinst[356] => ~NO_FANOUT~
W_vinst[357] => ~NO_FANOUT~
W_vinst[358] => ~NO_FANOUT~
W_vinst[359] => ~NO_FANOUT~
W_vinst[360] => ~NO_FANOUT~
W_vinst[361] => ~NO_FANOUT~
W_vinst[362] => ~NO_FANOUT~
W_vinst[363] => ~NO_FANOUT~
W_vinst[364] => ~NO_FANOUT~
W_vinst[365] => ~NO_FANOUT~
W_vinst[366] => ~NO_FANOUT~
W_vinst[367] => ~NO_FANOUT~
W_vinst[368] => ~NO_FANOUT~
W_vinst[369] => ~NO_FANOUT~
W_vinst[370] => ~NO_FANOUT~
W_vinst[371] => ~NO_FANOUT~
W_vinst[372] => ~NO_FANOUT~
W_vinst[373] => ~NO_FANOUT~
W_vinst[374] => ~NO_FANOUT~
W_vinst[375] => ~NO_FANOUT~
W_vinst[376] => ~NO_FANOUT~
W_vinst[377] => ~NO_FANOUT~
W_vinst[378] => ~NO_FANOUT~
W_vinst[379] => ~NO_FANOUT~
W_vinst[380] => ~NO_FANOUT~
W_vinst[381] => ~NO_FANOUT~
W_vinst[382] => ~NO_FANOUT~
W_vinst[383] => ~NO_FANOUT~
W_vinst[384] => ~NO_FANOUT~
W_vinst[385] => ~NO_FANOUT~
W_vinst[386] => ~NO_FANOUT~
W_vinst[387] => ~NO_FANOUT~
W_vinst[388] => ~NO_FANOUT~
W_vinst[389] => ~NO_FANOUT~
W_vinst[390] => ~NO_FANOUT~
W_vinst[391] => ~NO_FANOUT~
W_vinst[392] => ~NO_FANOUT~
W_vinst[393] => ~NO_FANOUT~
W_vinst[394] => ~NO_FANOUT~
W_vinst[395] => ~NO_FANOUT~
W_vinst[396] => ~NO_FANOUT~
W_vinst[397] => ~NO_FANOUT~
W_vinst[398] => ~NO_FANOUT~
W_vinst[399] => ~NO_FANOUT~
W_vinst[400] => ~NO_FANOUT~
W_vinst[401] => ~NO_FANOUT~
W_vinst[402] => ~NO_FANOUT~
W_vinst[403] => ~NO_FANOUT~
W_vinst[404] => ~NO_FANOUT~
W_vinst[405] => ~NO_FANOUT~
W_vinst[406] => ~NO_FANOUT~
W_vinst[407] => ~NO_FANOUT~
W_wr_dst_reg => ~NO_FANOUT~
clk => ~NO_FANOUT~
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_address[20] => ~NO_FANOUT~
d_address[21] => ~NO_FANOUT~
d_address[22] => ~NO_FANOUT~
d_address[23] => ~NO_FANOUT~
d_address[24] => ~NO_FANOUT~
d_address[25] => ~NO_FANOUT~
d_address[26] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write => ~NO_FANOUT~
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_address[18] => ~NO_FANOUT~
i_address[19] => ~NO_FANOUT~
i_address[20] => ~NO_FANOUT~
i_address[21] => ~NO_FANOUT~
i_address[22] => ~NO_FANOUT~
i_address[23] => ~NO_FANOUT~
i_address[24] => ~NO_FANOUT~
i_address[25] => ~NO_FANOUT~
i_address[26] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdatavalid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|Quad|NiosII:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
rdaddress[6] => altsyncram:the_altsyncram.address_b[6]
rdaddress[7] => altsyncram:the_altsyncram.address_b[7]
rdaddress[8] => altsyncram:the_altsyncram.address_b[8]
rdaddress[9] => altsyncram:the_altsyncram.address_b[9]
rdaddress[10] => altsyncram:the_altsyncram.address_b[10]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wraddress[6] => altsyncram:the_altsyncram.address_a[6]
wraddress[7] => altsyncram:the_altsyncram.address_a[7]
wraddress[8] => altsyncram:the_altsyncram.address_a[8]
wraddress[9] => altsyncram:the_altsyncram.address_a[9]
wraddress[10] => altsyncram:the_altsyncram.address_a[10]
wren => altsyncram:the_altsyncram.wren_a


|Quad|NiosII:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram
wren_a => altsyncram_sjd1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_sjd1:auto_generated.rden_b
data_a[0] => altsyncram_sjd1:auto_generated.data_a[0]
data_a[1] => altsyncram_sjd1:auto_generated.data_a[1]
data_a[2] => altsyncram_sjd1:auto_generated.data_a[2]
data_a[3] => altsyncram_sjd1:auto_generated.data_a[3]
data_a[4] => altsyncram_sjd1:auto_generated.data_a[4]
data_a[5] => altsyncram_sjd1:auto_generated.data_a[5]
data_a[6] => altsyncram_sjd1:auto_generated.data_a[6]
data_a[7] => altsyncram_sjd1:auto_generated.data_a[7]
data_a[8] => altsyncram_sjd1:auto_generated.data_a[8]
data_a[9] => altsyncram_sjd1:auto_generated.data_a[9]
data_a[10] => altsyncram_sjd1:auto_generated.data_a[10]
data_a[11] => altsyncram_sjd1:auto_generated.data_a[11]
data_a[12] => altsyncram_sjd1:auto_generated.data_a[12]
data_a[13] => altsyncram_sjd1:auto_generated.data_a[13]
data_a[14] => altsyncram_sjd1:auto_generated.data_a[14]
data_a[15] => altsyncram_sjd1:auto_generated.data_a[15]
data_a[16] => altsyncram_sjd1:auto_generated.data_a[16]
data_a[17] => altsyncram_sjd1:auto_generated.data_a[17]
data_a[18] => altsyncram_sjd1:auto_generated.data_a[18]
data_a[19] => altsyncram_sjd1:auto_generated.data_a[19]
data_a[20] => altsyncram_sjd1:auto_generated.data_a[20]
data_a[21] => altsyncram_sjd1:auto_generated.data_a[21]
data_a[22] => altsyncram_sjd1:auto_generated.data_a[22]
data_a[23] => altsyncram_sjd1:auto_generated.data_a[23]
data_a[24] => altsyncram_sjd1:auto_generated.data_a[24]
data_a[25] => altsyncram_sjd1:auto_generated.data_a[25]
data_a[26] => altsyncram_sjd1:auto_generated.data_a[26]
data_a[27] => altsyncram_sjd1:auto_generated.data_a[27]
data_a[28] => altsyncram_sjd1:auto_generated.data_a[28]
data_a[29] => altsyncram_sjd1:auto_generated.data_a[29]
data_a[30] => altsyncram_sjd1:auto_generated.data_a[30]
data_a[31] => altsyncram_sjd1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_sjd1:auto_generated.address_a[0]
address_a[1] => altsyncram_sjd1:auto_generated.address_a[1]
address_a[2] => altsyncram_sjd1:auto_generated.address_a[2]
address_a[3] => altsyncram_sjd1:auto_generated.address_a[3]
address_a[4] => altsyncram_sjd1:auto_generated.address_a[4]
address_a[5] => altsyncram_sjd1:auto_generated.address_a[5]
address_a[6] => altsyncram_sjd1:auto_generated.address_a[6]
address_a[7] => altsyncram_sjd1:auto_generated.address_a[7]
address_a[8] => altsyncram_sjd1:auto_generated.address_a[8]
address_a[9] => altsyncram_sjd1:auto_generated.address_a[9]
address_a[10] => altsyncram_sjd1:auto_generated.address_a[10]
address_b[0] => altsyncram_sjd1:auto_generated.address_b[0]
address_b[1] => altsyncram_sjd1:auto_generated.address_b[1]
address_b[2] => altsyncram_sjd1:auto_generated.address_b[2]
address_b[3] => altsyncram_sjd1:auto_generated.address_b[3]
address_b[4] => altsyncram_sjd1:auto_generated.address_b[4]
address_b[5] => altsyncram_sjd1:auto_generated.address_b[5]
address_b[6] => altsyncram_sjd1:auto_generated.address_b[6]
address_b[7] => altsyncram_sjd1:auto_generated.address_b[7]
address_b[8] => altsyncram_sjd1:auto_generated.address_b[8]
address_b[9] => altsyncram_sjd1:auto_generated.address_b[9]
address_b[10] => altsyncram_sjd1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sjd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Quad|NiosII:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|Quad|NiosII:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
rdaddress[6] => altsyncram:the_altsyncram.address_b[6]
rdaddress[7] => altsyncram:the_altsyncram.address_b[7]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wraddress[6] => altsyncram:the_altsyncram.address_a[6]
wraddress[7] => altsyncram:the_altsyncram.address_a[7]
wren => altsyncram:the_altsyncram.wren_a


|Quad|NiosII:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram
wren_a => altsyncram_o5g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_o5g1:auto_generated.rden_b
data_a[0] => altsyncram_o5g1:auto_generated.data_a[0]
data_a[1] => altsyncram_o5g1:auto_generated.data_a[1]
data_a[2] => altsyncram_o5g1:auto_generated.data_a[2]
data_a[3] => altsyncram_o5g1:auto_generated.data_a[3]
data_a[4] => altsyncram_o5g1:auto_generated.data_a[4]
data_a[5] => altsyncram_o5g1:auto_generated.data_a[5]
data_a[6] => altsyncram_o5g1:auto_generated.data_a[6]
data_a[7] => altsyncram_o5g1:auto_generated.data_a[7]
data_a[8] => altsyncram_o5g1:auto_generated.data_a[8]
data_a[9] => altsyncram_o5g1:auto_generated.data_a[9]
data_a[10] => altsyncram_o5g1:auto_generated.data_a[10]
data_a[11] => altsyncram_o5g1:auto_generated.data_a[11]
data_a[12] => altsyncram_o5g1:auto_generated.data_a[12]
data_a[13] => altsyncram_o5g1:auto_generated.data_a[13]
data_a[14] => altsyncram_o5g1:auto_generated.data_a[14]
data_a[15] => altsyncram_o5g1:auto_generated.data_a[15]
data_a[16] => altsyncram_o5g1:auto_generated.data_a[16]
data_a[17] => altsyncram_o5g1:auto_generated.data_a[17]
data_a[18] => altsyncram_o5g1:auto_generated.data_a[18]
data_a[19] => altsyncram_o5g1:auto_generated.data_a[19]
data_a[20] => altsyncram_o5g1:auto_generated.data_a[20]
data_a[21] => altsyncram_o5g1:auto_generated.data_a[21]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
address_a[0] => altsyncram_o5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_o5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_o5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_o5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_o5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_o5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_o5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_o5g1:auto_generated.address_a[7]
address_b[0] => altsyncram_o5g1:auto_generated.address_b[0]
address_b[1] => altsyncram_o5g1:auto_generated.address_b[1]
address_b[2] => altsyncram_o5g1:auto_generated.address_b[2]
address_b[3] => altsyncram_o5g1:auto_generated.address_b[3]
address_b[4] => altsyncram_o5g1:auto_generated.address_b[4]
address_b[5] => altsyncram_o5g1:auto_generated.address_b[5]
address_b[6] => altsyncram_o5g1:auto_generated.address_b[6]
address_b[7] => altsyncram_o5g1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Quad|NiosII:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_o5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|Quad|NiosII:inst|cpu:the_cpu|cpu_bht_module:cpu_bht
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
rdaddress[6] => altsyncram:the_altsyncram.address_b[6]
rdaddress[7] => altsyncram:the_altsyncram.address_b[7]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wraddress[6] => altsyncram:the_altsyncram.address_a[6]
wraddress[7] => altsyncram:the_altsyncram.address_a[7]
wren => altsyncram:the_altsyncram.wren_a


|Quad|NiosII:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram
wren_a => altsyncram_bpf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_bpf1:auto_generated.rden_b
data_a[0] => altsyncram_bpf1:auto_generated.data_a[0]
data_a[1] => altsyncram_bpf1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_bpf1:auto_generated.address_a[0]
address_a[1] => altsyncram_bpf1:auto_generated.address_a[1]
address_a[2] => altsyncram_bpf1:auto_generated.address_a[2]
address_a[3] => altsyncram_bpf1:auto_generated.address_a[3]
address_a[4] => altsyncram_bpf1:auto_generated.address_a[4]
address_a[5] => altsyncram_bpf1:auto_generated.address_a[5]
address_a[6] => altsyncram_bpf1:auto_generated.address_a[6]
address_a[7] => altsyncram_bpf1:auto_generated.address_a[7]
address_b[0] => altsyncram_bpf1:auto_generated.address_b[0]
address_b[1] => altsyncram_bpf1:auto_generated.address_b[1]
address_b[2] => altsyncram_bpf1:auto_generated.address_b[2]
address_b[3] => altsyncram_bpf1:auto_generated.address_b[3]
address_b[4] => altsyncram_bpf1:auto_generated.address_b[4]
address_b[5] => altsyncram_bpf1:auto_generated.address_b[5]
address_b[6] => altsyncram_bpf1:auto_generated.address_b[6]
address_b[7] => altsyncram_bpf1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bpf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Quad|NiosII:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE


|Quad|NiosII:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wren => altsyncram:the_altsyncram.wren_a


|Quad|NiosII:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_b7f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_b7f1:auto_generated.data_a[0]
data_a[1] => altsyncram_b7f1:auto_generated.data_a[1]
data_a[2] => altsyncram_b7f1:auto_generated.data_a[2]
data_a[3] => altsyncram_b7f1:auto_generated.data_a[3]
data_a[4] => altsyncram_b7f1:auto_generated.data_a[4]
data_a[5] => altsyncram_b7f1:auto_generated.data_a[5]
data_a[6] => altsyncram_b7f1:auto_generated.data_a[6]
data_a[7] => altsyncram_b7f1:auto_generated.data_a[7]
data_a[8] => altsyncram_b7f1:auto_generated.data_a[8]
data_a[9] => altsyncram_b7f1:auto_generated.data_a[9]
data_a[10] => altsyncram_b7f1:auto_generated.data_a[10]
data_a[11] => altsyncram_b7f1:auto_generated.data_a[11]
data_a[12] => altsyncram_b7f1:auto_generated.data_a[12]
data_a[13] => altsyncram_b7f1:auto_generated.data_a[13]
data_a[14] => altsyncram_b7f1:auto_generated.data_a[14]
data_a[15] => altsyncram_b7f1:auto_generated.data_a[15]
data_a[16] => altsyncram_b7f1:auto_generated.data_a[16]
data_a[17] => altsyncram_b7f1:auto_generated.data_a[17]
data_a[18] => altsyncram_b7f1:auto_generated.data_a[18]
data_a[19] => altsyncram_b7f1:auto_generated.data_a[19]
data_a[20] => altsyncram_b7f1:auto_generated.data_a[20]
data_a[21] => altsyncram_b7f1:auto_generated.data_a[21]
data_a[22] => altsyncram_b7f1:auto_generated.data_a[22]
data_a[23] => altsyncram_b7f1:auto_generated.data_a[23]
data_a[24] => altsyncram_b7f1:auto_generated.data_a[24]
data_a[25] => altsyncram_b7f1:auto_generated.data_a[25]
data_a[26] => altsyncram_b7f1:auto_generated.data_a[26]
data_a[27] => altsyncram_b7f1:auto_generated.data_a[27]
data_a[28] => altsyncram_b7f1:auto_generated.data_a[28]
data_a[29] => altsyncram_b7f1:auto_generated.data_a[29]
data_a[30] => altsyncram_b7f1:auto_generated.data_a[30]
data_a[31] => altsyncram_b7f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_b7f1:auto_generated.address_a[0]
address_a[1] => altsyncram_b7f1:auto_generated.address_a[1]
address_a[2] => altsyncram_b7f1:auto_generated.address_a[2]
address_a[3] => altsyncram_b7f1:auto_generated.address_a[3]
address_a[4] => altsyncram_b7f1:auto_generated.address_a[4]
address_b[0] => altsyncram_b7f1:auto_generated.address_b[0]
address_b[1] => altsyncram_b7f1:auto_generated.address_b[1]
address_b[2] => altsyncram_b7f1:auto_generated.address_b[2]
address_b[3] => altsyncram_b7f1:auto_generated.address_b[3]
address_b[4] => altsyncram_b7f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b7f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Quad|NiosII:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|Quad|NiosII:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wren => altsyncram:the_altsyncram.wren_a


|Quad|NiosII:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_c7f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_c7f1:auto_generated.data_a[0]
data_a[1] => altsyncram_c7f1:auto_generated.data_a[1]
data_a[2] => altsyncram_c7f1:auto_generated.data_a[2]
data_a[3] => altsyncram_c7f1:auto_generated.data_a[3]
data_a[4] => altsyncram_c7f1:auto_generated.data_a[4]
data_a[5] => altsyncram_c7f1:auto_generated.data_a[5]
data_a[6] => altsyncram_c7f1:auto_generated.data_a[6]
data_a[7] => altsyncram_c7f1:auto_generated.data_a[7]
data_a[8] => altsyncram_c7f1:auto_generated.data_a[8]
data_a[9] => altsyncram_c7f1:auto_generated.data_a[9]
data_a[10] => altsyncram_c7f1:auto_generated.data_a[10]
data_a[11] => altsyncram_c7f1:auto_generated.data_a[11]
data_a[12] => altsyncram_c7f1:auto_generated.data_a[12]
data_a[13] => altsyncram_c7f1:auto_generated.data_a[13]
data_a[14] => altsyncram_c7f1:auto_generated.data_a[14]
data_a[15] => altsyncram_c7f1:auto_generated.data_a[15]
data_a[16] => altsyncram_c7f1:auto_generated.data_a[16]
data_a[17] => altsyncram_c7f1:auto_generated.data_a[17]
data_a[18] => altsyncram_c7f1:auto_generated.data_a[18]
data_a[19] => altsyncram_c7f1:auto_generated.data_a[19]
data_a[20] => altsyncram_c7f1:auto_generated.data_a[20]
data_a[21] => altsyncram_c7f1:auto_generated.data_a[21]
data_a[22] => altsyncram_c7f1:auto_generated.data_a[22]
data_a[23] => altsyncram_c7f1:auto_generated.data_a[23]
data_a[24] => altsyncram_c7f1:auto_generated.data_a[24]
data_a[25] => altsyncram_c7f1:auto_generated.data_a[25]
data_a[26] => altsyncram_c7f1:auto_generated.data_a[26]
data_a[27] => altsyncram_c7f1:auto_generated.data_a[27]
data_a[28] => altsyncram_c7f1:auto_generated.data_a[28]
data_a[29] => altsyncram_c7f1:auto_generated.data_a[29]
data_a[30] => altsyncram_c7f1:auto_generated.data_a[30]
data_a[31] => altsyncram_c7f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_c7f1:auto_generated.address_a[0]
address_a[1] => altsyncram_c7f1:auto_generated.address_a[1]
address_a[2] => altsyncram_c7f1:auto_generated.address_a[2]
address_a[3] => altsyncram_c7f1:auto_generated.address_a[3]
address_a[4] => altsyncram_c7f1:auto_generated.address_a[4]
address_b[0] => altsyncram_c7f1:auto_generated.address_b[0]
address_b[1] => altsyncram_c7f1:auto_generated.address_b[1]
address_b[2] => altsyncram_c7f1:auto_generated.address_b[2]
address_b[3] => altsyncram_c7f1:auto_generated.address_b[3]
address_b[4] => altsyncram_c7f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c7f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Quad|NiosII:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|Quad|NiosII:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
rdaddress[6] => altsyncram:the_altsyncram.address_b[6]
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wraddress[6] => altsyncram:the_altsyncram.address_a[6]
wren => altsyncram:the_altsyncram.wren_a


|Quad|NiosII:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram
wren_a => altsyncram_bhf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bhf1:auto_generated.data_a[0]
data_a[1] => altsyncram_bhf1:auto_generated.data_a[1]
data_a[2] => altsyncram_bhf1:auto_generated.data_a[2]
data_a[3] => altsyncram_bhf1:auto_generated.data_a[3]
data_a[4] => altsyncram_bhf1:auto_generated.data_a[4]
data_a[5] => altsyncram_bhf1:auto_generated.data_a[5]
data_a[6] => altsyncram_bhf1:auto_generated.data_a[6]
data_a[7] => altsyncram_bhf1:auto_generated.data_a[7]
data_a[8] => altsyncram_bhf1:auto_generated.data_a[8]
data_a[9] => altsyncram_bhf1:auto_generated.data_a[9]
data_a[10] => altsyncram_bhf1:auto_generated.data_a[10]
data_a[11] => altsyncram_bhf1:auto_generated.data_a[11]
data_a[12] => altsyncram_bhf1:auto_generated.data_a[12]
data_a[13] => altsyncram_bhf1:auto_generated.data_a[13]
data_a[14] => altsyncram_bhf1:auto_generated.data_a[14]
data_a[15] => altsyncram_bhf1:auto_generated.data_a[15]
data_a[16] => altsyncram_bhf1:auto_generated.data_a[16]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
address_a[0] => altsyncram_bhf1:auto_generated.address_a[0]
address_a[1] => altsyncram_bhf1:auto_generated.address_a[1]
address_a[2] => altsyncram_bhf1:auto_generated.address_a[2]
address_a[3] => altsyncram_bhf1:auto_generated.address_a[3]
address_a[4] => altsyncram_bhf1:auto_generated.address_a[4]
address_a[5] => altsyncram_bhf1:auto_generated.address_a[5]
address_a[6] => altsyncram_bhf1:auto_generated.address_a[6]
address_b[0] => altsyncram_bhf1:auto_generated.address_b[0]
address_b[1] => altsyncram_bhf1:auto_generated.address_b[1]
address_b[2] => altsyncram_bhf1:auto_generated.address_b[2]
address_b[3] => altsyncram_bhf1:auto_generated.address_b[3]
address_b[4] => altsyncram_bhf1:auto_generated.address_b[4]
address_b[5] => altsyncram_bhf1:auto_generated.address_b[5]
address_b[6] => altsyncram_bhf1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bhf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Quad|NiosII:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_bhf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE


|Quad|NiosII:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data
byteenable[0] => altsyncram:the_altsyncram.byteena_a[0]
byteenable[1] => altsyncram:the_altsyncram.byteena_a[1]
byteenable[2] => altsyncram:the_altsyncram.byteena_a[2]
byteenable[3] => altsyncram:the_altsyncram.byteena_a[3]
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rdaddress[3] => altsyncram:the_altsyncram.address_b[3]
rdaddress[4] => altsyncram:the_altsyncram.address_b[4]
rdaddress[5] => altsyncram:the_altsyncram.address_b[5]
rdaddress[6] => altsyncram:the_altsyncram.address_b[6]
rdaddress[7] => altsyncram:the_altsyncram.address_b[7]
rdaddress[8] => altsyncram:the_altsyncram.address_b[8]
rdaddress[9] => altsyncram:the_altsyncram.address_b[9]
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wraddress[3] => altsyncram:the_altsyncram.address_a[3]
wraddress[4] => altsyncram:the_altsyncram.address_a[4]
wraddress[5] => altsyncram:the_altsyncram.address_a[5]
wraddress[6] => altsyncram:the_altsyncram.address_a[6]
wraddress[7] => altsyncram:the_altsyncram.address_a[7]
wraddress[8] => altsyncram:the_altsyncram.address_a[8]
wraddress[9] => altsyncram:the_altsyncram.address_a[9]
wren => altsyncram:the_altsyncram.wren_a


|Quad|NiosII:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram
wren_a => altsyncram_2jf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2jf1:auto_generated.data_a[0]
data_a[1] => altsyncram_2jf1:auto_generated.data_a[1]
data_a[2] => altsyncram_2jf1:auto_generated.data_a[2]
data_a[3] => altsyncram_2jf1:auto_generated.data_a[3]
data_a[4] => altsyncram_2jf1:auto_generated.data_a[4]
data_a[5] => altsyncram_2jf1:auto_generated.data_a[5]
data_a[6] => altsyncram_2jf1:auto_generated.data_a[6]
data_a[7] => altsyncram_2jf1:auto_generated.data_a[7]
data_a[8] => altsyncram_2jf1:auto_generated.data_a[8]
data_a[9] => altsyncram_2jf1:auto_generated.data_a[9]
data_a[10] => altsyncram_2jf1:auto_generated.data_a[10]
data_a[11] => altsyncram_2jf1:auto_generated.data_a[11]
data_a[12] => altsyncram_2jf1:auto_generated.data_a[12]
data_a[13] => altsyncram_2jf1:auto_generated.data_a[13]
data_a[14] => altsyncram_2jf1:auto_generated.data_a[14]
data_a[15] => altsyncram_2jf1:auto_generated.data_a[15]
data_a[16] => altsyncram_2jf1:auto_generated.data_a[16]
data_a[17] => altsyncram_2jf1:auto_generated.data_a[17]
data_a[18] => altsyncram_2jf1:auto_generated.data_a[18]
data_a[19] => altsyncram_2jf1:auto_generated.data_a[19]
data_a[20] => altsyncram_2jf1:auto_generated.data_a[20]
data_a[21] => altsyncram_2jf1:auto_generated.data_a[21]
data_a[22] => altsyncram_2jf1:auto_generated.data_a[22]
data_a[23] => altsyncram_2jf1:auto_generated.data_a[23]
data_a[24] => altsyncram_2jf1:auto_generated.data_a[24]
data_a[25] => altsyncram_2jf1:auto_generated.data_a[25]
data_a[26] => altsyncram_2jf1:auto_generated.data_a[26]
data_a[27] => altsyncram_2jf1:auto_generated.data_a[27]
data_a[28] => altsyncram_2jf1:auto_generated.data_a[28]
data_a[29] => altsyncram_2jf1:auto_generated.data_a[29]
data_a[30] => altsyncram_2jf1:auto_generated.data_a[30]
data_a[31] => altsyncram_2jf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_2jf1:auto_generated.address_a[0]
address_a[1] => altsyncram_2jf1:auto_generated.address_a[1]
address_a[2] => altsyncram_2jf1:auto_generated.address_a[2]
address_a[3] => altsyncram_2jf1:auto_generated.address_a[3]
address_a[4] => altsyncram_2jf1:auto_generated.address_a[4]
address_a[5] => altsyncram_2jf1:auto_generated.address_a[5]
address_a[6] => altsyncram_2jf1:auto_generated.address_a[6]
address_a[7] => altsyncram_2jf1:auto_generated.address_a[7]
address_a[8] => altsyncram_2jf1:auto_generated.address_a[8]
address_a[9] => altsyncram_2jf1:auto_generated.address_a[9]
address_b[0] => altsyncram_2jf1:auto_generated.address_b[0]
address_b[1] => altsyncram_2jf1:auto_generated.address_b[1]
address_b[2] => altsyncram_2jf1:auto_generated.address_b[2]
address_b[3] => altsyncram_2jf1:auto_generated.address_b[3]
address_b[4] => altsyncram_2jf1:auto_generated.address_b[4]
address_b[5] => altsyncram_2jf1:auto_generated.address_b[5]
address_b[6] => altsyncram_2jf1:auto_generated.address_b[6]
address_b[7] => altsyncram_2jf1:auto_generated.address_b[7]
address_b[8] => altsyncram_2jf1:auto_generated.address_b[8]
address_b[9] => altsyncram_2jf1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2jf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_2jf1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_2jf1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_2jf1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_2jf1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~


|Quad|NiosII:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|Quad|NiosII:inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim
clock => altsyncram:the_altsyncram.clock0
data[0] => altsyncram:the_altsyncram.data_a[0]
data[1] => altsyncram:the_altsyncram.data_a[1]
data[2] => altsyncram:the_altsyncram.data_a[2]
data[3] => altsyncram:the_altsyncram.data_a[3]
data[4] => altsyncram:the_altsyncram.data_a[4]
data[5] => altsyncram:the_altsyncram.data_a[5]
data[6] => altsyncram:the_altsyncram.data_a[6]
data[7] => altsyncram:the_altsyncram.data_a[7]
data[8] => altsyncram:the_altsyncram.data_a[8]
data[9] => altsyncram:the_altsyncram.data_a[9]
data[10] => altsyncram:the_altsyncram.data_a[10]
data[11] => altsyncram:the_altsyncram.data_a[11]
data[12] => altsyncram:the_altsyncram.data_a[12]
data[13] => altsyncram:the_altsyncram.data_a[13]
data[14] => altsyncram:the_altsyncram.data_a[14]
data[15] => altsyncram:the_altsyncram.data_a[15]
data[16] => altsyncram:the_altsyncram.data_a[16]
data[17] => altsyncram:the_altsyncram.data_a[17]
data[18] => altsyncram:the_altsyncram.data_a[18]
data[19] => altsyncram:the_altsyncram.data_a[19]
data[20] => altsyncram:the_altsyncram.data_a[20]
data[21] => altsyncram:the_altsyncram.data_a[21]
data[22] => altsyncram:the_altsyncram.data_a[22]
data[23] => altsyncram:the_altsyncram.data_a[23]
data[24] => altsyncram:the_altsyncram.data_a[24]
data[25] => altsyncram:the_altsyncram.data_a[25]
data[26] => altsyncram:the_altsyncram.data_a[26]
data[27] => altsyncram:the_altsyncram.data_a[27]
data[28] => altsyncram:the_altsyncram.data_a[28]
data[29] => altsyncram:the_altsyncram.data_a[29]
data[30] => altsyncram:the_altsyncram.data_a[30]
data[31] => altsyncram:the_altsyncram.data_a[31]
rdaddress[0] => altsyncram:the_altsyncram.address_b[0]
rdaddress[1] => altsyncram:the_altsyncram.address_b[1]
rdaddress[2] => altsyncram:the_altsyncram.address_b[2]
rden => altsyncram:the_altsyncram.rden_b
wraddress[0] => altsyncram:the_altsyncram.address_a[0]
wraddress[1] => altsyncram:the_altsyncram.address_a[1]
wraddress[2] => altsyncram:the_altsyncram.address_a[2]
wren => altsyncram:the_altsyncram.wren_a


|Quad|NiosII:inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram
wren_a => altsyncram_r3d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_r3d1:auto_generated.rden_b
data_a[0] => altsyncram_r3d1:auto_generated.data_a[0]
data_a[1] => altsyncram_r3d1:auto_generated.data_a[1]
data_a[2] => altsyncram_r3d1:auto_generated.data_a[2]
data_a[3] => altsyncram_r3d1:auto_generated.data_a[3]
data_a[4] => altsyncram_r3d1:auto_generated.data_a[4]
data_a[5] => altsyncram_r3d1:auto_generated.data_a[5]
data_a[6] => altsyncram_r3d1:auto_generated.data_a[6]
data_a[7] => altsyncram_r3d1:auto_generated.data_a[7]
data_a[8] => altsyncram_r3d1:auto_generated.data_a[8]
data_a[9] => altsyncram_r3d1:auto_generated.data_a[9]
data_a[10] => altsyncram_r3d1:auto_generated.data_a[10]
data_a[11] => altsyncram_r3d1:auto_generated.data_a[11]
data_a[12] => altsyncram_r3d1:auto_generated.data_a[12]
data_a[13] => altsyncram_r3d1:auto_generated.data_a[13]
data_a[14] => altsyncram_r3d1:auto_generated.data_a[14]
data_a[15] => altsyncram_r3d1:auto_generated.data_a[15]
data_a[16] => altsyncram_r3d1:auto_generated.data_a[16]
data_a[17] => altsyncram_r3d1:auto_generated.data_a[17]
data_a[18] => altsyncram_r3d1:auto_generated.data_a[18]
data_a[19] => altsyncram_r3d1:auto_generated.data_a[19]
data_a[20] => altsyncram_r3d1:auto_generated.data_a[20]
data_a[21] => altsyncram_r3d1:auto_generated.data_a[21]
data_a[22] => altsyncram_r3d1:auto_generated.data_a[22]
data_a[23] => altsyncram_r3d1:auto_generated.data_a[23]
data_a[24] => altsyncram_r3d1:auto_generated.data_a[24]
data_a[25] => altsyncram_r3d1:auto_generated.data_a[25]
data_a[26] => altsyncram_r3d1:auto_generated.data_a[26]
data_a[27] => altsyncram_r3d1:auto_generated.data_a[27]
data_a[28] => altsyncram_r3d1:auto_generated.data_a[28]
data_a[29] => altsyncram_r3d1:auto_generated.data_a[29]
data_a[30] => altsyncram_r3d1:auto_generated.data_a[30]
data_a[31] => altsyncram_r3d1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_r3d1:auto_generated.address_a[0]
address_a[1] => altsyncram_r3d1:auto_generated.address_a[1]
address_a[2] => altsyncram_r3d1:auto_generated.address_a[2]
address_b[0] => altsyncram_r3d1:auto_generated.address_b[0]
address_b[1] => altsyncram_r3d1:auto_generated.address_b[1]
address_b[2] => altsyncram_r3d1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r3d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Quad|NiosII:inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|Quad|NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell
A_mul_src1[0] => altmult_add:the_altmult_add_part_1.dataa[0]
A_mul_src1[1] => altmult_add:the_altmult_add_part_1.dataa[1]
A_mul_src1[2] => altmult_add:the_altmult_add_part_1.dataa[2]
A_mul_src1[3] => altmult_add:the_altmult_add_part_1.dataa[3]
A_mul_src1[4] => altmult_add:the_altmult_add_part_1.dataa[4]
A_mul_src1[5] => altmult_add:the_altmult_add_part_1.dataa[5]
A_mul_src1[6] => altmult_add:the_altmult_add_part_1.dataa[6]
A_mul_src1[7] => altmult_add:the_altmult_add_part_1.dataa[7]
A_mul_src1[8] => altmult_add:the_altmult_add_part_1.dataa[8]
A_mul_src1[9] => altmult_add:the_altmult_add_part_1.dataa[9]
A_mul_src1[10] => altmult_add:the_altmult_add_part_1.dataa[10]
A_mul_src1[11] => altmult_add:the_altmult_add_part_1.dataa[11]
A_mul_src1[12] => altmult_add:the_altmult_add_part_1.dataa[12]
A_mul_src1[13] => altmult_add:the_altmult_add_part_1.dataa[13]
A_mul_src1[14] => altmult_add:the_altmult_add_part_1.dataa[14]
A_mul_src1[15] => altmult_add:the_altmult_add_part_1.dataa[15]
A_mul_src1[16] => altmult_add:the_altmult_add_part_2.dataa[0]
A_mul_src1[17] => altmult_add:the_altmult_add_part_2.dataa[1]
A_mul_src1[18] => altmult_add:the_altmult_add_part_2.dataa[2]
A_mul_src1[19] => altmult_add:the_altmult_add_part_2.dataa[3]
A_mul_src1[20] => altmult_add:the_altmult_add_part_2.dataa[4]
A_mul_src1[21] => altmult_add:the_altmult_add_part_2.dataa[5]
A_mul_src1[22] => altmult_add:the_altmult_add_part_2.dataa[6]
A_mul_src1[23] => altmult_add:the_altmult_add_part_2.dataa[7]
A_mul_src1[24] => altmult_add:the_altmult_add_part_2.dataa[8]
A_mul_src1[25] => altmult_add:the_altmult_add_part_2.dataa[9]
A_mul_src1[26] => altmult_add:the_altmult_add_part_2.dataa[10]
A_mul_src1[27] => altmult_add:the_altmult_add_part_2.dataa[11]
A_mul_src1[28] => altmult_add:the_altmult_add_part_2.dataa[12]
A_mul_src1[29] => altmult_add:the_altmult_add_part_2.dataa[13]
A_mul_src1[30] => altmult_add:the_altmult_add_part_2.dataa[14]
A_mul_src1[31] => altmult_add:the_altmult_add_part_2.dataa[15]
A_mul_src2[0] => altmult_add:the_altmult_add_part_1.datab[0]
A_mul_src2[0] => altmult_add:the_altmult_add_part_2.datab[0]
A_mul_src2[1] => altmult_add:the_altmult_add_part_1.datab[1]
A_mul_src2[1] => altmult_add:the_altmult_add_part_2.datab[1]
A_mul_src2[2] => altmult_add:the_altmult_add_part_1.datab[2]
A_mul_src2[2] => altmult_add:the_altmult_add_part_2.datab[2]
A_mul_src2[3] => altmult_add:the_altmult_add_part_1.datab[3]
A_mul_src2[3] => altmult_add:the_altmult_add_part_2.datab[3]
A_mul_src2[4] => altmult_add:the_altmult_add_part_1.datab[4]
A_mul_src2[4] => altmult_add:the_altmult_add_part_2.datab[4]
A_mul_src2[5] => altmult_add:the_altmult_add_part_1.datab[5]
A_mul_src2[5] => altmult_add:the_altmult_add_part_2.datab[5]
A_mul_src2[6] => altmult_add:the_altmult_add_part_1.datab[6]
A_mul_src2[6] => altmult_add:the_altmult_add_part_2.datab[6]
A_mul_src2[7] => altmult_add:the_altmult_add_part_1.datab[7]
A_mul_src2[7] => altmult_add:the_altmult_add_part_2.datab[7]
A_mul_src2[8] => altmult_add:the_altmult_add_part_1.datab[8]
A_mul_src2[8] => altmult_add:the_altmult_add_part_2.datab[8]
A_mul_src2[9] => altmult_add:the_altmult_add_part_1.datab[9]
A_mul_src2[9] => altmult_add:the_altmult_add_part_2.datab[9]
A_mul_src2[10] => altmult_add:the_altmult_add_part_1.datab[10]
A_mul_src2[10] => altmult_add:the_altmult_add_part_2.datab[10]
A_mul_src2[11] => altmult_add:the_altmult_add_part_1.datab[11]
A_mul_src2[11] => altmult_add:the_altmult_add_part_2.datab[11]
A_mul_src2[12] => altmult_add:the_altmult_add_part_1.datab[12]
A_mul_src2[12] => altmult_add:the_altmult_add_part_2.datab[12]
A_mul_src2[13] => altmult_add:the_altmult_add_part_1.datab[13]
A_mul_src2[13] => altmult_add:the_altmult_add_part_2.datab[13]
A_mul_src2[14] => altmult_add:the_altmult_add_part_1.datab[14]
A_mul_src2[14] => altmult_add:the_altmult_add_part_2.datab[14]
A_mul_src2[15] => altmult_add:the_altmult_add_part_1.datab[15]
A_mul_src2[15] => altmult_add:the_altmult_add_part_2.datab[15]
A_mul_src2[16] => ~NO_FANOUT~
A_mul_src2[17] => ~NO_FANOUT~
A_mul_src2[18] => ~NO_FANOUT~
A_mul_src2[19] => ~NO_FANOUT~
A_mul_src2[20] => ~NO_FANOUT~
A_mul_src2[21] => ~NO_FANOUT~
A_mul_src2[22] => ~NO_FANOUT~
A_mul_src2[23] => ~NO_FANOUT~
A_mul_src2[24] => ~NO_FANOUT~
A_mul_src2[25] => ~NO_FANOUT~
A_mul_src2[26] => ~NO_FANOUT~
A_mul_src2[27] => ~NO_FANOUT~
A_mul_src2[28] => ~NO_FANOUT~
A_mul_src2[29] => ~NO_FANOUT~
A_mul_src2[30] => ~NO_FANOUT~
A_mul_src2[31] => ~NO_FANOUT~
clk => altmult_add:the_altmult_add_part_1.clock0
clk => altmult_add:the_altmult_add_part_2.clock0
reset_n => altmult_add:the_altmult_add_part_1.aclr0
reset_n => altmult_add:the_altmult_add_part_2.aclr0


|Quad|NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_mgr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_mgr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_mgr2:auto_generated.dataa[0]
dataa[1] => mult_add_mgr2:auto_generated.dataa[1]
dataa[2] => mult_add_mgr2:auto_generated.dataa[2]
dataa[3] => mult_add_mgr2:auto_generated.dataa[3]
dataa[4] => mult_add_mgr2:auto_generated.dataa[4]
dataa[5] => mult_add_mgr2:auto_generated.dataa[5]
dataa[6] => mult_add_mgr2:auto_generated.dataa[6]
dataa[7] => mult_add_mgr2:auto_generated.dataa[7]
dataa[8] => mult_add_mgr2:auto_generated.dataa[8]
dataa[9] => mult_add_mgr2:auto_generated.dataa[9]
dataa[10] => mult_add_mgr2:auto_generated.dataa[10]
dataa[11] => mult_add_mgr2:auto_generated.dataa[11]
dataa[12] => mult_add_mgr2:auto_generated.dataa[12]
dataa[13] => mult_add_mgr2:auto_generated.dataa[13]
dataa[14] => mult_add_mgr2:auto_generated.dataa[14]
dataa[15] => mult_add_mgr2:auto_generated.dataa[15]
datab[0] => mult_add_mgr2:auto_generated.datab[0]
datab[1] => mult_add_mgr2:auto_generated.datab[1]
datab[2] => mult_add_mgr2:auto_generated.datab[2]
datab[3] => mult_add_mgr2:auto_generated.datab[3]
datab[4] => mult_add_mgr2:auto_generated.datab[4]
datab[5] => mult_add_mgr2:auto_generated.datab[5]
datab[6] => mult_add_mgr2:auto_generated.datab[6]
datab[7] => mult_add_mgr2:auto_generated.datab[7]
datab[8] => mult_add_mgr2:auto_generated.datab[8]
datab[9] => mult_add_mgr2:auto_generated.datab[9]
datab[10] => mult_add_mgr2:auto_generated.datab[10]
datab[11] => mult_add_mgr2:auto_generated.datab[11]
datab[12] => mult_add_mgr2:auto_generated.datab[12]
datab[13] => mult_add_mgr2:auto_generated.datab[13]
datab[14] => mult_add_mgr2:auto_generated.datab[14]
datab[15] => mult_add_mgr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|Quad|NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated
aclr0 => ded_mult_ks81:ded_mult1.aclr[0]
clock0 => ded_mult_ks81:ded_mult1.clock[0]
dataa[0] => ded_mult_ks81:ded_mult1.dataa[0]
dataa[1] => ded_mult_ks81:ded_mult1.dataa[1]
dataa[2] => ded_mult_ks81:ded_mult1.dataa[2]
dataa[3] => ded_mult_ks81:ded_mult1.dataa[3]
dataa[4] => ded_mult_ks81:ded_mult1.dataa[4]
dataa[5] => ded_mult_ks81:ded_mult1.dataa[5]
dataa[6] => ded_mult_ks81:ded_mult1.dataa[6]
dataa[7] => ded_mult_ks81:ded_mult1.dataa[7]
dataa[8] => ded_mult_ks81:ded_mult1.dataa[8]
dataa[9] => ded_mult_ks81:ded_mult1.dataa[9]
dataa[10] => ded_mult_ks81:ded_mult1.dataa[10]
dataa[11] => ded_mult_ks81:ded_mult1.dataa[11]
dataa[12] => ded_mult_ks81:ded_mult1.dataa[12]
dataa[13] => ded_mult_ks81:ded_mult1.dataa[13]
dataa[14] => ded_mult_ks81:ded_mult1.dataa[14]
dataa[15] => ded_mult_ks81:ded_mult1.dataa[15]
datab[0] => ded_mult_ks81:ded_mult1.datab[0]
datab[1] => ded_mult_ks81:ded_mult1.datab[1]
datab[2] => ded_mult_ks81:ded_mult1.datab[2]
datab[3] => ded_mult_ks81:ded_mult1.datab[3]
datab[4] => ded_mult_ks81:ded_mult1.datab[4]
datab[5] => ded_mult_ks81:ded_mult1.datab[5]
datab[6] => ded_mult_ks81:ded_mult1.datab[6]
datab[7] => ded_mult_ks81:ded_mult1.datab[7]
datab[8] => ded_mult_ks81:ded_mult1.datab[8]
datab[9] => ded_mult_ks81:ded_mult1.datab[9]
datab[10] => ded_mult_ks81:ded_mult1.datab[10]
datab[11] => ded_mult_ks81:ded_mult1.datab[11]
datab[12] => ded_mult_ks81:ded_mult1.datab[12]
datab[13] => ded_mult_ks81:ded_mult1.datab[13]
datab[14] => ded_mult_ks81:ded_mult1.datab[14]
datab[15] => ded_mult_ks81:ded_mult1.datab[15]


|Quad|NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|Quad|NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN


|Quad|NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_ogr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_ogr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_ogr2:auto_generated.dataa[0]
dataa[1] => mult_add_ogr2:auto_generated.dataa[1]
dataa[2] => mult_add_ogr2:auto_generated.dataa[2]
dataa[3] => mult_add_ogr2:auto_generated.dataa[3]
dataa[4] => mult_add_ogr2:auto_generated.dataa[4]
dataa[5] => mult_add_ogr2:auto_generated.dataa[5]
dataa[6] => mult_add_ogr2:auto_generated.dataa[6]
dataa[7] => mult_add_ogr2:auto_generated.dataa[7]
dataa[8] => mult_add_ogr2:auto_generated.dataa[8]
dataa[9] => mult_add_ogr2:auto_generated.dataa[9]
dataa[10] => mult_add_ogr2:auto_generated.dataa[10]
dataa[11] => mult_add_ogr2:auto_generated.dataa[11]
dataa[12] => mult_add_ogr2:auto_generated.dataa[12]
dataa[13] => mult_add_ogr2:auto_generated.dataa[13]
dataa[14] => mult_add_ogr2:auto_generated.dataa[14]
dataa[15] => mult_add_ogr2:auto_generated.dataa[15]
datab[0] => mult_add_ogr2:auto_generated.datab[0]
datab[1] => mult_add_ogr2:auto_generated.datab[1]
datab[2] => mult_add_ogr2:auto_generated.datab[2]
datab[3] => mult_add_ogr2:auto_generated.datab[3]
datab[4] => mult_add_ogr2:auto_generated.datab[4]
datab[5] => mult_add_ogr2:auto_generated.datab[5]
datab[6] => mult_add_ogr2:auto_generated.datab[6]
datab[7] => mult_add_ogr2:auto_generated.datab[7]
datab[8] => mult_add_ogr2:auto_generated.datab[8]
datab[9] => mult_add_ogr2:auto_generated.datab[9]
datab[10] => mult_add_ogr2:auto_generated.datab[10]
datab[11] => mult_add_ogr2:auto_generated.datab[11]
datab[12] => mult_add_ogr2:auto_generated.datab[12]
datab[13] => mult_add_ogr2:auto_generated.datab[13]
datab[14] => mult_add_ogr2:auto_generated.datab[14]
datab[15] => mult_add_ogr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|Quad|NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated
aclr0 => ded_mult_ks81:ded_mult1.aclr[0]
clock0 => ded_mult_ks81:ded_mult1.clock[0]
dataa[0] => ded_mult_ks81:ded_mult1.dataa[0]
dataa[1] => ded_mult_ks81:ded_mult1.dataa[1]
dataa[2] => ded_mult_ks81:ded_mult1.dataa[2]
dataa[3] => ded_mult_ks81:ded_mult1.dataa[3]
dataa[4] => ded_mult_ks81:ded_mult1.dataa[4]
dataa[5] => ded_mult_ks81:ded_mult1.dataa[5]
dataa[6] => ded_mult_ks81:ded_mult1.dataa[6]
dataa[7] => ded_mult_ks81:ded_mult1.dataa[7]
dataa[8] => ded_mult_ks81:ded_mult1.dataa[8]
dataa[9] => ded_mult_ks81:ded_mult1.dataa[9]
dataa[10] => ded_mult_ks81:ded_mult1.dataa[10]
dataa[11] => ded_mult_ks81:ded_mult1.dataa[11]
dataa[12] => ded_mult_ks81:ded_mult1.dataa[12]
dataa[13] => ded_mult_ks81:ded_mult1.dataa[13]
dataa[14] => ded_mult_ks81:ded_mult1.dataa[14]
dataa[15] => ded_mult_ks81:ded_mult1.dataa[15]
datab[0] => ded_mult_ks81:ded_mult1.datab[0]
datab[1] => ded_mult_ks81:ded_mult1.datab[1]
datab[2] => ded_mult_ks81:ded_mult1.datab[2]
datab[3] => ded_mult_ks81:ded_mult1.datab[3]
datab[4] => ded_mult_ks81:ded_mult1.datab[4]
datab[5] => ded_mult_ks81:ded_mult1.datab[5]
datab[6] => ded_mult_ks81:ded_mult1.datab[6]
datab[7] => ded_mult_ks81:ded_mult1.datab[7]
datab[8] => ded_mult_ks81:ded_mult1.datab[8]
datab[9] => ded_mult_ks81:ded_mult1.datab[9]
datab[10] => ded_mult_ks81:ded_mult1.datab[10]
datab[11] => ded_mult_ks81:ded_mult1.datab[11]
datab[12] => ded_mult_ks81:ded_mult1.datab[12]
datab[13] => ded_mult_ks81:ded_mult1.datab[13]
datab[14] => ded_mult_ks81:ded_mult1.datab[14]
datab[15] => ded_mult_ks81:ded_mult1.datab[15]


|Quad|NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|Quad|NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci
A_cmp_result => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_cmp_result
A_ctrl_exception => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_ctrl_exception
A_ctrl_ld => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_ctrl_ld
A_ctrl_st => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_ctrl_st
A_en => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_en
A_en => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_en
A_mem_baddr[0] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[0]
A_mem_baddr[1] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[1]
A_mem_baddr[2] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[2]
A_mem_baddr[3] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[3]
A_mem_baddr[4] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[4]
A_mem_baddr[5] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[5]
A_mem_baddr[6] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[6]
A_mem_baddr[7] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[7]
A_mem_baddr[8] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[8]
A_mem_baddr[9] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[9]
A_mem_baddr[10] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[10]
A_mem_baddr[11] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[11]
A_mem_baddr[12] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[12]
A_mem_baddr[13] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[13]
A_mem_baddr[14] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[14]
A_mem_baddr[15] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[15]
A_mem_baddr[16] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[16]
A_mem_baddr[17] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[17]
A_mem_baddr[18] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[18]
A_mem_baddr[19] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[19]
A_mem_baddr[20] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[20]
A_mem_baddr[21] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[21]
A_mem_baddr[22] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[22]
A_mem_baddr[23] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[23]
A_mem_baddr[24] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[24]
A_mem_baddr[25] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[25]
A_mem_baddr[26] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_mem_baddr[26]
A_op_beq => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_op_beq
A_op_bge => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_op_bge
A_op_bgeu => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_op_bgeu
A_op_blt => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_op_blt
A_op_bltu => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_op_bltu
A_op_bne => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_op_bne
A_op_br => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_op_br
A_op_bret => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_op_bret
A_op_call => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_op_call
A_op_callr => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_op_callr
A_op_eret => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_op_eret
A_op_jmp => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_op_jmp
A_op_jmpi => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_op_jmpi
A_op_ret => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_op_ret
A_pcb[0] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[0]
A_pcb[1] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[1]
A_pcb[2] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[2]
A_pcb[3] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[3]
A_pcb[4] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[4]
A_pcb[5] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[5]
A_pcb[6] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[6]
A_pcb[7] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[7]
A_pcb[8] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[8]
A_pcb[9] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[9]
A_pcb[10] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[10]
A_pcb[11] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[11]
A_pcb[12] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[12]
A_pcb[13] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[13]
A_pcb[14] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[14]
A_pcb[15] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[15]
A_pcb[16] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[16]
A_pcb[17] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[17]
A_pcb[18] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[18]
A_pcb[19] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[19]
A_pcb[20] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[20]
A_pcb[21] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[21]
A_pcb[22] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[22]
A_pcb[23] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[23]
A_pcb[24] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[24]
A_pcb[25] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[25]
A_pcb[26] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_pcb[26]
A_st_data[0] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[0]
A_st_data[1] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[1]
A_st_data[2] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[2]
A_st_data[3] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[3]
A_st_data[4] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[4]
A_st_data[5] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[5]
A_st_data[6] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[6]
A_st_data[7] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[7]
A_st_data[8] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[8]
A_st_data[9] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[9]
A_st_data[10] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[10]
A_st_data[11] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[11]
A_st_data[12] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[12]
A_st_data[13] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[13]
A_st_data[14] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[14]
A_st_data[15] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[15]
A_st_data[16] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[16]
A_st_data[17] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[17]
A_st_data[18] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[18]
A_st_data[19] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[19]
A_st_data[20] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[20]
A_st_data[21] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[21]
A_st_data[22] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[22]
A_st_data[23] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[23]
A_st_data[24] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[24]
A_st_data[25] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[25]
A_st_data[26] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[26]
A_st_data[27] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[27]
A_st_data[28] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[28]
A_st_data[29] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[29]
A_st_data[30] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[30]
A_st_data[31] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_st_data[31]
A_valid => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_valid
A_valid => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_valid
A_wr_data_filtered[0] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[0]
A_wr_data_filtered[0] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[0]
A_wr_data_filtered[1] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[1]
A_wr_data_filtered[1] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[1]
A_wr_data_filtered[2] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[2]
A_wr_data_filtered[2] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[2]
A_wr_data_filtered[3] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[3]
A_wr_data_filtered[3] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[3]
A_wr_data_filtered[4] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[4]
A_wr_data_filtered[4] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[4]
A_wr_data_filtered[5] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[5]
A_wr_data_filtered[5] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[5]
A_wr_data_filtered[6] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[6]
A_wr_data_filtered[6] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[6]
A_wr_data_filtered[7] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[7]
A_wr_data_filtered[7] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[7]
A_wr_data_filtered[8] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[8]
A_wr_data_filtered[8] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[8]
A_wr_data_filtered[9] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[9]
A_wr_data_filtered[9] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[9]
A_wr_data_filtered[10] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[10]
A_wr_data_filtered[10] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[10]
A_wr_data_filtered[11] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[11]
A_wr_data_filtered[11] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[11]
A_wr_data_filtered[12] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[12]
A_wr_data_filtered[12] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[12]
A_wr_data_filtered[13] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[13]
A_wr_data_filtered[13] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[13]
A_wr_data_filtered[14] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[14]
A_wr_data_filtered[14] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[14]
A_wr_data_filtered[15] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[15]
A_wr_data_filtered[15] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[15]
A_wr_data_filtered[16] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[16]
A_wr_data_filtered[16] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[16]
A_wr_data_filtered[17] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[17]
A_wr_data_filtered[17] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[17]
A_wr_data_filtered[18] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[18]
A_wr_data_filtered[18] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[18]
A_wr_data_filtered[19] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[19]
A_wr_data_filtered[19] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[19]
A_wr_data_filtered[20] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[20]
A_wr_data_filtered[20] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[20]
A_wr_data_filtered[21] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[21]
A_wr_data_filtered[21] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[21]
A_wr_data_filtered[22] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[22]
A_wr_data_filtered[22] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[22]
A_wr_data_filtered[23] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[23]
A_wr_data_filtered[23] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[23]
A_wr_data_filtered[24] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[24]
A_wr_data_filtered[24] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[24]
A_wr_data_filtered[25] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[25]
A_wr_data_filtered[25] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[25]
A_wr_data_filtered[26] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[26]
A_wr_data_filtered[26] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[26]
A_wr_data_filtered[27] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[27]
A_wr_data_filtered[27] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[27]
A_wr_data_filtered[28] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[28]
A_wr_data_filtered[28] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[28]
A_wr_data_filtered[29] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[29]
A_wr_data_filtered[29] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[29]
A_wr_data_filtered[30] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[30]
A_wr_data_filtered[30] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[30]
A_wr_data_filtered[31] => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.A_wr_data_filtered[31]
A_wr_data_filtered[31] => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.A_wr_data_filtered[31]
D_en => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.D_en
E_en => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.E_en
E_valid => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.E_valid
F_pc[0] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[0]
F_pc[1] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[1]
F_pc[2] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[2]
F_pc[3] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[3]
F_pc[4] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[4]
F_pc[5] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[5]
F_pc[6] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[6]
F_pc[7] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[7]
F_pc[8] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[8]
F_pc[9] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[9]
F_pc[10] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[10]
F_pc[11] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[11]
F_pc[12] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[12]
F_pc[13] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[13]
F_pc[14] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[14]
F_pc[15] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[15]
F_pc[16] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[16]
F_pc[17] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[17]
F_pc[18] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[18]
F_pc[19] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[19]
F_pc[20] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[20]
F_pc[21] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[21]
F_pc[22] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[22]
F_pc[23] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[23]
F_pc[24] => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.F_pc[24]
M_en => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.M_en
address[0] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[0]
address[0] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[0]
address[1] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[1]
address[1] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[1]
address[2] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[2]
address[2] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[2]
address[3] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[3]
address[3] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[3]
address[4] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[4]
address[4] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[4]
address[5] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[5]
address[5] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[5]
address[6] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[6]
address[6] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[6]
address[7] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[7]
address[7] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[7]
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => A_WE_StdLogicVector.OUTPUTSELECT
address[8] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.address[8]
address[8] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.address[8]
begintransfer => cpu_nios2_ocimem:the_cpu_nios2_ocimem.begintransfer
byteenable[0] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[0]
byteenable[1] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[1]
byteenable[2] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[2]
byteenable[3] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.byteenable[3]
chipselect => cpu_nios2_ocimem:the_cpu_nios2_ocimem.chipselect
chipselect => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.chipselect
clk => cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.clk
clk => cpu_nios2_ocimem:the_cpu_nios2_ocimem.clk
clk => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.clk
clk => cpu_nios2_oci_break:the_cpu_nios2_oci_break.clk
clk => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.clk
clk => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.clk
clk => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.clk
clk => cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace.clk
clk => cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo.clk
clk => cpu_nios2_oci_pib:the_cpu_nios2_oci_pib.clk
clk => cpu_nios2_oci_im:the_cpu_nios2_oci_im.clk
clk => cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper.clk
debugaccess => cpu_nios2_ocimem:the_cpu_nios2_ocimem.debugaccess
debugaccess => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.debugaccess
hbreak_enabled => cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.hbreak_enabled
reset => cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.reset
reset_n => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.reset_n
reset_n => cpu_nios2_oci_break:the_cpu_nios2_oci_break.reset_n
reset_n => cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk.reset_n
reset_n => cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk.reset_n
reset_n => cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace.reset_n
reset_n => cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo.reset_n
reset_n => cpu_nios2_oci_im:the_cpu_nios2_oci_im.reset_n
reset_n => cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper.reset_n
test_ending => cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo.test_ending
test_has_ended => cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo.test_has_ended
write => cpu_nios2_ocimem:the_cpu_nios2_ocimem.write
write => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.write
writedata[0] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[0]
writedata[0] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[0]
writedata[1] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[1]
writedata[1] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[1]
writedata[2] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[2]
writedata[2] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[2]
writedata[3] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[3]
writedata[3] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[3]
writedata[4] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[4]
writedata[4] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[4]
writedata[5] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[5]
writedata[5] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[5]
writedata[6] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[6]
writedata[6] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[6]
writedata[7] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[7]
writedata[7] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[7]
writedata[8] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[8]
writedata[8] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[8]
writedata[9] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[9]
writedata[9] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[9]
writedata[10] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[10]
writedata[10] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[10]
writedata[11] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[11]
writedata[11] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[11]
writedata[12] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[12]
writedata[12] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[12]
writedata[13] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[13]
writedata[13] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[13]
writedata[14] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[14]
writedata[14] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[14]
writedata[15] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[15]
writedata[15] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[15]
writedata[16] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[16]
writedata[16] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[16]
writedata[17] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[17]
writedata[17] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[17]
writedata[18] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[18]
writedata[18] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[18]
writedata[19] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[19]
writedata[19] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[19]
writedata[20] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[20]
writedata[20] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[20]
writedata[21] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[21]
writedata[21] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[21]
writedata[22] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[22]
writedata[22] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[22]
writedata[23] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[23]
writedata[23] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[23]
writedata[24] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[24]
writedata[24] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[24]
writedata[25] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[25]
writedata[25] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[25]
writedata[26] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[26]
writedata[26] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[26]
writedata[27] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[27]
writedata[27] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[27]
writedata[28] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[28]
writedata[28] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[28]
writedata[29] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[29]
writedata[29] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[29]
writedata[30] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[30]
writedata[30] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[30]
writedata[31] => cpu_nios2_ocimem:the_cpu_nios2_ocimem.writedata[31]
writedata[31] => cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.writedata[31]


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug
clk => monitor_go~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_ready~reg0.CLK
clk => internal_resetlatch.CLK
clk => jtag_break.CLK
clk => resetrequest~reg0.CLK
clk => probepresent.CLK
dbrk_break => oci_hbreak_req.IN1
debugreq => process_0.IN0
debugreq => oci_hbreak_req.IN1
hbreak_enabled => process_0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[19] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[20] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[21] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => process_1.IN0
jdo[24] => A_WE_StdLogicVector.OUTPUTSELECT
jdo[25] => process_1.IN0
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => monitor_go~reg0.ACLR
jrst_n => monitor_error~reg0.ACLR
jrst_n => monitor_ready~reg0.ACLR
jrst_n => jtag_break.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => probepresent.ACLR
jrst_n => internal_resetlatch.ENA
ocireg_ers => process_1.IN0
ocireg_mrs => process_1.IN0
reset => jtag_break.OUTPUTSELECT
reset => internal_resetlatch.OUTPUTSELECT
st_ready_test_idle => monitor_go.OUTPUTSELECT
take_action_ocimem_a => jtag_break.OUTPUTSELECT
take_action_ocimem_a => internal_resetlatch.OUTPUTSELECT
take_action_ocimem_a => process_1.IN1
take_action_ocimem_a => process_1.IN1
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => process_1.IN1
take_action_ocireg => process_1.IN1
xbrk_break => oci_hbreak_req.IN1


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem
address[0] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[0]
address[1] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[1]
address[2] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[2]
address[3] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[3]
address[4] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[4]
address[5] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[5]
address[6] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[6]
address[7] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.address_a[7]
address[8] => module_input6.IN1
begintransfer => avalon.IN0
byteenable[0] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[0]
byteenable[1] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[1]
byteenable[2] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[2]
byteenable[3] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.byteena_a[3]
chipselect => module_input6.IN0
clk => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.clock0
clk => internal_MonDReg[0].CLK
clk => internal_MonDReg[1].CLK
clk => internal_MonDReg[2].CLK
clk => internal_MonDReg[3].CLK
clk => internal_MonDReg[4].CLK
clk => internal_MonDReg[5].CLK
clk => internal_MonDReg[6].CLK
clk => internal_MonDReg[7].CLK
clk => internal_MonDReg[8].CLK
clk => internal_MonDReg[9].CLK
clk => internal_MonDReg[10].CLK
clk => internal_MonDReg[11].CLK
clk => internal_MonDReg[12].CLK
clk => internal_MonDReg[13].CLK
clk => internal_MonDReg[14].CLK
clk => internal_MonDReg[15].CLK
clk => internal_MonDReg[16].CLK
clk => internal_MonDReg[17].CLK
clk => internal_MonDReg[18].CLK
clk => internal_MonDReg[19].CLK
clk => internal_MonDReg[20].CLK
clk => internal_MonDReg[21].CLK
clk => internal_MonDReg[22].CLK
clk => internal_MonDReg[23].CLK
clk => internal_MonDReg[24].CLK
clk => internal_MonDReg[25].CLK
clk => internal_MonDReg[26].CLK
clk => internal_MonDReg[27].CLK
clk => internal_MonDReg[28].CLK
clk => internal_MonDReg[29].CLK
clk => internal_MonDReg[30].CLK
clk => internal_MonDReg[31].CLK
clk => MonAReg[2].CLK
clk => MonAReg[3].CLK
clk => MonAReg[4].CLK
clk => MonAReg[5].CLK
clk => MonAReg[6].CLK
clk => MonAReg[7].CLK
clk => MonAReg[8].CLK
clk => MonAReg[9].CLK
clk => MonAReg[10].CLK
clk => MonRd1.CLK
clk => MonRd.CLK
clk => MonWr.CLK
clk => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.clock1
debugaccess => module_input6.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => internal_MonDReg.DATAB
jdo[4] => internal_MonDReg.DATAB
jdo[5] => internal_MonDReg.DATAB
jdo[6] => internal_MonDReg.DATAB
jdo[7] => internal_MonDReg.DATAB
jdo[8] => internal_MonDReg.DATAB
jdo[9] => internal_MonDReg.DATAB
jdo[10] => internal_MonDReg.DATAB
jdo[11] => internal_MonDReg.DATAB
jdo[12] => internal_MonDReg.DATAB
jdo[13] => internal_MonDReg.DATAB
jdo[14] => internal_MonDReg.DATAB
jdo[15] => internal_MonDReg.DATAB
jdo[16] => internal_MonDReg.DATAB
jdo[17] => MonAReg.DATAB
jdo[17] => internal_MonDReg.DATAB
jdo[18] => internal_MonDReg.DATAB
jdo[19] => internal_MonDReg.DATAB
jdo[20] => internal_MonDReg.DATAB
jdo[21] => internal_MonDReg.DATAB
jdo[22] => internal_MonDReg.DATAB
jdo[23] => internal_MonDReg.DATAB
jdo[24] => internal_MonDReg.DATAB
jdo[25] => internal_MonDReg.DATAB
jdo[26] => MonAReg.DATAB
jdo[26] => internal_MonDReg.DATAB
jdo[27] => MonAReg.DATAB
jdo[27] => internal_MonDReg.DATAB
jdo[28] => MonAReg.DATAB
jdo[28] => internal_MonDReg.DATAB
jdo[29] => MonAReg.DATAB
jdo[29] => internal_MonDReg.DATAB
jdo[30] => MonAReg.DATAB
jdo[30] => internal_MonDReg.DATAB
jdo[31] => MonAReg.DATAB
jdo[31] => internal_MonDReg.DATAB
jdo[32] => MonAReg.DATAB
jdo[32] => internal_MonDReg.DATAB
jdo[33] => MonAReg.DATAB
jdo[33] => internal_MonDReg.DATAB
jdo[34] => internal_MonDReg.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => internal_MonDReg[0].ACLR
jrst_n => internal_MonDReg[1].ACLR
jrst_n => internal_MonDReg[2].ACLR
jrst_n => internal_MonDReg[3].ACLR
jrst_n => internal_MonDReg[4].ACLR
jrst_n => internal_MonDReg[5].ACLR
jrst_n => internal_MonDReg[6].ACLR
jrst_n => internal_MonDReg[7].ACLR
jrst_n => internal_MonDReg[8].ACLR
jrst_n => internal_MonDReg[9].ACLR
jrst_n => internal_MonDReg[10].ACLR
jrst_n => internal_MonDReg[11].ACLR
jrst_n => internal_MonDReg[12].ACLR
jrst_n => internal_MonDReg[13].ACLR
jrst_n => internal_MonDReg[14].ACLR
jrst_n => internal_MonDReg[15].ACLR
jrst_n => internal_MonDReg[16].ACLR
jrst_n => internal_MonDReg[17].ACLR
jrst_n => internal_MonDReg[18].ACLR
jrst_n => internal_MonDReg[19].ACLR
jrst_n => internal_MonDReg[20].ACLR
jrst_n => internal_MonDReg[21].ACLR
jrst_n => internal_MonDReg[22].ACLR
jrst_n => internal_MonDReg[23].ACLR
jrst_n => internal_MonDReg[24].ACLR
jrst_n => internal_MonDReg[25].ACLR
jrst_n => internal_MonDReg[26].ACLR
jrst_n => internal_MonDReg[27].ACLR
jrst_n => internal_MonDReg[28].ACLR
jrst_n => internal_MonDReg[29].ACLR
jrst_n => internal_MonDReg[30].ACLR
jrst_n => internal_MonDReg[31].ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonWr.ACLR
resetrequest => avalon.IN1
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonRd.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonRd.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => internal_MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonWr.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonWr.ENA
take_no_action_ocimem_a => internal_MonDReg[31].ENA
take_no_action_ocimem_a => internal_MonDReg[30].ENA
take_no_action_ocimem_a => internal_MonDReg[29].ENA
take_no_action_ocimem_a => internal_MonDReg[28].ENA
take_no_action_ocimem_a => internal_MonDReg[27].ENA
take_no_action_ocimem_a => internal_MonDReg[26].ENA
take_no_action_ocimem_a => internal_MonDReg[25].ENA
take_no_action_ocimem_a => internal_MonDReg[24].ENA
take_no_action_ocimem_a => internal_MonDReg[23].ENA
take_no_action_ocimem_a => internal_MonDReg[22].ENA
take_no_action_ocimem_a => internal_MonDReg[21].ENA
take_no_action_ocimem_a => internal_MonDReg[20].ENA
take_no_action_ocimem_a => internal_MonDReg[19].ENA
take_no_action_ocimem_a => internal_MonDReg[18].ENA
take_no_action_ocimem_a => internal_MonDReg[17].ENA
take_no_action_ocimem_a => internal_MonDReg[16].ENA
take_no_action_ocimem_a => internal_MonDReg[15].ENA
take_no_action_ocimem_a => internal_MonDReg[14].ENA
take_no_action_ocimem_a => internal_MonDReg[13].ENA
take_no_action_ocimem_a => internal_MonDReg[12].ENA
take_no_action_ocimem_a => internal_MonDReg[11].ENA
take_no_action_ocimem_a => internal_MonDReg[10].ENA
take_no_action_ocimem_a => internal_MonDReg[9].ENA
take_no_action_ocimem_a => internal_MonDReg[8].ENA
take_no_action_ocimem_a => internal_MonDReg[7].ENA
take_no_action_ocimem_a => internal_MonDReg[6].ENA
take_no_action_ocimem_a => internal_MonDReg[5].ENA
take_no_action_ocimem_a => internal_MonDReg[4].ENA
take_no_action_ocimem_a => internal_MonDReg[3].ENA
take_no_action_ocimem_a => internal_MonDReg[2].ENA
take_no_action_ocimem_a => internal_MonDReg[1].ENA
take_no_action_ocimem_a => internal_MonDReg[0].ENA
write => module_input6.IN1
writedata[0] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[0]
writedata[1] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[1]
writedata[2] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[2]
writedata[3] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[3]
writedata[4] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[4]
writedata[5] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[5]
writedata[6] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[6]
writedata[7] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[7]
writedata[8] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[8]
writedata[9] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[9]
writedata[10] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[10]
writedata[11] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[11]
writedata[12] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[12]
writedata[13] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[13]
writedata[14] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[14]
writedata[15] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[15]
writedata[16] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[16]
writedata[17] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[17]
writedata[18] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[18]
writedata[19] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[19]
writedata[20] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[20]
writedata[21] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[21]
writedata[22] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[22]
writedata[23] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[23]
writedata[24] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[24]
writedata[25] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[25]
writedata[26] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[26]
writedata[27] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[27]
writedata[28] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[28]
writedata[29] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[29]
writedata[30] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[30]
writedata[31] => cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.data_a[31]


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
address_a[0] => altsyncram:the_altsyncram.address_a[0]
address_a[1] => altsyncram:the_altsyncram.address_a[1]
address_a[2] => altsyncram:the_altsyncram.address_a[2]
address_a[3] => altsyncram:the_altsyncram.address_a[3]
address_a[4] => altsyncram:the_altsyncram.address_a[4]
address_a[5] => altsyncram:the_altsyncram.address_a[5]
address_a[6] => altsyncram:the_altsyncram.address_a[6]
address_a[7] => altsyncram:the_altsyncram.address_a[7]
address_b[0] => altsyncram:the_altsyncram.address_b[0]
address_b[1] => altsyncram:the_altsyncram.address_b[1]
address_b[2] => altsyncram:the_altsyncram.address_b[2]
address_b[3] => altsyncram:the_altsyncram.address_b[3]
address_b[4] => altsyncram:the_altsyncram.address_b[4]
address_b[5] => altsyncram:the_altsyncram.address_b[5]
address_b[6] => altsyncram:the_altsyncram.address_b[6]
address_b[7] => altsyncram:the_altsyncram.address_b[7]
byteena_a[0] => altsyncram:the_altsyncram.byteena_a[0]
byteena_a[1] => altsyncram:the_altsyncram.byteena_a[1]
byteena_a[2] => altsyncram:the_altsyncram.byteena_a[2]
byteena_a[3] => altsyncram:the_altsyncram.byteena_a[3]
clock0 => altsyncram:the_altsyncram.clock0
clock1 => altsyncram:the_altsyncram.clock1
clocken0 => altsyncram:the_altsyncram.clocken0
clocken1 => altsyncram:the_altsyncram.clocken1
data_a[0] => altsyncram:the_altsyncram.data_a[0]
data_a[1] => altsyncram:the_altsyncram.data_a[1]
data_a[2] => altsyncram:the_altsyncram.data_a[2]
data_a[3] => altsyncram:the_altsyncram.data_a[3]
data_a[4] => altsyncram:the_altsyncram.data_a[4]
data_a[5] => altsyncram:the_altsyncram.data_a[5]
data_a[6] => altsyncram:the_altsyncram.data_a[6]
data_a[7] => altsyncram:the_altsyncram.data_a[7]
data_a[8] => altsyncram:the_altsyncram.data_a[8]
data_a[9] => altsyncram:the_altsyncram.data_a[9]
data_a[10] => altsyncram:the_altsyncram.data_a[10]
data_a[11] => altsyncram:the_altsyncram.data_a[11]
data_a[12] => altsyncram:the_altsyncram.data_a[12]
data_a[13] => altsyncram:the_altsyncram.data_a[13]
data_a[14] => altsyncram:the_altsyncram.data_a[14]
data_a[15] => altsyncram:the_altsyncram.data_a[15]
data_a[16] => altsyncram:the_altsyncram.data_a[16]
data_a[17] => altsyncram:the_altsyncram.data_a[17]
data_a[18] => altsyncram:the_altsyncram.data_a[18]
data_a[19] => altsyncram:the_altsyncram.data_a[19]
data_a[20] => altsyncram:the_altsyncram.data_a[20]
data_a[21] => altsyncram:the_altsyncram.data_a[21]
data_a[22] => altsyncram:the_altsyncram.data_a[22]
data_a[23] => altsyncram:the_altsyncram.data_a[23]
data_a[24] => altsyncram:the_altsyncram.data_a[24]
data_a[25] => altsyncram:the_altsyncram.data_a[25]
data_a[26] => altsyncram:the_altsyncram.data_a[26]
data_a[27] => altsyncram:the_altsyncram.data_a[27]
data_a[28] => altsyncram:the_altsyncram.data_a[28]
data_a[29] => altsyncram:the_altsyncram.data_a[29]
data_a[30] => altsyncram:the_altsyncram.data_a[30]
data_a[31] => altsyncram:the_altsyncram.data_a[31]
data_b[0] => altsyncram:the_altsyncram.data_b[0]
data_b[1] => altsyncram:the_altsyncram.data_b[1]
data_b[2] => altsyncram:the_altsyncram.data_b[2]
data_b[3] => altsyncram:the_altsyncram.data_b[3]
data_b[4] => altsyncram:the_altsyncram.data_b[4]
data_b[5] => altsyncram:the_altsyncram.data_b[5]
data_b[6] => altsyncram:the_altsyncram.data_b[6]
data_b[7] => altsyncram:the_altsyncram.data_b[7]
data_b[8] => altsyncram:the_altsyncram.data_b[8]
data_b[9] => altsyncram:the_altsyncram.data_b[9]
data_b[10] => altsyncram:the_altsyncram.data_b[10]
data_b[11] => altsyncram:the_altsyncram.data_b[11]
data_b[12] => altsyncram:the_altsyncram.data_b[12]
data_b[13] => altsyncram:the_altsyncram.data_b[13]
data_b[14] => altsyncram:the_altsyncram.data_b[14]
data_b[15] => altsyncram:the_altsyncram.data_b[15]
data_b[16] => altsyncram:the_altsyncram.data_b[16]
data_b[17] => altsyncram:the_altsyncram.data_b[17]
data_b[18] => altsyncram:the_altsyncram.data_b[18]
data_b[19] => altsyncram:the_altsyncram.data_b[19]
data_b[20] => altsyncram:the_altsyncram.data_b[20]
data_b[21] => altsyncram:the_altsyncram.data_b[21]
data_b[22] => altsyncram:the_altsyncram.data_b[22]
data_b[23] => altsyncram:the_altsyncram.data_b[23]
data_b[24] => altsyncram:the_altsyncram.data_b[24]
data_b[25] => altsyncram:the_altsyncram.data_b[25]
data_b[26] => altsyncram:the_altsyncram.data_b[26]
data_b[27] => altsyncram:the_altsyncram.data_b[27]
data_b[28] => altsyncram:the_altsyncram.data_b[28]
data_b[29] => altsyncram:the_altsyncram.data_b[29]
data_b[30] => altsyncram:the_altsyncram.data_b[30]
data_b[31] => altsyncram:the_altsyncram.data_b[31]
wren_a => altsyncram:the_altsyncram.wren_a
wren_b => altsyncram:the_altsyncram.wren_b


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_f572:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_f572:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_f572:auto_generated.data_a[0]
data_a[1] => altsyncram_f572:auto_generated.data_a[1]
data_a[2] => altsyncram_f572:auto_generated.data_a[2]
data_a[3] => altsyncram_f572:auto_generated.data_a[3]
data_a[4] => altsyncram_f572:auto_generated.data_a[4]
data_a[5] => altsyncram_f572:auto_generated.data_a[5]
data_a[6] => altsyncram_f572:auto_generated.data_a[6]
data_a[7] => altsyncram_f572:auto_generated.data_a[7]
data_a[8] => altsyncram_f572:auto_generated.data_a[8]
data_a[9] => altsyncram_f572:auto_generated.data_a[9]
data_a[10] => altsyncram_f572:auto_generated.data_a[10]
data_a[11] => altsyncram_f572:auto_generated.data_a[11]
data_a[12] => altsyncram_f572:auto_generated.data_a[12]
data_a[13] => altsyncram_f572:auto_generated.data_a[13]
data_a[14] => altsyncram_f572:auto_generated.data_a[14]
data_a[15] => altsyncram_f572:auto_generated.data_a[15]
data_a[16] => altsyncram_f572:auto_generated.data_a[16]
data_a[17] => altsyncram_f572:auto_generated.data_a[17]
data_a[18] => altsyncram_f572:auto_generated.data_a[18]
data_a[19] => altsyncram_f572:auto_generated.data_a[19]
data_a[20] => altsyncram_f572:auto_generated.data_a[20]
data_a[21] => altsyncram_f572:auto_generated.data_a[21]
data_a[22] => altsyncram_f572:auto_generated.data_a[22]
data_a[23] => altsyncram_f572:auto_generated.data_a[23]
data_a[24] => altsyncram_f572:auto_generated.data_a[24]
data_a[25] => altsyncram_f572:auto_generated.data_a[25]
data_a[26] => altsyncram_f572:auto_generated.data_a[26]
data_a[27] => altsyncram_f572:auto_generated.data_a[27]
data_a[28] => altsyncram_f572:auto_generated.data_a[28]
data_a[29] => altsyncram_f572:auto_generated.data_a[29]
data_a[30] => altsyncram_f572:auto_generated.data_a[30]
data_a[31] => altsyncram_f572:auto_generated.data_a[31]
data_b[0] => altsyncram_f572:auto_generated.data_b[0]
data_b[1] => altsyncram_f572:auto_generated.data_b[1]
data_b[2] => altsyncram_f572:auto_generated.data_b[2]
data_b[3] => altsyncram_f572:auto_generated.data_b[3]
data_b[4] => altsyncram_f572:auto_generated.data_b[4]
data_b[5] => altsyncram_f572:auto_generated.data_b[5]
data_b[6] => altsyncram_f572:auto_generated.data_b[6]
data_b[7] => altsyncram_f572:auto_generated.data_b[7]
data_b[8] => altsyncram_f572:auto_generated.data_b[8]
data_b[9] => altsyncram_f572:auto_generated.data_b[9]
data_b[10] => altsyncram_f572:auto_generated.data_b[10]
data_b[11] => altsyncram_f572:auto_generated.data_b[11]
data_b[12] => altsyncram_f572:auto_generated.data_b[12]
data_b[13] => altsyncram_f572:auto_generated.data_b[13]
data_b[14] => altsyncram_f572:auto_generated.data_b[14]
data_b[15] => altsyncram_f572:auto_generated.data_b[15]
data_b[16] => altsyncram_f572:auto_generated.data_b[16]
data_b[17] => altsyncram_f572:auto_generated.data_b[17]
data_b[18] => altsyncram_f572:auto_generated.data_b[18]
data_b[19] => altsyncram_f572:auto_generated.data_b[19]
data_b[20] => altsyncram_f572:auto_generated.data_b[20]
data_b[21] => altsyncram_f572:auto_generated.data_b[21]
data_b[22] => altsyncram_f572:auto_generated.data_b[22]
data_b[23] => altsyncram_f572:auto_generated.data_b[23]
data_b[24] => altsyncram_f572:auto_generated.data_b[24]
data_b[25] => altsyncram_f572:auto_generated.data_b[25]
data_b[26] => altsyncram_f572:auto_generated.data_b[26]
data_b[27] => altsyncram_f572:auto_generated.data_b[27]
data_b[28] => altsyncram_f572:auto_generated.data_b[28]
data_b[29] => altsyncram_f572:auto_generated.data_b[29]
data_b[30] => altsyncram_f572:auto_generated.data_b[30]
data_b[31] => altsyncram_f572:auto_generated.data_b[31]
address_a[0] => altsyncram_f572:auto_generated.address_a[0]
address_a[1] => altsyncram_f572:auto_generated.address_a[1]
address_a[2] => altsyncram_f572:auto_generated.address_a[2]
address_a[3] => altsyncram_f572:auto_generated.address_a[3]
address_a[4] => altsyncram_f572:auto_generated.address_a[4]
address_a[5] => altsyncram_f572:auto_generated.address_a[5]
address_a[6] => altsyncram_f572:auto_generated.address_a[6]
address_a[7] => altsyncram_f572:auto_generated.address_a[7]
address_b[0] => altsyncram_f572:auto_generated.address_b[0]
address_b[1] => altsyncram_f572:auto_generated.address_b[1]
address_b[2] => altsyncram_f572:auto_generated.address_b[2]
address_b[3] => altsyncram_f572:auto_generated.address_b[3]
address_b[4] => altsyncram_f572:auto_generated.address_b[4]
address_b[5] => altsyncram_f572:auto_generated.address_b[5]
address_b[6] => altsyncram_f572:auto_generated.address_b[6]
address_b[7] => altsyncram_f572:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f572:auto_generated.clock0
clock1 => altsyncram_f572:auto_generated.clock1
clocken0 => altsyncram_f572:auto_generated.clocken0
clocken1 => altsyncram_f572:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_f572:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_f572:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_f572:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_f572:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg
address[0] => Equal0.IN17
address[0] => Equal1.IN17
address[1] => Equal0.IN16
address[1] => Equal1.IN16
address[2] => Equal0.IN15
address[2] => Equal1.IN15
address[3] => Equal0.IN14
address[3] => Equal1.IN14
address[4] => Equal0.IN13
address[4] => Equal1.IN13
address[5] => Equal0.IN12
address[5] => Equal1.IN12
address[6] => Equal0.IN11
address[6] => Equal1.IN11
address[7] => Equal0.IN10
address[7] => Equal1.IN10
address[8] => Equal0.IN9
address[8] => Equal1.IN9
chipselect => write_strobe.IN0
clk => internal_oci_ienable1[0].CLK
clk => internal_oci_ienable1[1].CLK
clk => internal_oci_ienable1[2].CLK
clk => internal_oci_ienable1[3].CLK
clk => internal_oci_ienable1[4].CLK
clk => internal_oci_ienable1[5].CLK
clk => internal_oci_ienable1[6].CLK
clk => internal_oci_ienable1[7].CLK
clk => internal_oci_ienable1[8].CLK
clk => internal_oci_ienable1[9].CLK
clk => internal_oci_ienable1[10].CLK
clk => internal_oci_ienable1[11].CLK
clk => internal_oci_ienable1[12].CLK
clk => internal_oci_ienable1[13].CLK
clk => internal_oci_ienable1[14].CLK
clk => internal_oci_ienable1[15].CLK
clk => internal_oci_ienable1[16].CLK
clk => internal_oci_ienable1[17].CLK
clk => internal_oci_ienable1[18].CLK
clk => internal_oci_ienable1[19].CLK
clk => internal_oci_ienable1[20].CLK
clk => internal_oci_ienable1[21].CLK
clk => internal_oci_ienable1[22].CLK
clk => internal_oci_ienable1[23].CLK
clk => internal_oci_ienable1[24].CLK
clk => internal_oci_ienable1[25].CLK
clk => internal_oci_ienable1[26].CLK
clk => internal_oci_ienable1[27].CLK
clk => internal_oci_ienable1[28].CLK
clk => internal_oci_ienable1[29].CLK
clk => internal_oci_ienable1[30].CLK
clk => internal_oci_ienable1[31].CLK
clk => internal_oci_single_step_mode1.CLK
debugaccess => write_strobe.IN1
monitor_error => A_WE_StdLogicVector.DATAB
monitor_go => A_WE_StdLogicVector.DATAB
monitor_ready => A_WE_StdLogicVector.DATAB
reset_n => internal_oci_ienable1[0].PRESET
reset_n => internal_oci_ienable1[1].PRESET
reset_n => internal_oci_ienable1[2].PRESET
reset_n => internal_oci_ienable1[3].PRESET
reset_n => internal_oci_ienable1[4].PRESET
reset_n => internal_oci_ienable1[5].PRESET
reset_n => internal_oci_ienable1[6].ACLR
reset_n => internal_oci_ienable1[7].ACLR
reset_n => internal_oci_ienable1[8].ACLR
reset_n => internal_oci_ienable1[9].ACLR
reset_n => internal_oci_ienable1[10].ACLR
reset_n => internal_oci_ienable1[11].ACLR
reset_n => internal_oci_ienable1[12].ACLR
reset_n => internal_oci_ienable1[13].ACLR
reset_n => internal_oci_ienable1[14].ACLR
reset_n => internal_oci_ienable1[15].ACLR
reset_n => internal_oci_ienable1[16].ACLR
reset_n => internal_oci_ienable1[17].ACLR
reset_n => internal_oci_ienable1[18].ACLR
reset_n => internal_oci_ienable1[19].ACLR
reset_n => internal_oci_ienable1[20].ACLR
reset_n => internal_oci_ienable1[21].ACLR
reset_n => internal_oci_ienable1[22].ACLR
reset_n => internal_oci_ienable1[23].ACLR
reset_n => internal_oci_ienable1[24].ACLR
reset_n => internal_oci_ienable1[25].ACLR
reset_n => internal_oci_ienable1[26].ACLR
reset_n => internal_oci_ienable1[27].ACLR
reset_n => internal_oci_ienable1[28].ACLR
reset_n => internal_oci_ienable1[29].ACLR
reset_n => internal_oci_ienable1[30].ACLR
reset_n => internal_oci_ienable1[31].ACLR
reset_n => internal_oci_single_step_mode1.ACLR
write => write_strobe.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => internal_oci_ienable1[0].DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[1] => internal_oci_ienable1[1].DATAIN
writedata[2] => internal_oci_ienable1[2].DATAIN
writedata[3] => internal_oci_single_step_mode1.DATAIN
writedata[3] => internal_oci_ienable1[3].DATAIN
writedata[4] => internal_oci_ienable1[4].DATAIN
writedata[5] => internal_oci_ienable1[5].DATAIN
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break
clk => trigger_state.CLK
clk => break_readreg[0]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => internal_xbrk1[0].CLK
clk => internal_xbrk1[1].CLK
clk => internal_xbrk1[2].CLK
clk => internal_xbrk1[3].CLK
clk => internal_xbrk1[4].CLK
clk => internal_xbrk1[5].CLK
clk => internal_xbrk1[6].CLK
clk => internal_xbrk1[7].CLK
clk => internal_xbrk1[8].CLK
clk => internal_xbrk1[9].CLK
clk => internal_xbrk1[10].CLK
clk => internal_xbrk1[11].CLK
clk => internal_xbrk1[12].CLK
clk => internal_xbrk1[13].CLK
clk => internal_xbrk1[14].CLK
clk => internal_xbrk1[15].CLK
clk => internal_xbrk1[16].CLK
clk => internal_xbrk1[17].CLK
clk => internal_xbrk1[18].CLK
clk => internal_xbrk1[19].CLK
clk => internal_xbrk1[20].CLK
clk => internal_xbrk1[21].CLK
clk => internal_xbrk1[22].CLK
clk => internal_xbrk1[23].CLK
clk => internal_xbrk1[24].CLK
clk => internal_xbrk1[25].CLK
clk => internal_xbrk1[26].CLK
clk => internal_xbrk0[0].CLK
clk => internal_xbrk0[1].CLK
clk => internal_xbrk0[2].CLK
clk => internal_xbrk0[3].CLK
clk => internal_xbrk0[4].CLK
clk => internal_xbrk0[5].CLK
clk => internal_xbrk0[6].CLK
clk => internal_xbrk0[7].CLK
clk => internal_xbrk0[8].CLK
clk => internal_xbrk0[9].CLK
clk => internal_xbrk0[10].CLK
clk => internal_xbrk0[11].CLK
clk => internal_xbrk0[12].CLK
clk => internal_xbrk0[13].CLK
clk => internal_xbrk0[14].CLK
clk => internal_xbrk0[15].CLK
clk => internal_xbrk0[16].CLK
clk => internal_xbrk0[17].CLK
clk => internal_xbrk0[18].CLK
clk => internal_xbrk0[19].CLK
clk => internal_xbrk0[20].CLK
clk => internal_xbrk0[21].CLK
clk => internal_xbrk0[22].CLK
clk => internal_xbrk0[23].CLK
clk => internal_xbrk0[24].CLK
clk => internal_xbrk0[25].CLK
clk => internal_xbrk0[26].CLK
clk => internal_dbrk1[0].CLK
clk => internal_dbrk1[1].CLK
clk => internal_dbrk1[2].CLK
clk => internal_dbrk1[3].CLK
clk => internal_dbrk1[4].CLK
clk => internal_dbrk1[5].CLK
clk => internal_dbrk1[6].CLK
clk => internal_dbrk1[7].CLK
clk => internal_dbrk1[8].CLK
clk => internal_dbrk1[9].CLK
clk => internal_dbrk1[10].CLK
clk => internal_dbrk1[11].CLK
clk => internal_dbrk1[12].CLK
clk => internal_dbrk1[13].CLK
clk => internal_dbrk1[14].CLK
clk => internal_dbrk1[15].CLK
clk => internal_dbrk1[16].CLK
clk => internal_dbrk1[17].CLK
clk => internal_dbrk1[18].CLK
clk => internal_dbrk1[19].CLK
clk => internal_dbrk1[20].CLK
clk => internal_dbrk1[21].CLK
clk => internal_dbrk1[22].CLK
clk => internal_dbrk1[23].CLK
clk => internal_dbrk1[24].CLK
clk => internal_dbrk1[25].CLK
clk => internal_dbrk1[26].CLK
clk => internal_dbrk1[32].CLK
clk => internal_dbrk1[33].CLK
clk => internal_dbrk1[34].CLK
clk => internal_dbrk1[35].CLK
clk => internal_dbrk1[36].CLK
clk => internal_dbrk1[37].CLK
clk => internal_dbrk1[38].CLK
clk => internal_dbrk1[39].CLK
clk => internal_dbrk1[40].CLK
clk => internal_dbrk1[41].CLK
clk => internal_dbrk1[42].CLK
clk => internal_dbrk1[43].CLK
clk => internal_dbrk1[44].CLK
clk => internal_dbrk1[45].CLK
clk => internal_dbrk1[46].CLK
clk => internal_dbrk1[47].CLK
clk => internal_dbrk1[48].CLK
clk => internal_dbrk1[49].CLK
clk => internal_dbrk1[50].CLK
clk => internal_dbrk1[51].CLK
clk => internal_dbrk1[52].CLK
clk => internal_dbrk1[53].CLK
clk => internal_dbrk1[54].CLK
clk => internal_dbrk1[55].CLK
clk => internal_dbrk1[56].CLK
clk => internal_dbrk1[57].CLK
clk => internal_dbrk1[58].CLK
clk => internal_dbrk1[59].CLK
clk => internal_dbrk1[60].CLK
clk => internal_dbrk1[61].CLK
clk => internal_dbrk1[62].CLK
clk => internal_dbrk1[63].CLK
clk => internal_dbrk1[64].CLK
clk => internal_dbrk1[65].CLK
clk => internal_dbrk1[66].CLK
clk => internal_dbrk1[67].CLK
clk => internal_dbrk1[68].CLK
clk => internal_dbrk1[69].CLK
clk => internal_dbrk1[70].CLK
clk => internal_dbrk1[71].CLK
clk => internal_dbrk1[72].CLK
clk => internal_dbrk1[73].CLK
clk => internal_dbrk1[74].CLK
clk => internal_dbrk1[75].CLK
clk => internal_dbrk1[76].CLK
clk => internal_dbrk1[77].CLK
clk => dbrk_hit1_latch~reg0.CLK
clk => internal_dbrk0[0].CLK
clk => internal_dbrk0[1].CLK
clk => internal_dbrk0[2].CLK
clk => internal_dbrk0[3].CLK
clk => internal_dbrk0[4].CLK
clk => internal_dbrk0[5].CLK
clk => internal_dbrk0[6].CLK
clk => internal_dbrk0[7].CLK
clk => internal_dbrk0[8].CLK
clk => internal_dbrk0[9].CLK
clk => internal_dbrk0[10].CLK
clk => internal_dbrk0[11].CLK
clk => internal_dbrk0[12].CLK
clk => internal_dbrk0[13].CLK
clk => internal_dbrk0[14].CLK
clk => internal_dbrk0[15].CLK
clk => internal_dbrk0[16].CLK
clk => internal_dbrk0[17].CLK
clk => internal_dbrk0[18].CLK
clk => internal_dbrk0[19].CLK
clk => internal_dbrk0[20].CLK
clk => internal_dbrk0[21].CLK
clk => internal_dbrk0[22].CLK
clk => internal_dbrk0[23].CLK
clk => internal_dbrk0[24].CLK
clk => internal_dbrk0[25].CLK
clk => internal_dbrk0[26].CLK
clk => internal_dbrk0[32].CLK
clk => internal_dbrk0[33].CLK
clk => internal_dbrk0[34].CLK
clk => internal_dbrk0[35].CLK
clk => internal_dbrk0[36].CLK
clk => internal_dbrk0[37].CLK
clk => internal_dbrk0[38].CLK
clk => internal_dbrk0[39].CLK
clk => internal_dbrk0[40].CLK
clk => internal_dbrk0[41].CLK
clk => internal_dbrk0[42].CLK
clk => internal_dbrk0[43].CLK
clk => internal_dbrk0[44].CLK
clk => internal_dbrk0[45].CLK
clk => internal_dbrk0[46].CLK
clk => internal_dbrk0[47].CLK
clk => internal_dbrk0[48].CLK
clk => internal_dbrk0[49].CLK
clk => internal_dbrk0[50].CLK
clk => internal_dbrk0[51].CLK
clk => internal_dbrk0[52].CLK
clk => internal_dbrk0[53].CLK
clk => internal_dbrk0[54].CLK
clk => internal_dbrk0[55].CLK
clk => internal_dbrk0[56].CLK
clk => internal_dbrk0[57].CLK
clk => internal_dbrk0[58].CLK
clk => internal_dbrk0[59].CLK
clk => internal_dbrk0[60].CLK
clk => internal_dbrk0[61].CLK
clk => internal_dbrk0[62].CLK
clk => internal_dbrk0[63].CLK
clk => internal_dbrk0[64].CLK
clk => internal_dbrk0[65].CLK
clk => internal_dbrk0[66].CLK
clk => internal_dbrk0[67].CLK
clk => internal_dbrk0[68].CLK
clk => internal_dbrk0[69].CLK
clk => internal_dbrk0[70].CLK
clk => internal_dbrk0[71].CLK
clk => internal_dbrk0[72].CLK
clk => internal_dbrk0[73].CLK
clk => internal_dbrk0[74].CLK
clk => internal_dbrk0[75].CLK
clk => internal_dbrk0[76].CLK
clk => internal_dbrk0[77].CLK
clk => dbrk_hit0_latch~reg0.CLK
clk => trigbrktype~reg0.CLK
clk => xbrk_ctrl1[0]~reg0.CLK
clk => xbrk_ctrl1[1]~reg0.CLK
clk => xbrk_ctrl1[2]~reg0.CLK
clk => xbrk_ctrl1[3]~reg0.CLK
clk => xbrk_ctrl1[4]~reg0.CLK
clk => xbrk_ctrl1[5]~reg0.CLK
clk => xbrk_ctrl1[6]~reg0.CLK
clk => xbrk_ctrl1[7]~reg0.CLK
clk => xbrk_ctrl0[0]~reg0.CLK
clk => xbrk_ctrl0[1]~reg0.CLK
clk => xbrk_ctrl0[2]~reg0.CLK
clk => xbrk_ctrl0[3]~reg0.CLK
clk => xbrk_ctrl0[4]~reg0.CLK
clk => xbrk_ctrl0[5]~reg0.CLK
clk => xbrk_ctrl0[6]~reg0.CLK
clk => xbrk_ctrl0[7]~reg0.CLK
dbrk_break => trigbrktype.OUTPUTSELECT
dbrk_goto0 => process_8.IN0
dbrk_goto1 => process_8.IN0
dbrk_hit0 => process_1.IN1
dbrk_hit1 => process_3.IN1
jdo[0] => internal_dbrk0.DATAB
jdo[0] => internal_dbrk0.DATAB
jdo[0] => internal_dbrk1.DATAB
jdo[0] => internal_dbrk1.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => internal_xbrk0[0].DATAIN
jdo[0] => internal_xbrk1[0].DATAIN
jdo[1] => internal_dbrk0.DATAB
jdo[1] => internal_dbrk0.DATAB
jdo[1] => internal_dbrk1.DATAB
jdo[1] => internal_dbrk1.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => internal_xbrk0[1].DATAIN
jdo[1] => internal_xbrk1[1].DATAIN
jdo[2] => internal_dbrk0.DATAB
jdo[2] => internal_dbrk0.DATAB
jdo[2] => internal_dbrk1.DATAB
jdo[2] => internal_dbrk1.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => internal_xbrk0[2].DATAIN
jdo[2] => internal_xbrk1[2].DATAIN
jdo[3] => internal_dbrk0.DATAB
jdo[3] => internal_dbrk0.DATAB
jdo[3] => internal_dbrk1.DATAB
jdo[3] => internal_dbrk1.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => internal_xbrk0[3].DATAIN
jdo[3] => internal_xbrk1[3].DATAIN
jdo[4] => internal_dbrk0.DATAB
jdo[4] => internal_dbrk0.DATAB
jdo[4] => internal_dbrk1.DATAB
jdo[4] => internal_dbrk1.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => internal_xbrk0[4].DATAIN
jdo[4] => internal_xbrk1[4].DATAIN
jdo[5] => internal_dbrk0.DATAB
jdo[5] => internal_dbrk0.DATAB
jdo[5] => internal_dbrk1.DATAB
jdo[5] => internal_dbrk1.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => internal_xbrk0[5].DATAIN
jdo[5] => internal_xbrk1[5].DATAIN
jdo[6] => internal_dbrk0.DATAB
jdo[6] => internal_dbrk0.DATAB
jdo[6] => internal_dbrk1.DATAB
jdo[6] => internal_dbrk1.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => internal_xbrk0[6].DATAIN
jdo[6] => internal_xbrk1[6].DATAIN
jdo[7] => internal_dbrk0.DATAB
jdo[7] => internal_dbrk0.DATAB
jdo[7] => internal_dbrk1.DATAB
jdo[7] => internal_dbrk1.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => internal_xbrk0[7].DATAIN
jdo[7] => internal_xbrk1[7].DATAIN
jdo[8] => internal_dbrk0.DATAB
jdo[8] => internal_dbrk0.DATAB
jdo[8] => internal_dbrk1.DATAB
jdo[8] => internal_dbrk1.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => internal_xbrk0[8].DATAIN
jdo[8] => internal_xbrk1[8].DATAIN
jdo[9] => internal_dbrk0.DATAB
jdo[9] => internal_dbrk0.DATAB
jdo[9] => internal_dbrk1.DATAB
jdo[9] => internal_dbrk1.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => internal_xbrk0[9].DATAIN
jdo[9] => internal_xbrk1[9].DATAIN
jdo[10] => internal_dbrk0.DATAB
jdo[10] => internal_dbrk0.DATAB
jdo[10] => internal_dbrk1.DATAB
jdo[10] => internal_dbrk1.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => internal_xbrk0[10].DATAIN
jdo[10] => internal_xbrk1[10].DATAIN
jdo[11] => internal_dbrk0.DATAB
jdo[11] => internal_dbrk0.DATAB
jdo[11] => internal_dbrk1.DATAB
jdo[11] => internal_dbrk1.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => internal_xbrk0[11].DATAIN
jdo[11] => internal_xbrk1[11].DATAIN
jdo[12] => internal_dbrk0.DATAB
jdo[12] => internal_dbrk0.DATAB
jdo[12] => internal_dbrk1.DATAB
jdo[12] => internal_dbrk1.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => internal_xbrk0[12].DATAIN
jdo[12] => internal_xbrk1[12].DATAIN
jdo[13] => internal_dbrk0.DATAB
jdo[13] => internal_dbrk0.DATAB
jdo[13] => internal_dbrk1.DATAB
jdo[13] => internal_dbrk1.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => internal_xbrk0[13].DATAIN
jdo[13] => internal_xbrk1[13].DATAIN
jdo[14] => internal_dbrk0.DATAB
jdo[14] => internal_dbrk0.DATAB
jdo[14] => internal_dbrk1.DATAB
jdo[14] => internal_dbrk1.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => internal_xbrk0[14].DATAIN
jdo[14] => internal_xbrk1[14].DATAIN
jdo[15] => internal_dbrk0.DATAB
jdo[15] => internal_dbrk0.DATAB
jdo[15] => internal_dbrk1.DATAB
jdo[15] => internal_dbrk1.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => internal_xbrk0[15].DATAIN
jdo[15] => internal_xbrk1[15].DATAIN
jdo[16] => internal_dbrk0.DATAB
jdo[16] => internal_dbrk0.DATAB
jdo[16] => internal_dbrk1.DATAB
jdo[16] => internal_dbrk1.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => internal_xbrk0[16].DATAIN
jdo[16] => internal_xbrk1[16].DATAIN
jdo[17] => internal_dbrk0.DATAB
jdo[17] => internal_dbrk0.DATAB
jdo[17] => internal_dbrk1.DATAB
jdo[17] => internal_dbrk1.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => internal_xbrk0[17].DATAIN
jdo[17] => internal_xbrk1[17].DATAIN
jdo[18] => xbrk_ctrl0.DATAB
jdo[18] => xbrk_ctrl1.DATAB
jdo[18] => internal_dbrk0.DATAB
jdo[18] => internal_dbrk0.DATAB
jdo[18] => internal_dbrk0.DATAB
jdo[18] => internal_dbrk1.DATAB
jdo[18] => internal_dbrk1.DATAB
jdo[18] => internal_dbrk1.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => internal_xbrk0[18].DATAIN
jdo[18] => internal_xbrk1[18].DATAIN
jdo[19] => xbrk_ctrl0.DATAB
jdo[19] => xbrk_ctrl1.DATAB
jdo[19] => internal_dbrk0.DATAB
jdo[19] => internal_dbrk0.DATAB
jdo[19] => internal_dbrk0.DATAB
jdo[19] => internal_dbrk1.DATAB
jdo[19] => internal_dbrk1.DATAB
jdo[19] => internal_dbrk1.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => internal_xbrk0[19].DATAIN
jdo[19] => internal_xbrk1[19].DATAIN
jdo[20] => xbrk_ctrl0.DATAB
jdo[20] => xbrk_ctrl1.DATAB
jdo[20] => internal_dbrk0.DATAB
jdo[20] => internal_dbrk0.DATAB
jdo[20] => internal_dbrk0.DATAB
jdo[20] => internal_dbrk1.DATAB
jdo[20] => internal_dbrk1.DATAB
jdo[20] => internal_dbrk1.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => internal_xbrk0[20].DATAIN
jdo[20] => internal_xbrk1[20].DATAIN
jdo[21] => xbrk_ctrl0.DATAB
jdo[21] => xbrk_ctrl1.DATAB
jdo[21] => internal_dbrk0.DATAB
jdo[21] => internal_dbrk0.DATAB
jdo[21] => internal_dbrk0.DATAB
jdo[21] => internal_dbrk1.DATAB
jdo[21] => internal_dbrk1.DATAB
jdo[21] => internal_dbrk1.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => internal_xbrk0[21].DATAIN
jdo[21] => internal_xbrk1[21].DATAIN
jdo[22] => internal_dbrk0.DATAB
jdo[22] => internal_dbrk0.DATAB
jdo[22] => internal_dbrk0.DATAB
jdo[22] => internal_dbrk1.DATAB
jdo[22] => internal_dbrk1.DATAB
jdo[22] => internal_dbrk1.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => internal_xbrk0[22].DATAIN
jdo[22] => internal_xbrk1[22].DATAIN
jdo[23] => internal_dbrk0.DATAB
jdo[23] => internal_dbrk0.DATAB
jdo[23] => internal_dbrk0.DATAB
jdo[23] => internal_dbrk1.DATAB
jdo[23] => internal_dbrk1.DATAB
jdo[23] => internal_dbrk1.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => internal_xbrk0[23].DATAIN
jdo[23] => internal_xbrk1[23].DATAIN
jdo[24] => internal_dbrk0.DATAB
jdo[24] => internal_dbrk0.DATAB
jdo[24] => internal_dbrk0.DATAB
jdo[24] => internal_dbrk1.DATAB
jdo[24] => internal_dbrk1.DATAB
jdo[24] => internal_dbrk1.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => internal_xbrk0[24].DATAIN
jdo[24] => internal_xbrk1[24].DATAIN
jdo[25] => internal_dbrk0.DATAB
jdo[25] => internal_dbrk0.DATAB
jdo[25] => internal_dbrk0.DATAB
jdo[25] => internal_dbrk1.DATAB
jdo[25] => internal_dbrk1.DATAB
jdo[25] => internal_dbrk1.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => internal_xbrk0[25].DATAIN
jdo[25] => internal_xbrk1[25].DATAIN
jdo[26] => internal_dbrk0.DATAB
jdo[26] => internal_dbrk0.DATAB
jdo[26] => internal_dbrk0.DATAB
jdo[26] => internal_dbrk1.DATAB
jdo[26] => internal_dbrk1.DATAB
jdo[26] => internal_dbrk1.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => internal_xbrk0[26].DATAIN
jdo[26] => internal_xbrk1[26].DATAIN
jdo[27] => xbrk_ctrl0.DATAB
jdo[27] => xbrk_ctrl1.DATAB
jdo[27] => internal_dbrk0.DATAB
jdo[27] => internal_dbrk0.DATAB
jdo[27] => internal_dbrk1.DATAB
jdo[27] => internal_dbrk1.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[28] => xbrk_ctrl0.DATAB
jdo[28] => xbrk_ctrl1.DATAB
jdo[28] => internal_dbrk0.DATAB
jdo[28] => internal_dbrk0.DATAB
jdo[28] => internal_dbrk1.DATAB
jdo[28] => internal_dbrk1.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[29] => xbrk_ctrl0.DATAB
jdo[29] => xbrk_ctrl1.DATAB
jdo[29] => internal_dbrk0.DATAB
jdo[29] => internal_dbrk0.DATAB
jdo[29] => internal_dbrk1.DATAB
jdo[29] => internal_dbrk1.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[30] => xbrk_ctrl0.DATAB
jdo[30] => xbrk_ctrl1.DATAB
jdo[30] => internal_dbrk0.DATAB
jdo[30] => internal_dbrk0.DATAB
jdo[30] => internal_dbrk1.DATAB
jdo[30] => internal_dbrk1.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[31] => internal_dbrk0.DATAB
jdo[31] => internal_dbrk0.DATAB
jdo[31] => internal_dbrk1.DATAB
jdo[31] => internal_dbrk1.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[32] => Mux0.IN3
jdo[32] => Mux1.IN3
jdo[32] => Mux2.IN3
jdo[32] => Mux3.IN3
jdo[32] => Mux4.IN3
jdo[32] => Mux5.IN3
jdo[32] => Mux6.IN3
jdo[32] => Mux7.IN3
jdo[32] => Mux8.IN3
jdo[32] => Mux9.IN3
jdo[32] => Mux10.IN3
jdo[32] => Mux11.IN3
jdo[32] => Mux12.IN3
jdo[32] => Mux13.IN3
jdo[32] => Mux14.IN3
jdo[32] => Mux15.IN3
jdo[32] => Mux16.IN3
jdo[32] => Mux17.IN3
jdo[32] => Mux18.IN3
jdo[32] => Mux19.IN3
jdo[32] => Mux20.IN3
jdo[32] => Mux21.IN3
jdo[32] => Mux22.IN3
jdo[32] => Mux23.IN3
jdo[32] => Mux24.IN3
jdo[32] => Mux25.IN3
jdo[32] => Mux26.IN3
jdo[32] => Mux27.IN3
jdo[32] => Mux28.IN3
jdo[32] => Equal0.IN3
jdo[32] => Equal1.IN3
jdo[33] => Mux0.IN2
jdo[33] => Mux1.IN2
jdo[33] => Mux2.IN2
jdo[33] => Mux3.IN2
jdo[33] => Mux4.IN2
jdo[33] => Mux5.IN2
jdo[33] => Mux6.IN2
jdo[33] => Mux7.IN2
jdo[33] => Mux8.IN2
jdo[33] => Mux9.IN2
jdo[33] => Mux10.IN2
jdo[33] => Mux11.IN2
jdo[33] => Mux12.IN2
jdo[33] => Mux13.IN2
jdo[33] => Mux14.IN2
jdo[33] => Mux15.IN2
jdo[33] => Mux16.IN2
jdo[33] => Mux17.IN2
jdo[33] => Mux18.IN2
jdo[33] => Mux19.IN2
jdo[33] => Mux20.IN2
jdo[33] => Mux21.IN2
jdo[33] => Mux22.IN2
jdo[33] => Mux23.IN2
jdo[33] => Mux24.IN2
jdo[33] => Mux25.IN2
jdo[33] => Mux26.IN2
jdo[33] => Mux27.IN2
jdo[33] => Mux28.IN2
jdo[33] => Equal0.IN2
jdo[33] => Equal1.IN2
jdo[34] => Equal2.IN63
jdo[34] => Equal3.IN63
jdo[34] => Equal4.IN63
jdo[34] => Mux29.IN5
jdo[34] => Mux30.IN5
jdo[34] => Mux31.IN5
jdo[34] => Mux32.IN5
jdo[34] => Mux33.IN5
jdo[34] => Mux34.IN5
jdo[34] => Mux35.IN5
jdo[34] => Mux36.IN5
jdo[34] => Mux37.IN5
jdo[34] => Mux38.IN5
jdo[34] => Mux39.IN5
jdo[34] => Mux40.IN5
jdo[34] => Mux41.IN5
jdo[34] => Mux42.IN5
jdo[34] => Mux43.IN5
jdo[34] => Mux44.IN5
jdo[34] => Mux45.IN5
jdo[34] => Mux46.IN5
jdo[34] => Mux47.IN5
jdo[34] => Mux48.IN5
jdo[34] => Mux49.IN5
jdo[34] => Mux50.IN5
jdo[34] => Mux51.IN5
jdo[34] => Mux52.IN5
jdo[34] => Mux53.IN5
jdo[34] => Mux54.IN5
jdo[34] => Mux55.IN5
jdo[35] => Equal2.IN62
jdo[35] => Equal3.IN62
jdo[35] => Equal4.IN62
jdo[35] => Mux29.IN4
jdo[35] => Mux30.IN4
jdo[35] => Mux31.IN4
jdo[35] => Mux32.IN4
jdo[35] => Mux33.IN4
jdo[35] => Mux34.IN4
jdo[35] => Mux35.IN4
jdo[35] => Mux36.IN4
jdo[35] => Mux37.IN4
jdo[35] => Mux38.IN4
jdo[35] => Mux39.IN4
jdo[35] => Mux40.IN4
jdo[35] => Mux41.IN4
jdo[35] => Mux42.IN4
jdo[35] => Mux43.IN4
jdo[35] => Mux44.IN4
jdo[35] => Mux45.IN4
jdo[35] => Mux46.IN4
jdo[35] => Mux47.IN4
jdo[35] => Mux48.IN4
jdo[35] => Mux49.IN4
jdo[35] => Mux50.IN4
jdo[35] => Mux51.IN4
jdo[35] => Mux52.IN4
jdo[35] => Mux53.IN4
jdo[35] => Mux54.IN4
jdo[35] => Mux55.IN4
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => internal_dbrk0[0].ACLR
jrst_n => internal_dbrk0[1].ACLR
jrst_n => internal_dbrk0[2].ACLR
jrst_n => internal_dbrk0[3].ACLR
jrst_n => internal_dbrk0[4].ACLR
jrst_n => internal_dbrk0[5].ACLR
jrst_n => internal_dbrk0[6].ACLR
jrst_n => internal_dbrk0[7].ACLR
jrst_n => internal_dbrk0[8].ACLR
jrst_n => internal_dbrk0[9].ACLR
jrst_n => internal_dbrk0[10].ACLR
jrst_n => internal_dbrk0[11].ACLR
jrst_n => internal_dbrk0[12].ACLR
jrst_n => internal_dbrk0[13].ACLR
jrst_n => internal_dbrk0[14].ACLR
jrst_n => internal_dbrk0[15].ACLR
jrst_n => internal_dbrk0[16].ACLR
jrst_n => internal_dbrk0[17].ACLR
jrst_n => internal_dbrk0[18].ACLR
jrst_n => internal_dbrk0[19].ACLR
jrst_n => internal_dbrk0[20].ACLR
jrst_n => internal_dbrk0[21].ACLR
jrst_n => internal_dbrk0[22].ACLR
jrst_n => internal_dbrk0[23].ACLR
jrst_n => internal_dbrk0[24].ACLR
jrst_n => internal_dbrk0[25].ACLR
jrst_n => internal_dbrk0[26].ACLR
jrst_n => internal_dbrk0[32].ACLR
jrst_n => internal_dbrk0[33].ACLR
jrst_n => internal_dbrk0[34].ACLR
jrst_n => internal_dbrk0[35].ACLR
jrst_n => internal_dbrk0[36].ACLR
jrst_n => internal_dbrk0[37].ACLR
jrst_n => internal_dbrk0[38].ACLR
jrst_n => internal_dbrk0[39].ACLR
jrst_n => internal_dbrk0[40].ACLR
jrst_n => internal_dbrk0[41].ACLR
jrst_n => internal_dbrk0[42].ACLR
jrst_n => internal_dbrk0[43].ACLR
jrst_n => internal_dbrk0[44].ACLR
jrst_n => internal_dbrk0[45].ACLR
jrst_n => internal_dbrk0[46].ACLR
jrst_n => internal_dbrk0[47].ACLR
jrst_n => internal_dbrk0[48].ACLR
jrst_n => internal_dbrk0[49].ACLR
jrst_n => internal_dbrk0[50].ACLR
jrst_n => internal_dbrk0[51].ACLR
jrst_n => internal_dbrk0[52].ACLR
jrst_n => internal_dbrk0[53].ACLR
jrst_n => internal_dbrk0[54].ACLR
jrst_n => internal_dbrk0[55].ACLR
jrst_n => internal_dbrk0[56].ACLR
jrst_n => internal_dbrk0[57].ACLR
jrst_n => internal_dbrk0[58].ACLR
jrst_n => internal_dbrk0[59].ACLR
jrst_n => internal_dbrk0[60].ACLR
jrst_n => internal_dbrk0[61].ACLR
jrst_n => internal_dbrk0[62].ACLR
jrst_n => internal_dbrk0[63].ACLR
jrst_n => internal_dbrk0[64].ACLR
jrst_n => internal_dbrk0[65].ACLR
jrst_n => internal_dbrk0[66].ACLR
jrst_n => internal_dbrk0[67].ACLR
jrst_n => internal_dbrk0[68].ACLR
jrst_n => internal_dbrk0[69].ACLR
jrst_n => internal_dbrk0[70].ACLR
jrst_n => internal_dbrk0[71].ACLR
jrst_n => internal_dbrk0[72].ACLR
jrst_n => internal_dbrk0[73].ACLR
jrst_n => internal_dbrk0[74].ACLR
jrst_n => internal_dbrk0[75].ACLR
jrst_n => internal_dbrk0[76].ACLR
jrst_n => internal_dbrk0[77].ACLR
jrst_n => break_readreg[0]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => trigbrktype~reg0.ACLR
jrst_n => xbrk_ctrl1[0]~reg0.ACLR
jrst_n => xbrk_ctrl1[1]~reg0.ACLR
jrst_n => xbrk_ctrl1[2]~reg0.ACLR
jrst_n => xbrk_ctrl1[3]~reg0.ACLR
jrst_n => xbrk_ctrl1[4]~reg0.ACLR
jrst_n => xbrk_ctrl1[5]~reg0.ACLR
jrst_n => xbrk_ctrl1[6]~reg0.ACLR
jrst_n => xbrk_ctrl1[7]~reg0.ACLR
jrst_n => xbrk_ctrl0[0]~reg0.ACLR
jrst_n => xbrk_ctrl0[1]~reg0.ACLR
jrst_n => xbrk_ctrl0[2]~reg0.ACLR
jrst_n => xbrk_ctrl0[3]~reg0.ACLR
jrst_n => xbrk_ctrl0[4]~reg0.ACLR
jrst_n => xbrk_ctrl0[5]~reg0.ACLR
jrst_n => xbrk_ctrl0[6]~reg0.ACLR
jrst_n => xbrk_ctrl0[7]~reg0.ACLR
jrst_n => internal_dbrk1[0].ACLR
jrst_n => internal_dbrk1[1].ACLR
jrst_n => internal_dbrk1[2].ACLR
jrst_n => internal_dbrk1[3].ACLR
jrst_n => internal_dbrk1[4].ACLR
jrst_n => internal_dbrk1[5].ACLR
jrst_n => internal_dbrk1[6].ACLR
jrst_n => internal_dbrk1[7].ACLR
jrst_n => internal_dbrk1[8].ACLR
jrst_n => internal_dbrk1[9].ACLR
jrst_n => internal_dbrk1[10].ACLR
jrst_n => internal_dbrk1[11].ACLR
jrst_n => internal_dbrk1[12].ACLR
jrst_n => internal_dbrk1[13].ACLR
jrst_n => internal_dbrk1[14].ACLR
jrst_n => internal_dbrk1[15].ACLR
jrst_n => internal_dbrk1[16].ACLR
jrst_n => internal_dbrk1[17].ACLR
jrst_n => internal_dbrk1[18].ACLR
jrst_n => internal_dbrk1[19].ACLR
jrst_n => internal_dbrk1[20].ACLR
jrst_n => internal_dbrk1[21].ACLR
jrst_n => internal_dbrk1[22].ACLR
jrst_n => internal_dbrk1[23].ACLR
jrst_n => internal_dbrk1[24].ACLR
jrst_n => internal_dbrk1[25].ACLR
jrst_n => internal_dbrk1[26].ACLR
jrst_n => internal_dbrk1[32].ACLR
jrst_n => internal_dbrk1[33].ACLR
jrst_n => internal_dbrk1[34].ACLR
jrst_n => internal_dbrk1[35].ACLR
jrst_n => internal_dbrk1[36].ACLR
jrst_n => internal_dbrk1[37].ACLR
jrst_n => internal_dbrk1[38].ACLR
jrst_n => internal_dbrk1[39].ACLR
jrst_n => internal_dbrk1[40].ACLR
jrst_n => internal_dbrk1[41].ACLR
jrst_n => internal_dbrk1[42].ACLR
jrst_n => internal_dbrk1[43].ACLR
jrst_n => internal_dbrk1[44].ACLR
jrst_n => internal_dbrk1[45].ACLR
jrst_n => internal_dbrk1[46].ACLR
jrst_n => internal_dbrk1[47].ACLR
jrst_n => internal_dbrk1[48].ACLR
jrst_n => internal_dbrk1[49].ACLR
jrst_n => internal_dbrk1[50].ACLR
jrst_n => internal_dbrk1[51].ACLR
jrst_n => internal_dbrk1[52].ACLR
jrst_n => internal_dbrk1[53].ACLR
jrst_n => internal_dbrk1[54].ACLR
jrst_n => internal_dbrk1[55].ACLR
jrst_n => internal_dbrk1[56].ACLR
jrst_n => internal_dbrk1[57].ACLR
jrst_n => internal_dbrk1[58].ACLR
jrst_n => internal_dbrk1[59].ACLR
jrst_n => internal_dbrk1[60].ACLR
jrst_n => internal_dbrk1[61].ACLR
jrst_n => internal_dbrk1[62].ACLR
jrst_n => internal_dbrk1[63].ACLR
jrst_n => internal_dbrk1[64].ACLR
jrst_n => internal_dbrk1[65].ACLR
jrst_n => internal_dbrk1[66].ACLR
jrst_n => internal_dbrk1[67].ACLR
jrst_n => internal_dbrk1[68].ACLR
jrst_n => internal_dbrk1[69].ACLR
jrst_n => internal_dbrk1[70].ACLR
jrst_n => internal_dbrk1[71].ACLR
jrst_n => internal_dbrk1[72].ACLR
jrst_n => internal_dbrk1[73].ACLR
jrst_n => internal_dbrk1[74].ACLR
jrst_n => internal_dbrk1[75].ACLR
jrst_n => internal_dbrk1[76].ACLR
jrst_n => internal_dbrk1[77].ACLR
jrst_n => internal_xbrk0[0].ACLR
jrst_n => internal_xbrk0[1].ACLR
jrst_n => internal_xbrk0[2].ACLR
jrst_n => internal_xbrk0[3].ACLR
jrst_n => internal_xbrk0[4].ACLR
jrst_n => internal_xbrk0[5].ACLR
jrst_n => internal_xbrk0[6].ACLR
jrst_n => internal_xbrk0[7].ACLR
jrst_n => internal_xbrk0[8].ACLR
jrst_n => internal_xbrk0[9].ACLR
jrst_n => internal_xbrk0[10].ACLR
jrst_n => internal_xbrk0[11].ACLR
jrst_n => internal_xbrk0[12].ACLR
jrst_n => internal_xbrk0[13].ACLR
jrst_n => internal_xbrk0[14].ACLR
jrst_n => internal_xbrk0[15].ACLR
jrst_n => internal_xbrk0[16].ACLR
jrst_n => internal_xbrk0[17].ACLR
jrst_n => internal_xbrk0[18].ACLR
jrst_n => internal_xbrk0[19].ACLR
jrst_n => internal_xbrk0[20].ACLR
jrst_n => internal_xbrk0[21].ACLR
jrst_n => internal_xbrk0[22].ACLR
jrst_n => internal_xbrk0[23].ACLR
jrst_n => internal_xbrk0[24].ACLR
jrst_n => internal_xbrk0[25].ACLR
jrst_n => internal_xbrk0[26].ACLR
jrst_n => internal_xbrk1[0].ACLR
jrst_n => internal_xbrk1[1].ACLR
jrst_n => internal_xbrk1[2].ACLR
jrst_n => internal_xbrk1[3].ACLR
jrst_n => internal_xbrk1[4].ACLR
jrst_n => internal_xbrk1[5].ACLR
jrst_n => internal_xbrk1[6].ACLR
jrst_n => internal_xbrk1[7].ACLR
jrst_n => internal_xbrk1[8].ACLR
jrst_n => internal_xbrk1[9].ACLR
jrst_n => internal_xbrk1[10].ACLR
jrst_n => internal_xbrk1[11].ACLR
jrst_n => internal_xbrk1[12].ACLR
jrst_n => internal_xbrk1[13].ACLR
jrst_n => internal_xbrk1[14].ACLR
jrst_n => internal_xbrk1[15].ACLR
jrst_n => internal_xbrk1[16].ACLR
jrst_n => internal_xbrk1[17].ACLR
jrst_n => internal_xbrk1[18].ACLR
jrst_n => internal_xbrk1[19].ACLR
jrst_n => internal_xbrk1[20].ACLR
jrst_n => internal_xbrk1[21].ACLR
jrst_n => internal_xbrk1[22].ACLR
jrst_n => internal_xbrk1[23].ACLR
jrst_n => internal_xbrk1[24].ACLR
jrst_n => internal_xbrk1[25].ACLR
jrst_n => internal_xbrk1[26].ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break.IN0
take_action_break_a => process_2.IN1
take_action_break_a => process_4.IN1
take_action_break_a => process_5.IN1
take_action_break_b => take_action_any_break.IN1
take_action_break_b => xbrk_ctrl0[7]~reg0.ENA
take_action_break_b => xbrk_ctrl0[6]~reg0.ENA
take_action_break_b => xbrk_ctrl0[5]~reg0.ENA
take_action_break_b => xbrk_ctrl0[4]~reg0.ENA
take_action_break_b => xbrk_ctrl0[3]~reg0.ENA
take_action_break_b => xbrk_ctrl0[2]~reg0.ENA
take_action_break_b => xbrk_ctrl0[1]~reg0.ENA
take_action_break_b => xbrk_ctrl0[0]~reg0.ENA
take_action_break_b => xbrk_ctrl1[7]~reg0.ENA
take_action_break_b => xbrk_ctrl1[6]~reg0.ENA
take_action_break_b => xbrk_ctrl1[5]~reg0.ENA
take_action_break_b => xbrk_ctrl1[4]~reg0.ENA
take_action_break_b => xbrk_ctrl1[3]~reg0.ENA
take_action_break_b => xbrk_ctrl1[2]~reg0.ENA
take_action_break_b => xbrk_ctrl1[1]~reg0.ENA
take_action_break_b => xbrk_ctrl1[0]~reg0.ENA
take_action_break_c => take_action_any_break.IN1
take_action_break_c => process_2.IN1
take_action_break_c => process_4.IN1
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
xbrk_goto0 => process_8.IN1
xbrk_goto1 => process_8.IN1


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk
D_en => xbrk_hit0.ENA
D_en => xbrk_hit1.ENA
E_en => xbrk_break~reg0.ENA
E_en => E_xbrk_traceon.ENA
E_en => E_xbrk_traceoff.ENA
E_en => E_xbrk_trigout.ENA
E_en => E_xbrk_goto0.ENA
E_en => E_xbrk_goto1.ENA
E_valid => M_xbrk_traceon.IN1
E_valid => M_xbrk_traceoff.IN1
E_valid => M_xbrk_trigout.IN1
E_valid => M_xbrk_goto0.IN1
E_valid => M_xbrk_goto1.IN1
F_pc[0] => Equal0.IN53
F_pc[0] => Equal1.IN53
F_pc[1] => Equal0.IN52
F_pc[1] => Equal1.IN52
F_pc[2] => Equal0.IN51
F_pc[2] => Equal1.IN51
F_pc[3] => Equal0.IN50
F_pc[3] => Equal1.IN50
F_pc[4] => Equal0.IN49
F_pc[4] => Equal1.IN49
F_pc[5] => Equal0.IN48
F_pc[5] => Equal1.IN48
F_pc[6] => Equal0.IN47
F_pc[6] => Equal1.IN47
F_pc[7] => Equal0.IN46
F_pc[7] => Equal1.IN46
F_pc[8] => Equal0.IN45
F_pc[8] => Equal1.IN45
F_pc[9] => Equal0.IN44
F_pc[9] => Equal1.IN44
F_pc[10] => Equal0.IN43
F_pc[10] => Equal1.IN43
F_pc[11] => Equal0.IN42
F_pc[11] => Equal1.IN42
F_pc[12] => Equal0.IN41
F_pc[12] => Equal1.IN41
F_pc[13] => Equal0.IN40
F_pc[13] => Equal1.IN40
F_pc[14] => Equal0.IN39
F_pc[14] => Equal1.IN39
F_pc[15] => Equal0.IN38
F_pc[15] => Equal1.IN38
F_pc[16] => Equal0.IN37
F_pc[16] => Equal1.IN37
F_pc[17] => Equal0.IN36
F_pc[17] => Equal1.IN36
F_pc[18] => Equal0.IN35
F_pc[18] => Equal1.IN35
F_pc[19] => Equal0.IN34
F_pc[19] => Equal1.IN34
F_pc[20] => Equal0.IN33
F_pc[20] => Equal1.IN33
F_pc[21] => Equal0.IN32
F_pc[21] => Equal1.IN32
F_pc[22] => Equal0.IN31
F_pc[22] => Equal1.IN31
F_pc[23] => Equal0.IN30
F_pc[23] => Equal1.IN30
F_pc[24] => Equal0.IN29
F_pc[24] => Equal1.IN29
M_en => M_xbrk_traceon.ENA
M_en => M_xbrk_traceoff.ENA
M_en => M_xbrk_trigout.ENA
M_en => M_xbrk_goto0.ENA
M_en => M_xbrk_goto1.ENA
clk => M_xbrk_goto1.CLK
clk => M_xbrk_goto0.CLK
clk => M_xbrk_trigout.CLK
clk => M_xbrk_traceoff.CLK
clk => M_xbrk_traceon.CLK
clk => E_xbrk_goto1.CLK
clk => E_xbrk_goto0.CLK
clk => E_xbrk_trigout.CLK
clk => E_xbrk_traceoff.CLK
clk => E_xbrk_traceon.CLK
clk => xbrk_break~reg0.CLK
clk => xbrk_hit1.CLK
clk => xbrk_hit0.CLK
reset_n => xbrk_break~reg0.ACLR
reset_n => M_xbrk_goto0.ACLR
reset_n => M_xbrk_goto1.ACLR
reset_n => M_xbrk_traceoff.ACLR
reset_n => M_xbrk_traceon.ACLR
reset_n => M_xbrk_trigout.ACLR
reset_n => xbrk_hit0.ACLR
reset_n => xbrk_hit1.ACLR
reset_n => E_xbrk_traceon.ACLR
reset_n => E_xbrk_traceoff.ACLR
reset_n => E_xbrk_trigout.ACLR
reset_n => E_xbrk_goto0.ACLR
reset_n => E_xbrk_goto1.ACLR
trigger_state_0 => xbrk0_armed.IN0
trigger_state_0 => xbrk1_armed.IN0
trigger_state_1 => xbrk0_armed.IN0
trigger_state_1 => xbrk1_armed.IN0
xbrk0[0] => Equal0.IN1
xbrk0[1] => Equal0.IN0
xbrk0[2] => Equal0.IN26
xbrk0[3] => Equal0.IN25
xbrk0[4] => Equal0.IN24
xbrk0[5] => Equal0.IN23
xbrk0[6] => Equal0.IN22
xbrk0[7] => Equal0.IN21
xbrk0[8] => Equal0.IN20
xbrk0[9] => Equal0.IN19
xbrk0[10] => Equal0.IN18
xbrk0[11] => Equal0.IN17
xbrk0[12] => Equal0.IN16
xbrk0[13] => Equal0.IN15
xbrk0[14] => Equal0.IN14
xbrk0[15] => Equal0.IN13
xbrk0[16] => Equal0.IN12
xbrk0[17] => Equal0.IN11
xbrk0[18] => Equal0.IN10
xbrk0[19] => Equal0.IN9
xbrk0[20] => Equal0.IN8
xbrk0[21] => Equal0.IN7
xbrk0[22] => Equal0.IN6
xbrk0[23] => Equal0.IN5
xbrk0[24] => Equal0.IN4
xbrk0[25] => Equal0.IN3
xbrk0[26] => Equal0.IN2
xbrk1[0] => Equal1.IN1
xbrk1[1] => Equal1.IN0
xbrk1[2] => Equal1.IN26
xbrk1[3] => Equal1.IN25
xbrk1[4] => Equal1.IN24
xbrk1[5] => Equal1.IN23
xbrk1[6] => Equal1.IN22
xbrk1[7] => Equal1.IN21
xbrk1[8] => Equal1.IN20
xbrk1[9] => Equal1.IN19
xbrk1[10] => Equal1.IN18
xbrk1[11] => Equal1.IN17
xbrk1[12] => Equal1.IN16
xbrk1[13] => Equal1.IN15
xbrk1[14] => Equal1.IN14
xbrk1[15] => Equal1.IN13
xbrk1[16] => Equal1.IN12
xbrk1[17] => Equal1.IN11
xbrk1[18] => Equal1.IN10
xbrk1[19] => Equal1.IN9
xbrk1[20] => Equal1.IN8
xbrk1[21] => Equal1.IN7
xbrk1[22] => Equal1.IN6
xbrk1[23] => Equal1.IN5
xbrk1[24] => Equal1.IN4
xbrk1[25] => Equal1.IN3
xbrk1[26] => Equal1.IN2
xbrk_ctrl0[0] => xbrk0_break_hit.IN1
xbrk_ctrl0[1] => xbrk0_tout_hit.IN1
xbrk_ctrl0[2] => xbrk0_toff_hit.IN1
xbrk_ctrl0[3] => xbrk0_ton_hit.IN1
xbrk_ctrl0[4] => xbrk0_armed.IN1
xbrk_ctrl0[5] => xbrk0_armed.IN1
xbrk_ctrl0[6] => xbrk0_goto0_hit.IN1
xbrk_ctrl0[7] => xbrk0_goto1_hit.IN1
xbrk_ctrl1[0] => xbrk1_break_hit.IN1
xbrk_ctrl1[1] => xbrk1_tout_hit.IN1
xbrk_ctrl1[2] => xbrk1_toff_hit.IN1
xbrk_ctrl1[3] => xbrk1_ton_hit.IN1
xbrk_ctrl1[4] => xbrk1_armed.IN1
xbrk_ctrl1[5] => xbrk1_armed.IN1
xbrk_ctrl1[6] => xbrk1_goto0_hit.IN1
xbrk_ctrl1[7] => xbrk1_goto1_hit.IN1
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk
A_ctrl_ld => internal_cpu_d_read.IN0
A_ctrl_st => internal_cpu_d_write.IN0
A_en => cpu_d_read_valid.IN1
A_en => cpu_d_wait.DATAIN
A_mem_baddr[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[0]
A_mem_baddr[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[0]
A_mem_baddr[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[0]
A_mem_baddr[0] => cpu_d_address[0].DATAIN
A_mem_baddr[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[1]
A_mem_baddr[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[1]
A_mem_baddr[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[1]
A_mem_baddr[1] => cpu_d_address[1].DATAIN
A_mem_baddr[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[2]
A_mem_baddr[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[2]
A_mem_baddr[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[2]
A_mem_baddr[2] => cpu_d_address[2].DATAIN
A_mem_baddr[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[3]
A_mem_baddr[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[3]
A_mem_baddr[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[3]
A_mem_baddr[3] => cpu_d_address[3].DATAIN
A_mem_baddr[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[4]
A_mem_baddr[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[4]
A_mem_baddr[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[4]
A_mem_baddr[4] => cpu_d_address[4].DATAIN
A_mem_baddr[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[5]
A_mem_baddr[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[5]
A_mem_baddr[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[5]
A_mem_baddr[5] => cpu_d_address[5].DATAIN
A_mem_baddr[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[6]
A_mem_baddr[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[6]
A_mem_baddr[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[6]
A_mem_baddr[6] => cpu_d_address[6].DATAIN
A_mem_baddr[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[7]
A_mem_baddr[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[7]
A_mem_baddr[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[7]
A_mem_baddr[7] => cpu_d_address[7].DATAIN
A_mem_baddr[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[8]
A_mem_baddr[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[8]
A_mem_baddr[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[8]
A_mem_baddr[8] => cpu_d_address[8].DATAIN
A_mem_baddr[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[9]
A_mem_baddr[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[9]
A_mem_baddr[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[9]
A_mem_baddr[9] => cpu_d_address[9].DATAIN
A_mem_baddr[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[10]
A_mem_baddr[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[10]
A_mem_baddr[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[10]
A_mem_baddr[10] => cpu_d_address[10].DATAIN
A_mem_baddr[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[11]
A_mem_baddr[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[11]
A_mem_baddr[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[11]
A_mem_baddr[11] => cpu_d_address[11].DATAIN
A_mem_baddr[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[12]
A_mem_baddr[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[12]
A_mem_baddr[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[12]
A_mem_baddr[12] => cpu_d_address[12].DATAIN
A_mem_baddr[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[13]
A_mem_baddr[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[13]
A_mem_baddr[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[13]
A_mem_baddr[13] => cpu_d_address[13].DATAIN
A_mem_baddr[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[14]
A_mem_baddr[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[14]
A_mem_baddr[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[14]
A_mem_baddr[14] => cpu_d_address[14].DATAIN
A_mem_baddr[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[15]
A_mem_baddr[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[15]
A_mem_baddr[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[15]
A_mem_baddr[15] => cpu_d_address[15].DATAIN
A_mem_baddr[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[16]
A_mem_baddr[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[16]
A_mem_baddr[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[16]
A_mem_baddr[16] => cpu_d_address[16].DATAIN
A_mem_baddr[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[17]
A_mem_baddr[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[17]
A_mem_baddr[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[17]
A_mem_baddr[17] => cpu_d_address[17].DATAIN
A_mem_baddr[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[18]
A_mem_baddr[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[18]
A_mem_baddr[18] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[18]
A_mem_baddr[18] => cpu_d_address[18].DATAIN
A_mem_baddr[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[19]
A_mem_baddr[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[19]
A_mem_baddr[19] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[19]
A_mem_baddr[19] => cpu_d_address[19].DATAIN
A_mem_baddr[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[20]
A_mem_baddr[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[20]
A_mem_baddr[20] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[20]
A_mem_baddr[20] => cpu_d_address[20].DATAIN
A_mem_baddr[21] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[21]
A_mem_baddr[21] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[21]
A_mem_baddr[21] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[21]
A_mem_baddr[21] => cpu_d_address[21].DATAIN
A_mem_baddr[22] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[22]
A_mem_baddr[22] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[22]
A_mem_baddr[22] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[22]
A_mem_baddr[22] => cpu_d_address[22].DATAIN
A_mem_baddr[23] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[23]
A_mem_baddr[23] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[23]
A_mem_baddr[23] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[23]
A_mem_baddr[23] => cpu_d_address[23].DATAIN
A_mem_baddr[24] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[24]
A_mem_baddr[24] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[24]
A_mem_baddr[24] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[24]
A_mem_baddr[24] => cpu_d_address[24].DATAIN
A_mem_baddr[25] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[25]
A_mem_baddr[25] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[25]
A_mem_baddr[25] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[25]
A_mem_baddr[25] => cpu_d_address[25].DATAIN
A_mem_baddr[26] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.addr[26]
A_mem_baddr[26] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.addr[26]
A_mem_baddr[26] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.addr[26]
A_mem_baddr[26] => cpu_d_address[26].DATAIN
A_st_data[0] => dbrk_data[0].DATAB
A_st_data[0] => cpu_d_writedata[0].DATAIN
A_st_data[1] => dbrk_data[1].DATAB
A_st_data[1] => cpu_d_writedata[1].DATAIN
A_st_data[2] => dbrk_data[2].DATAB
A_st_data[2] => cpu_d_writedata[2].DATAIN
A_st_data[3] => dbrk_data[3].DATAB
A_st_data[3] => cpu_d_writedata[3].DATAIN
A_st_data[4] => dbrk_data[4].DATAB
A_st_data[4] => cpu_d_writedata[4].DATAIN
A_st_data[5] => dbrk_data[5].DATAB
A_st_data[5] => cpu_d_writedata[5].DATAIN
A_st_data[6] => dbrk_data[6].DATAB
A_st_data[6] => cpu_d_writedata[6].DATAIN
A_st_data[7] => dbrk_data[7].DATAB
A_st_data[7] => cpu_d_writedata[7].DATAIN
A_st_data[8] => dbrk_data[8].DATAB
A_st_data[8] => cpu_d_writedata[8].DATAIN
A_st_data[9] => dbrk_data[9].DATAB
A_st_data[9] => cpu_d_writedata[9].DATAIN
A_st_data[10] => dbrk_data[10].DATAB
A_st_data[10] => cpu_d_writedata[10].DATAIN
A_st_data[11] => dbrk_data[11].DATAB
A_st_data[11] => cpu_d_writedata[11].DATAIN
A_st_data[12] => dbrk_data[12].DATAB
A_st_data[12] => cpu_d_writedata[12].DATAIN
A_st_data[13] => dbrk_data[13].DATAB
A_st_data[13] => cpu_d_writedata[13].DATAIN
A_st_data[14] => dbrk_data[14].DATAB
A_st_data[14] => cpu_d_writedata[14].DATAIN
A_st_data[15] => dbrk_data[15].DATAB
A_st_data[15] => cpu_d_writedata[15].DATAIN
A_st_data[16] => dbrk_data[16].DATAB
A_st_data[16] => cpu_d_writedata[16].DATAIN
A_st_data[17] => dbrk_data[17].DATAB
A_st_data[17] => cpu_d_writedata[17].DATAIN
A_st_data[18] => dbrk_data[18].DATAB
A_st_data[18] => cpu_d_writedata[18].DATAIN
A_st_data[19] => dbrk_data[19].DATAB
A_st_data[19] => cpu_d_writedata[19].DATAIN
A_st_data[20] => dbrk_data[20].DATAB
A_st_data[20] => cpu_d_writedata[20].DATAIN
A_st_data[21] => dbrk_data[21].DATAB
A_st_data[21] => cpu_d_writedata[21].DATAIN
A_st_data[22] => dbrk_data[22].DATAB
A_st_data[22] => cpu_d_writedata[22].DATAIN
A_st_data[23] => dbrk_data[23].DATAB
A_st_data[23] => cpu_d_writedata[23].DATAIN
A_st_data[24] => dbrk_data[24].DATAB
A_st_data[24] => cpu_d_writedata[24].DATAIN
A_st_data[25] => dbrk_data[25].DATAB
A_st_data[25] => cpu_d_writedata[25].DATAIN
A_st_data[26] => dbrk_data[26].DATAB
A_st_data[26] => cpu_d_writedata[26].DATAIN
A_st_data[27] => dbrk_data[27].DATAB
A_st_data[27] => cpu_d_writedata[27].DATAIN
A_st_data[28] => dbrk_data[28].DATAB
A_st_data[28] => cpu_d_writedata[28].DATAIN
A_st_data[29] => dbrk_data[29].DATAB
A_st_data[29] => cpu_d_writedata[29].DATAIN
A_st_data[30] => dbrk_data[30].DATAB
A_st_data[30] => cpu_d_writedata[30].DATAIN
A_st_data[31] => dbrk_data[31].DATAB
A_st_data[31] => cpu_d_writedata[31].DATAIN
A_valid => internal_cpu_d_read.IN1
A_valid => internal_cpu_d_write.IN1
A_wr_data_filtered[0] => dbrk_data[0].DATAA
A_wr_data_filtered[0] => cpu_d_readdata[0].DATAIN
A_wr_data_filtered[1] => dbrk_data[1].DATAA
A_wr_data_filtered[1] => cpu_d_readdata[1].DATAIN
A_wr_data_filtered[2] => dbrk_data[2].DATAA
A_wr_data_filtered[2] => cpu_d_readdata[2].DATAIN
A_wr_data_filtered[3] => dbrk_data[3].DATAA
A_wr_data_filtered[3] => cpu_d_readdata[3].DATAIN
A_wr_data_filtered[4] => dbrk_data[4].DATAA
A_wr_data_filtered[4] => cpu_d_readdata[4].DATAIN
A_wr_data_filtered[5] => dbrk_data[5].DATAA
A_wr_data_filtered[5] => cpu_d_readdata[5].DATAIN
A_wr_data_filtered[6] => dbrk_data[6].DATAA
A_wr_data_filtered[6] => cpu_d_readdata[6].DATAIN
A_wr_data_filtered[7] => dbrk_data[7].DATAA
A_wr_data_filtered[7] => cpu_d_readdata[7].DATAIN
A_wr_data_filtered[8] => dbrk_data[8].DATAA
A_wr_data_filtered[8] => cpu_d_readdata[8].DATAIN
A_wr_data_filtered[9] => dbrk_data[9].DATAA
A_wr_data_filtered[9] => cpu_d_readdata[9].DATAIN
A_wr_data_filtered[10] => dbrk_data[10].DATAA
A_wr_data_filtered[10] => cpu_d_readdata[10].DATAIN
A_wr_data_filtered[11] => dbrk_data[11].DATAA
A_wr_data_filtered[11] => cpu_d_readdata[11].DATAIN
A_wr_data_filtered[12] => dbrk_data[12].DATAA
A_wr_data_filtered[12] => cpu_d_readdata[12].DATAIN
A_wr_data_filtered[13] => dbrk_data[13].DATAA
A_wr_data_filtered[13] => cpu_d_readdata[13].DATAIN
A_wr_data_filtered[14] => dbrk_data[14].DATAA
A_wr_data_filtered[14] => cpu_d_readdata[14].DATAIN
A_wr_data_filtered[15] => dbrk_data[15].DATAA
A_wr_data_filtered[15] => cpu_d_readdata[15].DATAIN
A_wr_data_filtered[16] => dbrk_data[16].DATAA
A_wr_data_filtered[16] => cpu_d_readdata[16].DATAIN
A_wr_data_filtered[17] => dbrk_data[17].DATAA
A_wr_data_filtered[17] => cpu_d_readdata[17].DATAIN
A_wr_data_filtered[18] => dbrk_data[18].DATAA
A_wr_data_filtered[18] => cpu_d_readdata[18].DATAIN
A_wr_data_filtered[19] => dbrk_data[19].DATAA
A_wr_data_filtered[19] => cpu_d_readdata[19].DATAIN
A_wr_data_filtered[20] => dbrk_data[20].DATAA
A_wr_data_filtered[20] => cpu_d_readdata[20].DATAIN
A_wr_data_filtered[21] => dbrk_data[21].DATAA
A_wr_data_filtered[21] => cpu_d_readdata[21].DATAIN
A_wr_data_filtered[22] => dbrk_data[22].DATAA
A_wr_data_filtered[22] => cpu_d_readdata[22].DATAIN
A_wr_data_filtered[23] => dbrk_data[23].DATAA
A_wr_data_filtered[23] => cpu_d_readdata[23].DATAIN
A_wr_data_filtered[24] => dbrk_data[24].DATAA
A_wr_data_filtered[24] => cpu_d_readdata[24].DATAIN
A_wr_data_filtered[25] => dbrk_data[25].DATAA
A_wr_data_filtered[25] => cpu_d_readdata[25].DATAIN
A_wr_data_filtered[26] => dbrk_data[26].DATAA
A_wr_data_filtered[26] => cpu_d_readdata[26].DATAIN
A_wr_data_filtered[27] => dbrk_data[27].DATAA
A_wr_data_filtered[27] => cpu_d_readdata[27].DATAIN
A_wr_data_filtered[28] => dbrk_data[28].DATAA
A_wr_data_filtered[28] => cpu_d_readdata[28].DATAIN
A_wr_data_filtered[29] => dbrk_data[29].DATAA
A_wr_data_filtered[29] => cpu_d_readdata[29].DATAIN
A_wr_data_filtered[30] => dbrk_data[30].DATAA
A_wr_data_filtered[30] => cpu_d_readdata[30].DATAIN
A_wr_data_filtered[31] => dbrk_data[31].DATAA
A_wr_data_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_goto1~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_trigout~reg0.CLK
clk => internal_dbrk_break.CLK
dbrk0[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[0]
dbrk0[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[0]
dbrk0[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[1]
dbrk0[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[1]
dbrk0[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[2]
dbrk0[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[2]
dbrk0[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[3]
dbrk0[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[3]
dbrk0[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[4]
dbrk0[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[4]
dbrk0[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[5]
dbrk0[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[5]
dbrk0[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[6]
dbrk0[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[6]
dbrk0[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[7]
dbrk0[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[7]
dbrk0[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[8]
dbrk0[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[8]
dbrk0[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[9]
dbrk0[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[9]
dbrk0[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[10]
dbrk0[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[10]
dbrk0[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[11]
dbrk0[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[11]
dbrk0[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[12]
dbrk0[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[12]
dbrk0[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[13]
dbrk0[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[13]
dbrk0[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[14]
dbrk0[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[14]
dbrk0[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[15]
dbrk0[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[15]
dbrk0[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[16]
dbrk0[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[16]
dbrk0[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[17]
dbrk0[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[17]
dbrk0[18] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[18]
dbrk0[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[18]
dbrk0[19] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[19]
dbrk0[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[19]
dbrk0[20] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[20]
dbrk0[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[20]
dbrk0[21] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[21]
dbrk0[21] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[21]
dbrk0[22] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[22]
dbrk0[22] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[22]
dbrk0[23] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[23]
dbrk0[23] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[23]
dbrk0[24] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[24]
dbrk0[24] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[24]
dbrk0[25] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[25]
dbrk0[25] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[25]
dbrk0[26] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[26]
dbrk0[26] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[26]
dbrk0[27] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[27]
dbrk0[27] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[27]
dbrk0[28] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[28]
dbrk0[28] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[28]
dbrk0[29] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[29]
dbrk0[29] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[29]
dbrk0[30] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[30]
dbrk0[30] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[30]
dbrk0[31] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[31]
dbrk0[31] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[31]
dbrk0[32] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[32]
dbrk0[32] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[32]
dbrk0[33] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[33]
dbrk0[33] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[33]
dbrk0[34] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[34]
dbrk0[34] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[34]
dbrk0[35] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[35]
dbrk0[35] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[35]
dbrk0[36] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[36]
dbrk0[36] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[36]
dbrk0[37] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[37]
dbrk0[37] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[37]
dbrk0[38] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[38]
dbrk0[38] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[38]
dbrk0[39] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[39]
dbrk0[39] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[39]
dbrk0[40] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[40]
dbrk0[40] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[40]
dbrk0[41] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[41]
dbrk0[41] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[41]
dbrk0[42] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[42]
dbrk0[42] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[42]
dbrk0[43] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[43]
dbrk0[43] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[43]
dbrk0[44] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[44]
dbrk0[44] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[44]
dbrk0[45] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[45]
dbrk0[45] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[45]
dbrk0[46] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[46]
dbrk0[46] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[46]
dbrk0[47] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[47]
dbrk0[47] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[47]
dbrk0[48] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[48]
dbrk0[48] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[48]
dbrk0[49] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[49]
dbrk0[49] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[49]
dbrk0[50] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[50]
dbrk0[50] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[50]
dbrk0[51] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[51]
dbrk0[51] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[51]
dbrk0[52] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[52]
dbrk0[52] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[52]
dbrk0[53] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[53]
dbrk0[53] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[53]
dbrk0[54] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[54]
dbrk0[54] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[54]
dbrk0[55] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[55]
dbrk0[55] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[55]
dbrk0[56] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[56]
dbrk0[56] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[56]
dbrk0[57] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[57]
dbrk0[57] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[57]
dbrk0[58] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[58]
dbrk0[58] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[58]
dbrk0[59] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[59]
dbrk0[59] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[59]
dbrk0[60] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[60]
dbrk0[60] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[60]
dbrk0[61] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[61]
dbrk0[61] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[61]
dbrk0[62] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[62]
dbrk0[62] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[62]
dbrk0[63] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[63]
dbrk0[63] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[63]
dbrk0[64] => A_WE_StdLogic.OUTPUTSELECT
dbrk0[64] => A_WE_StdLogicVector.OUTPUTSELECT
dbrk0[64] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[64]
dbrk0[64] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[64]
dbrk0[65] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[65]
dbrk0[65] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[65]
dbrk0[66] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[66]
dbrk0[66] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[66]
dbrk0[67] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[67]
dbrk0[67] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[67]
dbrk0[68] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[68]
dbrk0[68] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[68]
dbrk0[69] => dbrk0_break_pulse.IN1
dbrk0[69] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[69]
dbrk0[69] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[69]
dbrk0[70] => dbrk0_trigout.IN1
dbrk0[70] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[70]
dbrk0[70] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[70]
dbrk0[71] => dbrk0_traceoff.IN1
dbrk0[71] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[71]
dbrk0[71] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[71]
dbrk0[72] => dbrk0_traceon.IN1
dbrk0[72] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[72]
dbrk0[72] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[72]
dbrk0[73] => dbrk0_traceme.IN1
dbrk0[73] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single.dbrk[73]
dbrk0[73] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrka[73]
dbrk0[74] => dbrk0_armed.IN0
dbrk0[75] => dbrk0_armed.IN0
dbrk0[76] => dbrk0_goto0.IN1
dbrk0[77] => dbrk0_goto1.IN1
dbrk1[0] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[0]
dbrk1[0] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[0]
dbrk1[1] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[1]
dbrk1[1] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[1]
dbrk1[2] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[2]
dbrk1[2] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[2]
dbrk1[3] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[3]
dbrk1[3] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[3]
dbrk1[4] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[4]
dbrk1[4] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[4]
dbrk1[5] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[5]
dbrk1[5] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[5]
dbrk1[6] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[6]
dbrk1[6] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[6]
dbrk1[7] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[7]
dbrk1[7] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[7]
dbrk1[8] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[8]
dbrk1[8] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[8]
dbrk1[9] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[9]
dbrk1[9] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[9]
dbrk1[10] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[10]
dbrk1[10] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[10]
dbrk1[11] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[11]
dbrk1[11] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[11]
dbrk1[12] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[12]
dbrk1[12] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[12]
dbrk1[13] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[13]
dbrk1[13] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[13]
dbrk1[14] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[14]
dbrk1[14] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[14]
dbrk1[15] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[15]
dbrk1[15] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[15]
dbrk1[16] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[16]
dbrk1[16] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[16]
dbrk1[17] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[17]
dbrk1[17] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[17]
dbrk1[18] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[18]
dbrk1[18] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[18]
dbrk1[19] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[19]
dbrk1[19] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[19]
dbrk1[20] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[20]
dbrk1[20] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[20]
dbrk1[21] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[21]
dbrk1[21] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[21]
dbrk1[22] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[22]
dbrk1[22] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[22]
dbrk1[23] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[23]
dbrk1[23] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[23]
dbrk1[24] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[24]
dbrk1[24] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[24]
dbrk1[25] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[25]
dbrk1[25] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[25]
dbrk1[26] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[26]
dbrk1[26] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[26]
dbrk1[27] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[27]
dbrk1[27] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[27]
dbrk1[28] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[28]
dbrk1[28] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[28]
dbrk1[29] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[29]
dbrk1[29] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[29]
dbrk1[30] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[30]
dbrk1[30] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[30]
dbrk1[31] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[31]
dbrk1[31] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[31]
dbrk1[32] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[32]
dbrk1[32] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[32]
dbrk1[33] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[33]
dbrk1[33] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[33]
dbrk1[34] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[34]
dbrk1[34] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[34]
dbrk1[35] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[35]
dbrk1[35] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[35]
dbrk1[36] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[36]
dbrk1[36] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[36]
dbrk1[37] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[37]
dbrk1[37] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[37]
dbrk1[38] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[38]
dbrk1[38] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[38]
dbrk1[39] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[39]
dbrk1[39] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[39]
dbrk1[40] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[40]
dbrk1[40] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[40]
dbrk1[41] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[41]
dbrk1[41] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[41]
dbrk1[42] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[42]
dbrk1[42] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[42]
dbrk1[43] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[43]
dbrk1[43] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[43]
dbrk1[44] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[44]
dbrk1[44] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[44]
dbrk1[45] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[45]
dbrk1[45] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[45]
dbrk1[46] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[46]
dbrk1[46] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[46]
dbrk1[47] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[47]
dbrk1[47] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[47]
dbrk1[48] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[48]
dbrk1[48] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[48]
dbrk1[49] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[49]
dbrk1[49] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[49]
dbrk1[50] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[50]
dbrk1[50] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[50]
dbrk1[51] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[51]
dbrk1[51] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[51]
dbrk1[52] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[52]
dbrk1[52] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[52]
dbrk1[53] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[53]
dbrk1[53] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[53]
dbrk1[54] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[54]
dbrk1[54] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[54]
dbrk1[55] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[55]
dbrk1[55] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[55]
dbrk1[56] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[56]
dbrk1[56] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[56]
dbrk1[57] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[57]
dbrk1[57] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[57]
dbrk1[58] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[58]
dbrk1[58] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[58]
dbrk1[59] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[59]
dbrk1[59] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[59]
dbrk1[60] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[60]
dbrk1[60] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[60]
dbrk1[61] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[61]
dbrk1[61] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[61]
dbrk1[62] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[62]
dbrk1[62] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[62]
dbrk1[63] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[63]
dbrk1[63] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[63]
dbrk1[64] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[64]
dbrk1[64] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[64]
dbrk1[65] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[65]
dbrk1[65] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[65]
dbrk1[66] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[66]
dbrk1[66] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[66]
dbrk1[67] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[67]
dbrk1[67] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[67]
dbrk1[68] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[68]
dbrk1[68] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[68]
dbrk1[69] => dbrk1_break_pulse.IN1
dbrk1[69] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[69]
dbrk1[69] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[69]
dbrk1[70] => dbrk1_trigout.IN1
dbrk1[70] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[70]
dbrk1[70] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[70]
dbrk1[71] => dbrk1_traceoff.IN1
dbrk1[71] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[71]
dbrk1[71] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[71]
dbrk1[72] => dbrk1_traceon.IN1
dbrk1[72] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[72]
dbrk1[72] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[72]
dbrk1[73] => dbrk1_traceme.IN1
dbrk1[73] => cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single.dbrk[73]
dbrk1[73] => cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired.dbrkb[73]
dbrk1[74] => dbrk1_armed.IN0
dbrk1[75] => dbrk1_armed.IN0
dbrk1[76] => dbrk1_goto0.IN1
dbrk1[77] => dbrk1_goto1.IN1
debugack => A_WE_StdLogic.DATAB
reset_n => dbrk_goto1~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => internal_dbrk_break.ACLR
trigger_state_0 => dbrk0_armed.IN1
trigger_state_0 => dbrk1_armed.IN1
trigger_state_1 => dbrk0_armed.IN1
trigger_state_1 => dbrk1_armed.IN1


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single
addr[0] => Equal0.IN26
addr[1] => Equal0.IN25
addr[2] => Equal0.IN24
addr[3] => Equal0.IN23
addr[4] => Equal0.IN22
addr[5] => Equal0.IN21
addr[6] => Equal0.IN20
addr[7] => Equal0.IN19
addr[8] => Equal0.IN18
addr[9] => Equal0.IN17
addr[10] => Equal0.IN16
addr[11] => Equal0.IN15
addr[12] => Equal0.IN14
addr[13] => Equal0.IN13
addr[14] => Equal0.IN12
addr[15] => Equal0.IN11
addr[16] => Equal0.IN10
addr[17] => Equal0.IN9
addr[18] => Equal0.IN8
addr[19] => Equal0.IN7
addr[20] => Equal0.IN6
addr[21] => Equal0.IN5
addr[22] => Equal0.IN4
addr[23] => Equal0.IN3
addr[24] => Equal0.IN2
addr[25] => Equal0.IN1
addr[26] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN53
dbrk[1] => Equal0.IN52
dbrk[2] => Equal0.IN51
dbrk[3] => Equal0.IN50
dbrk[4] => Equal0.IN49
dbrk[5] => Equal0.IN48
dbrk[6] => Equal0.IN47
dbrk[7] => Equal0.IN46
dbrk[8] => Equal0.IN45
dbrk[9] => Equal0.IN44
dbrk[10] => Equal0.IN43
dbrk[11] => Equal0.IN42
dbrk[12] => Equal0.IN41
dbrk[13] => Equal0.IN40
dbrk[14] => Equal0.IN39
dbrk[15] => Equal0.IN38
dbrk[16] => Equal0.IN37
dbrk[17] => Equal0.IN36
dbrk[18] => Equal0.IN35
dbrk[19] => Equal0.IN34
dbrk[20] => Equal0.IN33
dbrk[21] => Equal0.IN32
dbrk[22] => Equal0.IN31
dbrk[23] => Equal0.IN30
dbrk[24] => Equal0.IN29
dbrk[25] => Equal0.IN28
dbrk[26] => Equal0.IN27
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial.IN0
dbrk[66] => match_single_combinatorial.IN0
dbrk[67] => match_single_combinatorial.IN1
dbrk[68] => match_single_combinatorial.IN1
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
dbrk[71] => ~NO_FANOUT~
dbrk[72] => ~NO_FANOUT~
dbrk[73] => ~NO_FANOUT~
read => match_single_combinatorial.IN1
write => match_single_combinatorial.IN1


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single
addr[0] => Equal0.IN26
addr[1] => Equal0.IN25
addr[2] => Equal0.IN24
addr[3] => Equal0.IN23
addr[4] => Equal0.IN22
addr[5] => Equal0.IN21
addr[6] => Equal0.IN20
addr[7] => Equal0.IN19
addr[8] => Equal0.IN18
addr[9] => Equal0.IN17
addr[10] => Equal0.IN16
addr[11] => Equal0.IN15
addr[12] => Equal0.IN14
addr[13] => Equal0.IN13
addr[14] => Equal0.IN12
addr[15] => Equal0.IN11
addr[16] => Equal0.IN10
addr[17] => Equal0.IN9
addr[18] => Equal0.IN8
addr[19] => Equal0.IN7
addr[20] => Equal0.IN6
addr[21] => Equal0.IN5
addr[22] => Equal0.IN4
addr[23] => Equal0.IN3
addr[24] => Equal0.IN2
addr[25] => Equal0.IN1
addr[26] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN53
dbrk[1] => Equal0.IN52
dbrk[2] => Equal0.IN51
dbrk[3] => Equal0.IN50
dbrk[4] => Equal0.IN49
dbrk[5] => Equal0.IN48
dbrk[6] => Equal0.IN47
dbrk[7] => Equal0.IN46
dbrk[8] => Equal0.IN45
dbrk[9] => Equal0.IN44
dbrk[10] => Equal0.IN43
dbrk[11] => Equal0.IN42
dbrk[12] => Equal0.IN41
dbrk[13] => Equal0.IN40
dbrk[14] => Equal0.IN39
dbrk[15] => Equal0.IN38
dbrk[16] => Equal0.IN37
dbrk[17] => Equal0.IN36
dbrk[18] => Equal0.IN35
dbrk[19] => Equal0.IN34
dbrk[20] => Equal0.IN33
dbrk[21] => Equal0.IN32
dbrk[22] => Equal0.IN31
dbrk[23] => Equal0.IN30
dbrk[24] => Equal0.IN29
dbrk[25] => Equal0.IN28
dbrk[26] => Equal0.IN27
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial.IN0
dbrk[66] => match_single_combinatorial.IN0
dbrk[67] => match_single_combinatorial.IN1
dbrk[68] => match_single_combinatorial.IN1
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
dbrk[71] => ~NO_FANOUT~
dbrk[72] => ~NO_FANOUT~
dbrk[73] => ~NO_FANOUT~
read => match_single_combinatorial.IN1
write => match_single_combinatorial.IN1


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired
addr[0] => LessThan0.IN27
addr[0] => LessThan1.IN27
addr[1] => LessThan0.IN26
addr[1] => LessThan1.IN26
addr[2] => LessThan0.IN25
addr[2] => LessThan1.IN25
addr[3] => LessThan0.IN24
addr[3] => LessThan1.IN24
addr[4] => LessThan0.IN23
addr[4] => LessThan1.IN23
addr[5] => LessThan0.IN22
addr[5] => LessThan1.IN22
addr[6] => LessThan0.IN21
addr[6] => LessThan1.IN21
addr[7] => LessThan0.IN20
addr[7] => LessThan1.IN20
addr[8] => LessThan0.IN19
addr[8] => LessThan1.IN19
addr[9] => LessThan0.IN18
addr[9] => LessThan1.IN18
addr[10] => LessThan0.IN17
addr[10] => LessThan1.IN17
addr[11] => LessThan0.IN16
addr[11] => LessThan1.IN16
addr[12] => LessThan0.IN15
addr[12] => LessThan1.IN15
addr[13] => LessThan0.IN14
addr[13] => LessThan1.IN14
addr[14] => LessThan0.IN13
addr[14] => LessThan1.IN13
addr[15] => LessThan0.IN12
addr[15] => LessThan1.IN12
addr[16] => LessThan0.IN11
addr[16] => LessThan1.IN11
addr[17] => LessThan0.IN10
addr[17] => LessThan1.IN10
addr[18] => LessThan0.IN9
addr[18] => LessThan1.IN9
addr[19] => LessThan0.IN8
addr[19] => LessThan1.IN8
addr[20] => LessThan0.IN7
addr[20] => LessThan1.IN7
addr[21] => LessThan0.IN6
addr[21] => LessThan1.IN6
addr[22] => LessThan0.IN5
addr[22] => LessThan1.IN5
addr[23] => LessThan0.IN4
addr[23] => LessThan1.IN4
addr[24] => LessThan0.IN3
addr[24] => LessThan1.IN3
addr[25] => LessThan0.IN2
addr[25] => LessThan1.IN2
addr[26] => LessThan0.IN1
addr[26] => LessThan1.IN1
data[0] => match_paired_combinatorial.IN0
data[1] => match_paired_combinatorial.IN0
data[2] => match_paired_combinatorial.IN0
data[3] => match_paired_combinatorial.IN0
data[4] => match_paired_combinatorial.IN0
data[5] => match_paired_combinatorial.IN0
data[6] => match_paired_combinatorial.IN0
data[7] => match_paired_combinatorial.IN0
data[8] => match_paired_combinatorial.IN0
data[9] => match_paired_combinatorial.IN0
data[10] => match_paired_combinatorial.IN0
data[11] => match_paired_combinatorial.IN0
data[12] => match_paired_combinatorial.IN0
data[13] => match_paired_combinatorial.IN0
data[14] => match_paired_combinatorial.IN0
data[15] => match_paired_combinatorial.IN0
data[16] => match_paired_combinatorial.IN0
data[17] => match_paired_combinatorial.IN0
data[18] => match_paired_combinatorial.IN0
data[19] => match_paired_combinatorial.IN0
data[20] => match_paired_combinatorial.IN0
data[21] => match_paired_combinatorial.IN0
data[22] => match_paired_combinatorial.IN0
data[23] => match_paired_combinatorial.IN0
data[24] => match_paired_combinatorial.IN0
data[25] => match_paired_combinatorial.IN0
data[26] => match_paired_combinatorial.IN0
data[27] => match_paired_combinatorial.IN0
data[28] => match_paired_combinatorial.IN0
data[29] => match_paired_combinatorial.IN0
data[30] => match_paired_combinatorial.IN0
data[31] => match_paired_combinatorial.IN0
dbrka[0] => LessThan0.IN54
dbrka[1] => LessThan0.IN53
dbrka[2] => LessThan0.IN52
dbrka[3] => LessThan0.IN51
dbrka[4] => LessThan0.IN50
dbrka[5] => LessThan0.IN49
dbrka[6] => LessThan0.IN48
dbrka[7] => LessThan0.IN47
dbrka[8] => LessThan0.IN46
dbrka[9] => LessThan0.IN45
dbrka[10] => LessThan0.IN44
dbrka[11] => LessThan0.IN43
dbrka[12] => LessThan0.IN42
dbrka[13] => LessThan0.IN41
dbrka[14] => LessThan0.IN40
dbrka[15] => LessThan0.IN39
dbrka[16] => LessThan0.IN38
dbrka[17] => LessThan0.IN37
dbrka[18] => LessThan0.IN36
dbrka[19] => LessThan0.IN35
dbrka[20] => LessThan0.IN34
dbrka[21] => LessThan0.IN33
dbrka[22] => LessThan0.IN32
dbrka[23] => LessThan0.IN31
dbrka[24] => LessThan0.IN30
dbrka[25] => LessThan0.IN29
dbrka[26] => LessThan0.IN28
dbrka[27] => ~NO_FANOUT~
dbrka[28] => ~NO_FANOUT~
dbrka[29] => ~NO_FANOUT~
dbrka[30] => ~NO_FANOUT~
dbrka[31] => ~NO_FANOUT~
dbrka[32] => match_paired_combinatorial.IN1
dbrka[33] => match_paired_combinatorial.IN1
dbrka[34] => match_paired_combinatorial.IN1
dbrka[35] => match_paired_combinatorial.IN1
dbrka[36] => match_paired_combinatorial.IN1
dbrka[37] => match_paired_combinatorial.IN1
dbrka[38] => match_paired_combinatorial.IN1
dbrka[39] => match_paired_combinatorial.IN1
dbrka[40] => match_paired_combinatorial.IN1
dbrka[41] => match_paired_combinatorial.IN1
dbrka[42] => match_paired_combinatorial.IN1
dbrka[43] => match_paired_combinatorial.IN1
dbrka[44] => match_paired_combinatorial.IN1
dbrka[45] => match_paired_combinatorial.IN1
dbrka[46] => match_paired_combinatorial.IN1
dbrka[47] => match_paired_combinatorial.IN1
dbrka[48] => match_paired_combinatorial.IN1
dbrka[49] => match_paired_combinatorial.IN1
dbrka[50] => match_paired_combinatorial.IN1
dbrka[51] => match_paired_combinatorial.IN1
dbrka[52] => match_paired_combinatorial.IN1
dbrka[53] => match_paired_combinatorial.IN1
dbrka[54] => match_paired_combinatorial.IN1
dbrka[55] => match_paired_combinatorial.IN1
dbrka[56] => match_paired_combinatorial.IN1
dbrka[57] => match_paired_combinatorial.IN1
dbrka[58] => match_paired_combinatorial.IN1
dbrka[59] => match_paired_combinatorial.IN1
dbrka[60] => match_paired_combinatorial.IN1
dbrka[61] => match_paired_combinatorial.IN1
dbrka[62] => match_paired_combinatorial.IN1
dbrka[63] => match_paired_combinatorial.IN1
dbrka[64] => ~NO_FANOUT~
dbrka[65] => match_paired_combinatorial.IN0
dbrka[66] => match_paired_combinatorial.IN0
dbrka[67] => match_paired_combinatorial.IN1
dbrka[68] => match_paired_combinatorial.IN1
dbrka[69] => ~NO_FANOUT~
dbrka[70] => ~NO_FANOUT~
dbrka[71] => ~NO_FANOUT~
dbrka[72] => ~NO_FANOUT~
dbrka[73] => ~NO_FANOUT~
dbrkb[0] => LessThan1.IN54
dbrkb[1] => LessThan1.IN53
dbrkb[2] => LessThan1.IN52
dbrkb[3] => LessThan1.IN51
dbrkb[4] => LessThan1.IN50
dbrkb[5] => LessThan1.IN49
dbrkb[6] => LessThan1.IN48
dbrkb[7] => LessThan1.IN47
dbrkb[8] => LessThan1.IN46
dbrkb[9] => LessThan1.IN45
dbrkb[10] => LessThan1.IN44
dbrkb[11] => LessThan1.IN43
dbrkb[12] => LessThan1.IN42
dbrkb[13] => LessThan1.IN41
dbrkb[14] => LessThan1.IN40
dbrkb[15] => LessThan1.IN39
dbrkb[16] => LessThan1.IN38
dbrkb[17] => LessThan1.IN37
dbrkb[18] => LessThan1.IN36
dbrkb[19] => LessThan1.IN35
dbrkb[20] => LessThan1.IN34
dbrkb[21] => LessThan1.IN33
dbrkb[22] => LessThan1.IN32
dbrkb[23] => LessThan1.IN31
dbrkb[24] => LessThan1.IN30
dbrkb[25] => LessThan1.IN29
dbrkb[26] => LessThan1.IN28
dbrkb[27] => ~NO_FANOUT~
dbrkb[28] => ~NO_FANOUT~
dbrkb[29] => ~NO_FANOUT~
dbrkb[30] => ~NO_FANOUT~
dbrkb[31] => ~NO_FANOUT~
dbrkb[32] => match_paired_combinatorial.IN1
dbrkb[33] => match_paired_combinatorial.IN1
dbrkb[34] => match_paired_combinatorial.IN1
dbrkb[35] => match_paired_combinatorial.IN1
dbrkb[36] => match_paired_combinatorial.IN1
dbrkb[37] => match_paired_combinatorial.IN1
dbrkb[38] => match_paired_combinatorial.IN1
dbrkb[39] => match_paired_combinatorial.IN1
dbrkb[40] => match_paired_combinatorial.IN1
dbrkb[41] => match_paired_combinatorial.IN1
dbrkb[42] => match_paired_combinatorial.IN1
dbrkb[43] => match_paired_combinatorial.IN1
dbrkb[44] => match_paired_combinatorial.IN1
dbrkb[45] => match_paired_combinatorial.IN1
dbrkb[46] => match_paired_combinatorial.IN1
dbrkb[47] => match_paired_combinatorial.IN1
dbrkb[48] => match_paired_combinatorial.IN1
dbrkb[49] => match_paired_combinatorial.IN1
dbrkb[50] => match_paired_combinatorial.IN1
dbrkb[51] => match_paired_combinatorial.IN1
dbrkb[52] => match_paired_combinatorial.IN1
dbrkb[53] => match_paired_combinatorial.IN1
dbrkb[54] => match_paired_combinatorial.IN1
dbrkb[55] => match_paired_combinatorial.IN1
dbrkb[56] => match_paired_combinatorial.IN1
dbrkb[57] => match_paired_combinatorial.IN1
dbrkb[58] => match_paired_combinatorial.IN1
dbrkb[59] => match_paired_combinatorial.IN1
dbrkb[60] => match_paired_combinatorial.IN1
dbrkb[61] => match_paired_combinatorial.IN1
dbrkb[62] => match_paired_combinatorial.IN1
dbrkb[63] => match_paired_combinatorial.IN1
dbrkb[64] => ~NO_FANOUT~
dbrkb[65] => ~NO_FANOUT~
dbrkb[66] => ~NO_FANOUT~
dbrkb[67] => ~NO_FANOUT~
dbrkb[68] => ~NO_FANOUT~
dbrkb[69] => ~NO_FANOUT~
dbrkb[70] => ~NO_FANOUT~
dbrkb[71] => ~NO_FANOUT~
dbrkb[72] => ~NO_FANOUT~
dbrkb[73] => ~NO_FANOUT~
read => match_paired_combinatorial.IN1
write => match_paired_combinatorial.IN1


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace
A_cmp_result => dct_is_taken.IN1
A_ctrl_exception => pending_frametype.OUTPUTSELECT
A_ctrl_exception => pending_frametype.OUTPUTSELECT
A_ctrl_exception => pending_frametype.DATAA
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_excaddr.OUTPUTSELECT
A_ctrl_exception => pending_exctype.OUTPUTSELECT
A_ctrl_exception => process_2.IN1
A_en => instr_retired.IN0
A_op_beq => dct_code[1].IN1
A_op_bge => is_cond_dct.IN0
A_op_bgeu => is_cond_dct.IN1
A_op_blt => is_cond_dct.IN1
A_op_bltu => is_cond_dct.IN1
A_op_bne => is_cond_dct.IN1
A_op_br => is_uncond_dct.IN0
A_op_bret => is_idct.IN1
A_op_call => is_uncond_dct.IN1
A_op_callr => is_idct.IN0
A_op_eret => is_idct.IN1
A_op_jmp => is_idct.IN1
A_op_jmpi => is_uncond_dct.IN1
A_op_ret => is_idct.IN1
A_pcb[0] => itm.DATAB
A_pcb[1] => itm.DATAB
A_pcb[2] => itm.DATAB
A_pcb[3] => itm.DATAB
A_pcb[4] => itm.DATAB
A_pcb[5] => itm.DATAB
A_pcb[6] => itm.DATAB
A_pcb[7] => itm.DATAB
A_pcb[8] => itm.DATAB
A_pcb[9] => itm.DATAB
A_pcb[10] => itm.DATAB
A_pcb[11] => itm.DATAB
A_pcb[12] => itm.DATAB
A_pcb[13] => itm.DATAB
A_pcb[14] => itm.DATAB
A_pcb[15] => itm.DATAB
A_pcb[16] => itm.DATAB
A_pcb[17] => itm.DATAB
A_pcb[18] => itm.DATAB
A_pcb[19] => itm.DATAB
A_pcb[20] => itm.DATAB
A_pcb[21] => itm.DATAB
A_pcb[22] => itm.DATAB
A_pcb[23] => itm.DATAB
A_pcb[24] => itm.DATAB
A_pcb[25] => itm.DATAB
A_pcb[26] => itm.DATAB
A_valid => instr_retired.IN1
A_wr_data_filtered[0] => ~NO_FANOUT~
A_wr_data_filtered[1] => pending_excaddr.DATAB
A_wr_data_filtered[2] => pending_excaddr.DATAB
A_wr_data_filtered[3] => pending_excaddr.DATAB
A_wr_data_filtered[4] => pending_excaddr.DATAB
A_wr_data_filtered[5] => pending_excaddr.DATAB
A_wr_data_filtered[6] => pending_excaddr.DATAB
A_wr_data_filtered[7] => pending_excaddr.DATAB
A_wr_data_filtered[8] => pending_excaddr.DATAB
A_wr_data_filtered[9] => pending_excaddr.DATAB
A_wr_data_filtered[10] => pending_excaddr.DATAB
A_wr_data_filtered[11] => pending_excaddr.DATAB
A_wr_data_filtered[12] => pending_excaddr.DATAB
A_wr_data_filtered[13] => pending_excaddr.DATAB
A_wr_data_filtered[14] => pending_excaddr.DATAB
A_wr_data_filtered[15] => pending_excaddr.DATAB
A_wr_data_filtered[16] => pending_excaddr.DATAB
A_wr_data_filtered[17] => pending_excaddr.DATAB
A_wr_data_filtered[18] => pending_excaddr.DATAB
A_wr_data_filtered[19] => pending_excaddr.DATAB
A_wr_data_filtered[20] => pending_excaddr.DATAB
A_wr_data_filtered[21] => pending_excaddr.DATAB
A_wr_data_filtered[22] => pending_excaddr.DATAB
A_wr_data_filtered[23] => pending_excaddr.DATAB
A_wr_data_filtered[24] => pending_excaddr.DATAB
A_wr_data_filtered[25] => pending_excaddr.DATAB
A_wr_data_filtered[26] => pending_excaddr.DATAB
A_wr_data_filtered[27] => pending_excaddr.DATAB
A_wr_data_filtered[28] => pending_excaddr.DATAB
A_wr_data_filtered[29] => pending_excaddr.DATAB
A_wr_data_filtered[30] => pending_excaddr.DATAB
A_wr_data_filtered[31] => pending_excaddr.DATAB
clk => trc_ctrl_reg[0].CLK
clk => trc_ctrl_reg[1].CLK
clk => trc_ctrl_reg[2].CLK
clk => trc_ctrl_reg[3].CLK
clk => trc_ctrl_reg[4].CLK
clk => trc_ctrl_reg[5].CLK
clk => trc_ctrl_reg[6].CLK
clk => trc_ctrl_reg[7].CLK
clk => trc_ctrl_reg[9].CLK
clk => trc_ctrl_reg[10].CLK
clk => pending_excaddr[1].CLK
clk => pending_excaddr[2].CLK
clk => pending_excaddr[3].CLK
clk => pending_excaddr[4].CLK
clk => pending_excaddr[5].CLK
clk => pending_excaddr[6].CLK
clk => pending_excaddr[7].CLK
clk => pending_excaddr[8].CLK
clk => pending_excaddr[9].CLK
clk => pending_excaddr[10].CLK
clk => pending_excaddr[11].CLK
clk => pending_excaddr[12].CLK
clk => pending_excaddr[13].CLK
clk => pending_excaddr[14].CLK
clk => pending_excaddr[15].CLK
clk => pending_excaddr[16].CLK
clk => pending_excaddr[17].CLK
clk => pending_excaddr[18].CLK
clk => pending_excaddr[19].CLK
clk => pending_excaddr[20].CLK
clk => pending_excaddr[21].CLK
clk => pending_excaddr[22].CLK
clk => pending_excaddr[23].CLK
clk => pending_excaddr[24].CLK
clk => pending_excaddr[25].CLK
clk => pending_excaddr[26].CLK
clk => pending_excaddr[27].CLK
clk => pending_excaddr[28].CLK
clk => pending_excaddr[29].CLK
clk => pending_excaddr[30].CLK
clk => pending_excaddr[31].CLK
clk => pending_exctype.CLK
clk => pending_frametype[0].CLK
clk => pending_frametype[1].CLK
clk => pending_frametype[2].CLK
clk => pending_frametype[3].CLK
clk => sync_timer[0].CLK
clk => sync_timer[1].CLK
clk => sync_timer[2].CLK
clk => sync_timer[3].CLK
clk => sync_timer[4].CLK
clk => sync_timer[5].CLK
clk => sync_timer[6].CLK
clk => internal_dct_count[0].CLK
clk => internal_dct_count[1].CLK
clk => internal_dct_count[2].CLK
clk => internal_dct_count[3].CLK
clk => internal_dct_buffer[0].CLK
clk => internal_dct_buffer[1].CLK
clk => internal_dct_buffer[2].CLK
clk => internal_dct_buffer[3].CLK
clk => internal_dct_buffer[4].CLK
clk => internal_dct_buffer[5].CLK
clk => internal_dct_buffer[6].CLK
clk => internal_dct_buffer[7].CLK
clk => internal_dct_buffer[8].CLK
clk => internal_dct_buffer[9].CLK
clk => internal_dct_buffer[10].CLK
clk => internal_dct_buffer[11].CLK
clk => internal_dct_buffer[12].CLK
clk => internal_dct_buffer[13].CLK
clk => internal_dct_buffer[14].CLK
clk => internal_dct_buffer[15].CLK
clk => internal_dct_buffer[16].CLK
clk => internal_dct_buffer[17].CLK
clk => internal_dct_buffer[18].CLK
clk => internal_dct_buffer[19].CLK
clk => internal_dct_buffer[20].CLK
clk => internal_dct_buffer[21].CLK
clk => internal_dct_buffer[22].CLK
clk => internal_dct_buffer[23].CLK
clk => internal_dct_buffer[24].CLK
clk => internal_dct_buffer[25].CLK
clk => internal_dct_buffer[26].CLK
clk => internal_dct_buffer[27].CLK
clk => internal_dct_buffer[28].CLK
clk => internal_dct_buffer[29].CLK
clk => itm[0]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[35]~reg0.CLK
clk => trc_clear.CLK
clk => d1_debugack.CLK
dbrk_traceoff => process_3.IN0
dbrk_traceon => process_3.IN0
debugack => d1_debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => trc_ctrl_reg[10].DATAIN
jdo[3] => ~NO_FANOUT~
jdo[4] => trc_clear.IN1
jdo[5] => trc_ctrl_reg.DATAB
jdo[6] => trc_ctrl_reg.DATAB
jdo[7] => trc_ctrl_reg[2].DATAIN
jdo[8] => trc_ctrl_reg[3].DATAIN
jdo[9] => trc_ctrl_reg[4].DATAIN
jdo[10] => trc_ctrl_reg[5].DATAIN
jdo[11] => trc_ctrl_reg[6].DATAIN
jdo[12] => trc_ctrl_reg[7].DATAIN
jdo[13] => ~NO_FANOUT~
jdo[14] => trc_ctrl_reg[9].DATAIN
jdo[15] => ~NO_FANOUT~
jrst_n => pending_excaddr[1].ACLR
jrst_n => pending_excaddr[2].ACLR
jrst_n => pending_excaddr[3].ACLR
jrst_n => pending_excaddr[4].ACLR
jrst_n => pending_excaddr[5].ACLR
jrst_n => pending_excaddr[6].ACLR
jrst_n => pending_excaddr[7].ACLR
jrst_n => pending_excaddr[8].ACLR
jrst_n => pending_excaddr[9].ACLR
jrst_n => pending_excaddr[10].ACLR
jrst_n => pending_excaddr[11].ACLR
jrst_n => pending_excaddr[12].ACLR
jrst_n => pending_excaddr[13].ACLR
jrst_n => pending_excaddr[14].ACLR
jrst_n => pending_excaddr[15].ACLR
jrst_n => pending_excaddr[16].ACLR
jrst_n => pending_excaddr[17].ACLR
jrst_n => pending_excaddr[18].ACLR
jrst_n => pending_excaddr[19].ACLR
jrst_n => pending_excaddr[20].ACLR
jrst_n => pending_excaddr[21].ACLR
jrst_n => pending_excaddr[22].ACLR
jrst_n => pending_excaddr[23].ACLR
jrst_n => pending_excaddr[24].ACLR
jrst_n => pending_excaddr[25].ACLR
jrst_n => pending_excaddr[26].ACLR
jrst_n => pending_excaddr[27].ACLR
jrst_n => pending_excaddr[28].ACLR
jrst_n => pending_excaddr[29].ACLR
jrst_n => pending_excaddr[30].ACLR
jrst_n => pending_excaddr[31].ACLR
jrst_n => pending_exctype.ACLR
jrst_n => pending_frametype[0].ACLR
jrst_n => pending_frametype[1].ACLR
jrst_n => pending_frametype[2].ACLR
jrst_n => pending_frametype[3].ACLR
jrst_n => sync_timer[0].ACLR
jrst_n => sync_timer[1].ACLR
jrst_n => sync_timer[2].ACLR
jrst_n => sync_timer[3].ACLR
jrst_n => sync_timer[4].ACLR
jrst_n => sync_timer[5].ACLR
jrst_n => sync_timer[6].ACLR
jrst_n => internal_dct_count[0].ACLR
jrst_n => internal_dct_count[1].ACLR
jrst_n => internal_dct_count[2].ACLR
jrst_n => internal_dct_count[3].ACLR
jrst_n => internal_dct_buffer[0].ACLR
jrst_n => internal_dct_buffer[1].ACLR
jrst_n => internal_dct_buffer[2].ACLR
jrst_n => internal_dct_buffer[3].ACLR
jrst_n => internal_dct_buffer[4].ACLR
jrst_n => internal_dct_buffer[5].ACLR
jrst_n => internal_dct_buffer[6].ACLR
jrst_n => internal_dct_buffer[7].ACLR
jrst_n => internal_dct_buffer[8].ACLR
jrst_n => internal_dct_buffer[9].ACLR
jrst_n => internal_dct_buffer[10].ACLR
jrst_n => internal_dct_buffer[11].ACLR
jrst_n => internal_dct_buffer[12].ACLR
jrst_n => internal_dct_buffer[13].ACLR
jrst_n => internal_dct_buffer[14].ACLR
jrst_n => internal_dct_buffer[15].ACLR
jrst_n => internal_dct_buffer[16].ACLR
jrst_n => internal_dct_buffer[17].ACLR
jrst_n => internal_dct_buffer[18].ACLR
jrst_n => internal_dct_buffer[19].ACLR
jrst_n => internal_dct_buffer[20].ACLR
jrst_n => internal_dct_buffer[21].ACLR
jrst_n => internal_dct_buffer[22].ACLR
jrst_n => internal_dct_buffer[23].ACLR
jrst_n => internal_dct_buffer[24].ACLR
jrst_n => internal_dct_buffer[25].ACLR
jrst_n => internal_dct_buffer[26].ACLR
jrst_n => internal_dct_buffer[27].ACLR
jrst_n => internal_dct_buffer[28].ACLR
jrst_n => internal_dct_buffer[29].ACLR
jrst_n => itm[0]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[35]~reg0.ACLR
jrst_n => trc_ctrl_reg[0].ACLR
jrst_n => trc_ctrl_reg[1].ACLR
jrst_n => trc_ctrl_reg[2].ACLR
jrst_n => trc_ctrl_reg[3].ACLR
jrst_n => trc_ctrl_reg[4].ACLR
jrst_n => trc_ctrl_reg[5].ACLR
jrst_n => trc_ctrl_reg[6].ACLR
jrst_n => trc_ctrl_reg[7].ACLR
jrst_n => trc_ctrl_reg[9].ACLR
jrst_n => trc_ctrl_reg[10].ACLR
jrst_n => trc_clear.ACLR
reset_n => d1_debugack.ACLR
take_action_tracectrl => trc_clear.IN0
take_action_tracectrl => trc_ctrl_reg.OUTPUTSELECT
take_action_tracectrl => trc_ctrl_reg.OUTPUTSELECT
take_action_tracectrl => trc_ctrl_reg[9].ENA
take_action_tracectrl => trc_ctrl_reg[10].ENA
take_action_tracectrl => trc_ctrl_reg[7].ENA
take_action_tracectrl => trc_ctrl_reg[6].ENA
take_action_tracectrl => trc_ctrl_reg[5].ENA
take_action_tracectrl => trc_ctrl_reg[4].ENA
take_action_tracectrl => trc_ctrl_reg[3].ENA
take_action_tracectrl => trc_ctrl_reg[2].ENA
trc_enb => trc_clear.IN1
xbrk_traceoff => process_3.IN1
xbrk_traceon => process_3.IN1
xbrk_wrap_traceoff => trc_ctrl_reg.OUTPUTSELECT
xbrk_wrap_traceoff => trc_ctrl_reg.OUTPUTSELECT


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace
clk => dtm[0]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[35]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_address[15] => ~NO_FANOUT~
cpu_d_address[16] => ~NO_FANOUT~
cpu_d_address[17] => ~NO_FANOUT~
cpu_d_address[18] => ~NO_FANOUT~
cpu_d_address[19] => ~NO_FANOUT~
cpu_d_address[20] => ~NO_FANOUT~
cpu_d_address[21] => ~NO_FANOUT~
cpu_d_address[22] => ~NO_FANOUT~
cpu_d_address[23] => ~NO_FANOUT~
cpu_d_address[24] => ~NO_FANOUT~
cpu_d_address[25] => ~NO_FANOUT~
cpu_d_address[26] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => dtm[0]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[35]~reg0.ACLR
trc_ctrl[0] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[0]
trc_ctrl[1] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[1]
trc_ctrl[2] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[2]
trc_ctrl[3] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[3]
trc_ctrl[4] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[4]
trc_ctrl[5] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[5]
trc_ctrl[6] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[6]
trc_ctrl[7] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[7]
trc_ctrl[8] => cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode.ctrl[8]
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Mux0.IN10
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Mux0.IN9
ctrl[6] => Mux1.IN5
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Mux0.IN8
ctrl[7] => Mux1.IN4
ctrl[8] => ~NO_FANOUT~


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN0
atm[33] => WideOr1.IN1
atm[34] => WideOr1.IN2
atm[35] => WideOr1.IN3
clk => fifocount[0].CLK
clk => fifocount[1].CLK
clk => fifocount[2].CLK
clk => fifocount[3].CLK
clk => fifocount[4].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this.IN0
dbrk_traceon => trc_this.IN1
dct_buffer[0] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[0]
dct_buffer[1] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[1]
dct_buffer[2] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[2]
dct_buffer[3] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[3]
dct_buffer[4] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[4]
dct_buffer[5] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[5]
dct_buffer[6] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[6]
dct_buffer[7] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[7]
dct_buffer[8] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[8]
dct_buffer[9] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[9]
dct_buffer[10] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[10]
dct_buffer[11] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[11]
dct_buffer[12] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[12]
dct_buffer[13] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[13]
dct_buffer[14] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[14]
dct_buffer[15] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[15]
dct_buffer[16] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[16]
dct_buffer[17] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[17]
dct_buffer[18] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[18]
dct_buffer[19] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[19]
dct_buffer[20] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[20]
dct_buffer[21] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[21]
dct_buffer[22] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[22]
dct_buffer[23] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[23]
dct_buffer[24] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[24]
dct_buffer[25] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[25]
dct_buffer[26] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[26]
dct_buffer[27] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[27]
dct_buffer[28] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[28]
dct_buffer[29] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_buffer[29]
dct_count[0] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_count[0]
dct_count[1] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_count[1]
dct_count[2] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_count[2]
dct_count[3] => cpu_oci_test_bench:the_cpu_oci_test_bench.dct_count[3]
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN0
dtm[33] => WideOr2.IN1
dtm[34] => WideOr2.IN2
dtm[35] => WideOr2.IN3
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifocount[0].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[4].ACLR
reset_n => ~NO_FANOUT~
test_ending => cpu_oci_test_bench:the_cpu_oci_test_bench.test_ending
test_has_ended => cpu_oci_test_bench:the_cpu_oci_test_bench.test_has_ended
trc_on => trc_this.IN1


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count
atm_valid => Mux0.IN9
atm_valid => Mux1.IN9
dtm_valid => Mux0.IN10
dtm_valid => Mux1.IN10
itm_valid => Mux0.IN8
itm_valid => Mux1.IN8


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp
free2 => process_0.IN1
free3 => process_0.IN1
tm_count[0] => Equal0.IN63
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[1] => Equal0.IN62
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
free2 => process_0.IN1
free3 => process_0.IN1
tm_count[0] => Equal0.IN63
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => fifocount_inc.DATAB
tm_count[1] => Equal0.IN62
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => fifocount_inc.DATAB


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench
dct_buffer[0] => ~NO_FANOUT~
dct_buffer[1] => ~NO_FANOUT~
dct_buffer[2] => ~NO_FANOUT~
dct_buffer[3] => ~NO_FANOUT~
dct_buffer[4] => ~NO_FANOUT~
dct_buffer[5] => ~NO_FANOUT~
dct_buffer[6] => ~NO_FANOUT~
dct_buffer[7] => ~NO_FANOUT~
dct_buffer[8] => ~NO_FANOUT~
dct_buffer[9] => ~NO_FANOUT~
dct_buffer[10] => ~NO_FANOUT~
dct_buffer[11] => ~NO_FANOUT~
dct_buffer[12] => ~NO_FANOUT~
dct_buffer[13] => ~NO_FANOUT~
dct_buffer[14] => ~NO_FANOUT~
dct_buffer[15] => ~NO_FANOUT~
dct_buffer[16] => ~NO_FANOUT~
dct_buffer[17] => ~NO_FANOUT~
dct_buffer[18] => ~NO_FANOUT~
dct_buffer[19] => ~NO_FANOUT~
dct_buffer[20] => ~NO_FANOUT~
dct_buffer[21] => ~NO_FANOUT~
dct_buffer[22] => ~NO_FANOUT~
dct_buffer[23] => ~NO_FANOUT~
dct_buffer[24] => ~NO_FANOUT~
dct_buffer[25] => ~NO_FANOUT~
dct_buffer[26] => ~NO_FANOUT~
dct_buffer[27] => ~NO_FANOUT~
dct_buffer[28] => ~NO_FANOUT~
dct_buffer[29] => ~NO_FANOUT~
dct_count[0] => ~NO_FANOUT~
dct_count[1] => ~NO_FANOUT~
dct_count[2] => ~NO_FANOUT~
dct_count[3] => ~NO_FANOUT~
test_ending => ~NO_FANOUT~
test_has_ended => ~NO_FANOUT~


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im
clk => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.clock0
clk => trc_jtag_addr[0].CLK
clk => trc_jtag_addr[1].CLK
clk => trc_jtag_addr[2].CLK
clk => trc_jtag_addr[3].CLK
clk => trc_jtag_addr[4].CLK
clk => trc_jtag_addr[5].CLK
clk => trc_jtag_addr[6].CLK
clk => trc_jtag_addr[7].CLK
clk => trc_jtag_addr[8].CLK
clk => trc_jtag_addr[9].CLK
clk => trc_jtag_addr[10].CLK
clk => trc_jtag_addr[11].CLK
clk => trc_jtag_addr[12].CLK
clk => trc_jtag_addr[13].CLK
clk => trc_jtag_addr[14].CLK
clk => trc_jtag_addr[15].CLK
clk => trc_jtag_addr[16].CLK
clk => internal_trc_wrap.CLK
clk => internal_trc_im_addr[0].CLK
clk => internal_trc_im_addr[1].CLK
clk => internal_trc_im_addr[2].CLK
clk => internal_trc_im_addr[3].CLK
clk => internal_trc_im_addr[4].CLK
clk => internal_trc_im_addr[5].CLK
clk => internal_trc_im_addr[6].CLK
clk => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.clock1
jdo[0] => ~NO_FANOUT~
jdo[1] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[0]
jdo[2] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[1]
jdo[3] => process_0.IN0
jdo[3] => internal_trc_wrap.OUTPUTSELECT
jdo[3] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[2]
jdo[4] => process_0.IN1
jdo[4] => internal_trc_im_addr.OUTPUTSELECT
jdo[4] => internal_trc_im_addr.OUTPUTSELECT
jdo[4] => internal_trc_im_addr.OUTPUTSELECT
jdo[4] => internal_trc_im_addr.OUTPUTSELECT
jdo[4] => internal_trc_im_addr.OUTPUTSELECT
jdo[4] => internal_trc_im_addr.OUTPUTSELECT
jdo[4] => internal_trc_im_addr.OUTPUTSELECT
jdo[4] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[3]
jdo[5] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[4]
jdo[6] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[5]
jdo[7] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[6]
jdo[8] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[7]
jdo[9] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[8]
jdo[10] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[9]
jdo[11] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[10]
jdo[12] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[11]
jdo[13] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[12]
jdo[14] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[13]
jdo[15] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[14]
jdo[16] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[15]
jdo[17] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[16]
jdo[18] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[17]
jdo[19] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[18]
jdo[19] => A_WE_StdLogicVector.DATAB
jdo[20] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[19]
jdo[20] => A_WE_StdLogicVector.DATAB
jdo[21] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[20]
jdo[21] => A_WE_StdLogicVector.DATAB
jdo[22] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[21]
jdo[22] => A_WE_StdLogicVector.DATAB
jdo[23] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[22]
jdo[23] => A_WE_StdLogicVector.DATAB
jdo[24] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[23]
jdo[24] => A_WE_StdLogicVector.DATAB
jdo[25] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[24]
jdo[25] => A_WE_StdLogicVector.DATAB
jdo[26] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[25]
jdo[26] => A_WE_StdLogicVector.DATAB
jdo[27] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[26]
jdo[27] => A_WE_StdLogicVector.DATAB
jdo[28] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[27]
jdo[28] => A_WE_StdLogicVector.DATAB
jdo[29] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[28]
jdo[29] => A_WE_StdLogicVector.DATAB
jdo[30] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[29]
jdo[30] => A_WE_StdLogicVector.DATAB
jdo[31] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[30]
jdo[31] => A_WE_StdLogicVector.DATAB
jdo[32] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[31]
jdo[32] => A_WE_StdLogicVector.DATAB
jdo[33] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[32]
jdo[33] => A_WE_StdLogicVector.DATAB
jdo[34] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[33]
jdo[34] => A_WE_StdLogicVector.DATAB
jdo[35] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[34]
jdo[35] => A_WE_StdLogicVector.DATAB
jdo[36] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_b[35]
jdo[37] => ~NO_FANOUT~
jrst_n => internal_trc_wrap.ACLR
jrst_n => internal_trc_im_addr[0].ACLR
jrst_n => internal_trc_im_addr[1].ACLR
jrst_n => internal_trc_im_addr[2].ACLR
jrst_n => internal_trc_im_addr[3].ACLR
jrst_n => internal_trc_im_addr[4].ACLR
jrst_n => internal_trc_im_addr[5].ACLR
jrst_n => internal_trc_im_addr[6].ACLR
reset_n => trc_jtag_addr[0].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[16].ACLR
take_action_tracectrl => process_0.IN1
take_action_tracemem_a => process_1.IN0
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_a => A_WE_StdLogicVector.OUTPUTSELECT
take_action_tracemem_b => process_1.IN1
take_action_tracemem_b => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.wren_b
take_no_action_tracemem_a => process_1.IN1
trc_ctrl[0] => process_0.IN0
trc_ctrl[0] => module_input15.IN1
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => process_0.IN1
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[0]
tw[1] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[1]
tw[2] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[2]
tw[3] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[3]
tw[4] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[4]
tw[5] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[5]
tw[6] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[6]
tw[7] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[7]
tw[8] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[8]
tw[9] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[9]
tw[10] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[10]
tw[11] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[11]
tw[12] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[12]
tw[13] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[13]
tw[14] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[14]
tw[15] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[15]
tw[16] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[16]
tw[17] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[17]
tw[18] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[18]
tw[19] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[19]
tw[20] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[20]
tw[21] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[21]
tw[22] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[22]
tw[23] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[23]
tw[24] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[24]
tw[25] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[25]
tw[26] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[26]
tw[27] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[27]
tw[28] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[28]
tw[29] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[29]
tw[30] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[30]
tw[31] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[31]
tw[32] => WideOr0.IN0
tw[32] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[32]
tw[33] => WideOr0.IN1
tw[33] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[33]
tw[34] => WideOr0.IN2
tw[34] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[34]
tw[35] => WideOr0.IN3
tw[35] => cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component.data_a[35]


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
address_a[0] => altsyncram:the_altsyncram.address_a[0]
address_a[1] => altsyncram:the_altsyncram.address_a[1]
address_a[2] => altsyncram:the_altsyncram.address_a[2]
address_a[3] => altsyncram:the_altsyncram.address_a[3]
address_a[4] => altsyncram:the_altsyncram.address_a[4]
address_a[5] => altsyncram:the_altsyncram.address_a[5]
address_a[6] => altsyncram:the_altsyncram.address_a[6]
address_b[0] => altsyncram:the_altsyncram.address_b[0]
address_b[1] => altsyncram:the_altsyncram.address_b[1]
address_b[2] => altsyncram:the_altsyncram.address_b[2]
address_b[3] => altsyncram:the_altsyncram.address_b[3]
address_b[4] => altsyncram:the_altsyncram.address_b[4]
address_b[5] => altsyncram:the_altsyncram.address_b[5]
address_b[6] => altsyncram:the_altsyncram.address_b[6]
clock0 => altsyncram:the_altsyncram.clock0
clock1 => altsyncram:the_altsyncram.clock1
clocken0 => altsyncram:the_altsyncram.clocken0
clocken1 => altsyncram:the_altsyncram.clocken1
data_a[0] => altsyncram:the_altsyncram.data_a[0]
data_a[1] => altsyncram:the_altsyncram.data_a[1]
data_a[2] => altsyncram:the_altsyncram.data_a[2]
data_a[3] => altsyncram:the_altsyncram.data_a[3]
data_a[4] => altsyncram:the_altsyncram.data_a[4]
data_a[5] => altsyncram:the_altsyncram.data_a[5]
data_a[6] => altsyncram:the_altsyncram.data_a[6]
data_a[7] => altsyncram:the_altsyncram.data_a[7]
data_a[8] => altsyncram:the_altsyncram.data_a[8]
data_a[9] => altsyncram:the_altsyncram.data_a[9]
data_a[10] => altsyncram:the_altsyncram.data_a[10]
data_a[11] => altsyncram:the_altsyncram.data_a[11]
data_a[12] => altsyncram:the_altsyncram.data_a[12]
data_a[13] => altsyncram:the_altsyncram.data_a[13]
data_a[14] => altsyncram:the_altsyncram.data_a[14]
data_a[15] => altsyncram:the_altsyncram.data_a[15]
data_a[16] => altsyncram:the_altsyncram.data_a[16]
data_a[17] => altsyncram:the_altsyncram.data_a[17]
data_a[18] => altsyncram:the_altsyncram.data_a[18]
data_a[19] => altsyncram:the_altsyncram.data_a[19]
data_a[20] => altsyncram:the_altsyncram.data_a[20]
data_a[21] => altsyncram:the_altsyncram.data_a[21]
data_a[22] => altsyncram:the_altsyncram.data_a[22]
data_a[23] => altsyncram:the_altsyncram.data_a[23]
data_a[24] => altsyncram:the_altsyncram.data_a[24]
data_a[25] => altsyncram:the_altsyncram.data_a[25]
data_a[26] => altsyncram:the_altsyncram.data_a[26]
data_a[27] => altsyncram:the_altsyncram.data_a[27]
data_a[28] => altsyncram:the_altsyncram.data_a[28]
data_a[29] => altsyncram:the_altsyncram.data_a[29]
data_a[30] => altsyncram:the_altsyncram.data_a[30]
data_a[31] => altsyncram:the_altsyncram.data_a[31]
data_a[32] => altsyncram:the_altsyncram.data_a[32]
data_a[33] => altsyncram:the_altsyncram.data_a[33]
data_a[34] => altsyncram:the_altsyncram.data_a[34]
data_a[35] => altsyncram:the_altsyncram.data_a[35]
data_b[0] => altsyncram:the_altsyncram.data_b[0]
data_b[1] => altsyncram:the_altsyncram.data_b[1]
data_b[2] => altsyncram:the_altsyncram.data_b[2]
data_b[3] => altsyncram:the_altsyncram.data_b[3]
data_b[4] => altsyncram:the_altsyncram.data_b[4]
data_b[5] => altsyncram:the_altsyncram.data_b[5]
data_b[6] => altsyncram:the_altsyncram.data_b[6]
data_b[7] => altsyncram:the_altsyncram.data_b[7]
data_b[8] => altsyncram:the_altsyncram.data_b[8]
data_b[9] => altsyncram:the_altsyncram.data_b[9]
data_b[10] => altsyncram:the_altsyncram.data_b[10]
data_b[11] => altsyncram:the_altsyncram.data_b[11]
data_b[12] => altsyncram:the_altsyncram.data_b[12]
data_b[13] => altsyncram:the_altsyncram.data_b[13]
data_b[14] => altsyncram:the_altsyncram.data_b[14]
data_b[15] => altsyncram:the_altsyncram.data_b[15]
data_b[16] => altsyncram:the_altsyncram.data_b[16]
data_b[17] => altsyncram:the_altsyncram.data_b[17]
data_b[18] => altsyncram:the_altsyncram.data_b[18]
data_b[19] => altsyncram:the_altsyncram.data_b[19]
data_b[20] => altsyncram:the_altsyncram.data_b[20]
data_b[21] => altsyncram:the_altsyncram.data_b[21]
data_b[22] => altsyncram:the_altsyncram.data_b[22]
data_b[23] => altsyncram:the_altsyncram.data_b[23]
data_b[24] => altsyncram:the_altsyncram.data_b[24]
data_b[25] => altsyncram:the_altsyncram.data_b[25]
data_b[26] => altsyncram:the_altsyncram.data_b[26]
data_b[27] => altsyncram:the_altsyncram.data_b[27]
data_b[28] => altsyncram:the_altsyncram.data_b[28]
data_b[29] => altsyncram:the_altsyncram.data_b[29]
data_b[30] => altsyncram:the_altsyncram.data_b[30]
data_b[31] => altsyncram:the_altsyncram.data_b[31]
data_b[32] => altsyncram:the_altsyncram.data_b[32]
data_b[33] => altsyncram:the_altsyncram.data_b[33]
data_b[34] => altsyncram:the_altsyncram.data_b[34]
data_b[35] => altsyncram:the_altsyncram.data_b[35]
wren_a => altsyncram:the_altsyncram.wren_a
wren_b => altsyncram:the_altsyncram.wren_b


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_0a02:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_0a02:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0a02:auto_generated.data_a[0]
data_a[1] => altsyncram_0a02:auto_generated.data_a[1]
data_a[2] => altsyncram_0a02:auto_generated.data_a[2]
data_a[3] => altsyncram_0a02:auto_generated.data_a[3]
data_a[4] => altsyncram_0a02:auto_generated.data_a[4]
data_a[5] => altsyncram_0a02:auto_generated.data_a[5]
data_a[6] => altsyncram_0a02:auto_generated.data_a[6]
data_a[7] => altsyncram_0a02:auto_generated.data_a[7]
data_a[8] => altsyncram_0a02:auto_generated.data_a[8]
data_a[9] => altsyncram_0a02:auto_generated.data_a[9]
data_a[10] => altsyncram_0a02:auto_generated.data_a[10]
data_a[11] => altsyncram_0a02:auto_generated.data_a[11]
data_a[12] => altsyncram_0a02:auto_generated.data_a[12]
data_a[13] => altsyncram_0a02:auto_generated.data_a[13]
data_a[14] => altsyncram_0a02:auto_generated.data_a[14]
data_a[15] => altsyncram_0a02:auto_generated.data_a[15]
data_a[16] => altsyncram_0a02:auto_generated.data_a[16]
data_a[17] => altsyncram_0a02:auto_generated.data_a[17]
data_a[18] => altsyncram_0a02:auto_generated.data_a[18]
data_a[19] => altsyncram_0a02:auto_generated.data_a[19]
data_a[20] => altsyncram_0a02:auto_generated.data_a[20]
data_a[21] => altsyncram_0a02:auto_generated.data_a[21]
data_a[22] => altsyncram_0a02:auto_generated.data_a[22]
data_a[23] => altsyncram_0a02:auto_generated.data_a[23]
data_a[24] => altsyncram_0a02:auto_generated.data_a[24]
data_a[25] => altsyncram_0a02:auto_generated.data_a[25]
data_a[26] => altsyncram_0a02:auto_generated.data_a[26]
data_a[27] => altsyncram_0a02:auto_generated.data_a[27]
data_a[28] => altsyncram_0a02:auto_generated.data_a[28]
data_a[29] => altsyncram_0a02:auto_generated.data_a[29]
data_a[30] => altsyncram_0a02:auto_generated.data_a[30]
data_a[31] => altsyncram_0a02:auto_generated.data_a[31]
data_a[32] => altsyncram_0a02:auto_generated.data_a[32]
data_a[33] => altsyncram_0a02:auto_generated.data_a[33]
data_a[34] => altsyncram_0a02:auto_generated.data_a[34]
data_a[35] => altsyncram_0a02:auto_generated.data_a[35]
data_b[0] => altsyncram_0a02:auto_generated.data_b[0]
data_b[1] => altsyncram_0a02:auto_generated.data_b[1]
data_b[2] => altsyncram_0a02:auto_generated.data_b[2]
data_b[3] => altsyncram_0a02:auto_generated.data_b[3]
data_b[4] => altsyncram_0a02:auto_generated.data_b[4]
data_b[5] => altsyncram_0a02:auto_generated.data_b[5]
data_b[6] => altsyncram_0a02:auto_generated.data_b[6]
data_b[7] => altsyncram_0a02:auto_generated.data_b[7]
data_b[8] => altsyncram_0a02:auto_generated.data_b[8]
data_b[9] => altsyncram_0a02:auto_generated.data_b[9]
data_b[10] => altsyncram_0a02:auto_generated.data_b[10]
data_b[11] => altsyncram_0a02:auto_generated.data_b[11]
data_b[12] => altsyncram_0a02:auto_generated.data_b[12]
data_b[13] => altsyncram_0a02:auto_generated.data_b[13]
data_b[14] => altsyncram_0a02:auto_generated.data_b[14]
data_b[15] => altsyncram_0a02:auto_generated.data_b[15]
data_b[16] => altsyncram_0a02:auto_generated.data_b[16]
data_b[17] => altsyncram_0a02:auto_generated.data_b[17]
data_b[18] => altsyncram_0a02:auto_generated.data_b[18]
data_b[19] => altsyncram_0a02:auto_generated.data_b[19]
data_b[20] => altsyncram_0a02:auto_generated.data_b[20]
data_b[21] => altsyncram_0a02:auto_generated.data_b[21]
data_b[22] => altsyncram_0a02:auto_generated.data_b[22]
data_b[23] => altsyncram_0a02:auto_generated.data_b[23]
data_b[24] => altsyncram_0a02:auto_generated.data_b[24]
data_b[25] => altsyncram_0a02:auto_generated.data_b[25]
data_b[26] => altsyncram_0a02:auto_generated.data_b[26]
data_b[27] => altsyncram_0a02:auto_generated.data_b[27]
data_b[28] => altsyncram_0a02:auto_generated.data_b[28]
data_b[29] => altsyncram_0a02:auto_generated.data_b[29]
data_b[30] => altsyncram_0a02:auto_generated.data_b[30]
data_b[31] => altsyncram_0a02:auto_generated.data_b[31]
data_b[32] => altsyncram_0a02:auto_generated.data_b[32]
data_b[33] => altsyncram_0a02:auto_generated.data_b[33]
data_b[34] => altsyncram_0a02:auto_generated.data_b[34]
data_b[35] => altsyncram_0a02:auto_generated.data_b[35]
address_a[0] => altsyncram_0a02:auto_generated.address_a[0]
address_a[1] => altsyncram_0a02:auto_generated.address_a[1]
address_a[2] => altsyncram_0a02:auto_generated.address_a[2]
address_a[3] => altsyncram_0a02:auto_generated.address_a[3]
address_a[4] => altsyncram_0a02:auto_generated.address_a[4]
address_a[5] => altsyncram_0a02:auto_generated.address_a[5]
address_a[6] => altsyncram_0a02:auto_generated.address_a[6]
address_b[0] => altsyncram_0a02:auto_generated.address_b[0]
address_b[1] => altsyncram_0a02:auto_generated.address_b[1]
address_b[2] => altsyncram_0a02:auto_generated.address_b[2]
address_b[3] => altsyncram_0a02:auto_generated.address_b[3]
address_b[4] => altsyncram_0a02:auto_generated.address_b[4]
address_b[5] => altsyncram_0a02:auto_generated.address_b[5]
address_b[6] => altsyncram_0a02:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0a02:auto_generated.clock0
clock1 => altsyncram_0a02:auto_generated.clock1
clocken0 => altsyncram_0a02:auto_generated.clocken0
clocken1 => altsyncram_0a02:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE
wren_b => ram_block1a32.PORTBWE
wren_b => ram_block1a33.PORTBWE
wren_b => ram_block1a34.PORTBWE
wren_b => ram_block1a35.PORTBWE


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper
MonDReg[0] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[0]
MonDReg[1] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[1]
MonDReg[2] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[2]
MonDReg[3] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[3]
MonDReg[4] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[4]
MonDReg[5] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[5]
MonDReg[6] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[6]
MonDReg[7] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[7]
MonDReg[8] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[8]
MonDReg[9] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[9]
MonDReg[10] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[10]
MonDReg[11] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[11]
MonDReg[12] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[12]
MonDReg[13] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[13]
MonDReg[14] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[14]
MonDReg[15] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[15]
MonDReg[16] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[16]
MonDReg[17] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[17]
MonDReg[18] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[18]
MonDReg[19] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[19]
MonDReg[20] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[20]
MonDReg[21] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[21]
MonDReg[22] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[22]
MonDReg[23] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[23]
MonDReg[24] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[24]
MonDReg[25] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[25]
MonDReg[26] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[26]
MonDReg[27] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[27]
MonDReg[28] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[28]
MonDReg[29] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[29]
MonDReg[30] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[30]
MonDReg[31] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.MonDReg[31]
break_readreg[0] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[0]
break_readreg[1] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[1]
break_readreg[2] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[2]
break_readreg[3] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[3]
break_readreg[4] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[4]
break_readreg[5] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[5]
break_readreg[6] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[6]
break_readreg[7] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[7]
break_readreg[8] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[8]
break_readreg[9] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[9]
break_readreg[10] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[10]
break_readreg[11] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[11]
break_readreg[12] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[12]
break_readreg[13] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[13]
break_readreg[14] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[14]
break_readreg[15] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[15]
break_readreg[16] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[16]
break_readreg[17] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[17]
break_readreg[18] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[18]
break_readreg[19] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[19]
break_readreg[20] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[20]
break_readreg[21] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[21]
break_readreg[22] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[22]
break_readreg[23] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[23]
break_readreg[24] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[24]
break_readreg[25] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[25]
break_readreg[26] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[26]
break_readreg[27] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[27]
break_readreg[28] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[28]
break_readreg[29] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[29]
break_readreg[30] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[30]
break_readreg[31] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.break_readreg[31]
clk => cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.clk
dbrk_hit0_latch => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.dbrk_hit0_latch
dbrk_hit1_latch => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.dbrk_hit1_latch
dbrk_hit2_latch => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.dbrk_hit2_latch
dbrk_hit3_latch => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.dbrk_hit3_latch
debugack => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.debugack
monitor_error => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.monitor_error
monitor_ready => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.monitor_ready
reset_n => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.reset_n
resetlatch => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.resetlatch
tracemem_on => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_on
tracemem_trcdata[0] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[0]
tracemem_trcdata[1] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[1]
tracemem_trcdata[2] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[2]
tracemem_trcdata[3] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[3]
tracemem_trcdata[4] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[4]
tracemem_trcdata[5] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[5]
tracemem_trcdata[6] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[6]
tracemem_trcdata[7] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[7]
tracemem_trcdata[8] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[8]
tracemem_trcdata[9] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[9]
tracemem_trcdata[10] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[10]
tracemem_trcdata[11] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[11]
tracemem_trcdata[12] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[12]
tracemem_trcdata[13] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[13]
tracemem_trcdata[14] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[14]
tracemem_trcdata[15] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[15]
tracemem_trcdata[16] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[16]
tracemem_trcdata[17] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[17]
tracemem_trcdata[18] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[18]
tracemem_trcdata[19] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[19]
tracemem_trcdata[20] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[20]
tracemem_trcdata[21] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[21]
tracemem_trcdata[22] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[22]
tracemem_trcdata[23] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[23]
tracemem_trcdata[24] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[24]
tracemem_trcdata[25] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[25]
tracemem_trcdata[26] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[26]
tracemem_trcdata[27] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[27]
tracemem_trcdata[28] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[28]
tracemem_trcdata[29] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[29]
tracemem_trcdata[30] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[30]
tracemem_trcdata[31] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[31]
tracemem_trcdata[32] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[32]
tracemem_trcdata[33] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[33]
tracemem_trcdata[34] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[34]
tracemem_trcdata[35] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_trcdata[35]
tracemem_tw => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.tracemem_tw
trc_im_addr[0] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[0]
trc_im_addr[1] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[1]
trc_im_addr[2] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[2]
trc_im_addr[3] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[3]
trc_im_addr[4] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[4]
trc_im_addr[5] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[5]
trc_im_addr[6] => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_im_addr[6]
trc_on => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_on
trc_wrap => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trc_wrap
trigbrktype => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trigbrktype
trigger_state_1 => cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.trigger_state_1


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN0
MonDReg[16] => Mux20.IN0
MonDReg[17] => Mux19.IN0
MonDReg[18] => Mux18.IN0
MonDReg[19] => Mux17.IN0
MonDReg[20] => Mux16.IN0
MonDReg[21] => Mux15.IN0
MonDReg[22] => Mux14.IN0
MonDReg[23] => Mux13.IN0
MonDReg[24] => Mux12.IN0
MonDReg[25] => Mux11.IN0
MonDReg[26] => Mux10.IN0
MonDReg[27] => Mux9.IN0
MonDReg[28] => Mux8.IN0
MonDReg[29] => Mux7.IN0
MonDReg[30] => Mux6.IN0
MonDReg[31] => Mux5.IN0
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN1
break_readreg[16] => Mux20.IN1
break_readreg[17] => Mux19.IN1
break_readreg[18] => Mux18.IN1
break_readreg[19] => Mux17.IN1
break_readreg[20] => Mux16.IN1
break_readreg[21] => Mux15.IN1
break_readreg[22] => Mux14.IN1
break_readreg[23] => Mux13.IN1
break_readreg[24] => Mux12.IN1
break_readreg[25] => Mux11.IN1
break_readreg[26] => Mux10.IN1
break_readreg[27] => Mux9.IN1
break_readreg[28] => Mux8.IN1
break_readreg[29] => Mux7.IN1
break_readreg[30] => Mux6.IN1
break_readreg[31] => Mux5.IN1
dbrk_hit0_latch => Mux4.IN0
dbrk_hit1_latch => Mux3.IN0
dbrk_hit2_latch => Mux2.IN0
dbrk_hit3_latch => Mux1.IN0
debugack => altera_std_synchronizer:the_altera_std_synchronizer.din
ir_in[0] => Mux0.IN1
ir_in[0] => Mux1.IN2
ir_in[0] => Mux2.IN2
ir_in[0] => Mux3.IN2
ir_in[0] => Mux4.IN2
ir_in[0] => Mux5.IN3
ir_in[0] => Mux6.IN3
ir_in[0] => Mux7.IN3
ir_in[0] => Mux8.IN3
ir_in[0] => Mux9.IN3
ir_in[0] => Mux10.IN3
ir_in[0] => Mux11.IN3
ir_in[0] => Mux12.IN3
ir_in[0] => Mux13.IN3
ir_in[0] => Mux14.IN3
ir_in[0] => Mux15.IN3
ir_in[0] => Mux16.IN3
ir_in[0] => Mux17.IN3
ir_in[0] => Mux18.IN3
ir_in[0] => Mux19.IN3
ir_in[0] => Mux20.IN3
ir_in[0] => Mux21.IN3
ir_in[0] => Mux22.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux28.IN4
ir_in[0] => Mux29.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux36.IN3
ir_in[0] => Mux37.IN1
ir_in[0] => Mux43.IN5
ir_in[0] => Mux44.IN5
ir_in[0] => Mux45.IN5
ir_in[1] => Mux0.IN0
ir_in[1] => Mux1.IN1
ir_in[1] => Mux2.IN1
ir_in[1] => Mux3.IN1
ir_in[1] => Mux4.IN1
ir_in[1] => Mux5.IN2
ir_in[1] => Mux6.IN2
ir_in[1] => Mux7.IN2
ir_in[1] => Mux8.IN2
ir_in[1] => Mux9.IN2
ir_in[1] => Mux10.IN2
ir_in[1] => Mux11.IN2
ir_in[1] => Mux12.IN2
ir_in[1] => Mux13.IN2
ir_in[1] => Mux14.IN2
ir_in[1] => Mux15.IN2
ir_in[1] => Mux16.IN2
ir_in[1] => Mux17.IN2
ir_in[1] => Mux18.IN2
ir_in[1] => Mux19.IN2
ir_in[1] => Mux20.IN2
ir_in[1] => Mux21.IN2
ir_in[1] => Mux22.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux28.IN3
ir_in[1] => Mux29.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux36.IN2
ir_in[1] => Mux37.IN0
ir_in[1] => Mux43.IN4
ir_in[1] => Mux44.IN4
ir_in[1] => Mux45.IN4
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN3
monitor_ready => altera_std_synchronizer:the_altera_std_synchronizer1.din
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN3
tck => altera_std_synchronizer:the_altera_std_synchronizer.clk
tck => ir_out[0]~reg0.CLK
tck => ir_out[1]~reg0.CLK
tck => DRsize[0].CLK
tck => DRsize[1].CLK
tck => DRsize[2].CLK
tck => internal_sr[0].CLK
tck => internal_sr[1].CLK
tck => internal_sr[2].CLK
tck => internal_sr[3].CLK
tck => internal_sr[4].CLK
tck => internal_sr[5].CLK
tck => internal_sr[6].CLK
tck => internal_sr[7].CLK
tck => internal_sr[8].CLK
tck => internal_sr[9].CLK
tck => internal_sr[10].CLK
tck => internal_sr[11].CLK
tck => internal_sr[12].CLK
tck => internal_sr[13].CLK
tck => internal_sr[14].CLK
tck => internal_sr[15].CLK
tck => internal_sr[16].CLK
tck => internal_sr[17].CLK
tck => internal_sr[18].CLK
tck => internal_sr[19].CLK
tck => internal_sr[20].CLK
tck => internal_sr[21].CLK
tck => internal_sr[22].CLK
tck => internal_sr[23].CLK
tck => internal_sr[24].CLK
tck => internal_sr[25].CLK
tck => internal_sr[26].CLK
tck => internal_sr[27].CLK
tck => internal_sr[28].CLK
tck => internal_sr[29].CLK
tck => internal_sr[30].CLK
tck => internal_sr[31].CLK
tck => internal_sr[32].CLK
tck => internal_sr[33].CLK
tck => internal_sr[34].CLK
tck => internal_sr[35].CLK
tck => internal_sr[36].CLK
tck => internal_sr[37].CLK
tck => altera_std_synchronizer:the_altera_std_synchronizer1.clk
tdi => Mux38.IN0
tdi => Mux39.IN0
tdi => Mux40.IN0
tdi => Mux41.IN0
tdi => Mux42.IN0
tdi => Mux42.IN1
tdi => Mux42.IN2
tdi => internal_sr.DATAB
tracemem_on => Mux1.IN3
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN4
tracemem_trcdata[17] => Mux20.IN4
tracemem_trcdata[18] => Mux19.IN4
tracemem_trcdata[19] => Mux18.IN4
tracemem_trcdata[20] => Mux17.IN4
tracemem_trcdata[21] => Mux16.IN4
tracemem_trcdata[22] => Mux15.IN4
tracemem_trcdata[23] => Mux14.IN4
tracemem_trcdata[24] => Mux13.IN4
tracemem_trcdata[25] => Mux12.IN4
tracemem_trcdata[26] => Mux11.IN4
tracemem_trcdata[27] => Mux10.IN4
tracemem_trcdata[28] => Mux9.IN4
tracemem_trcdata[29] => Mux8.IN4
tracemem_trcdata[30] => Mux7.IN4
tracemem_trcdata[31] => Mux6.IN4
tracemem_trcdata[32] => Mux5.IN4
tracemem_trcdata[33] => Mux4.IN4
tracemem_trcdata[34] => Mux3.IN4
tracemem_trcdata[35] => Mux2.IN3
tracemem_tw => Mux0.IN2
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN3
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_cdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_sdr => internal_sr.OUTPUTSELECT
vs_uir => DRsize[0].ENA
vs_uir => DRsize[1].ENA
vs_uir => DRsize[2].ENA


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk
clk => altera_std_synchronizer:the_altera_std_synchronizer2.clk
clk => internal_jdo1[0].CLK
clk => internal_jdo1[1].CLK
clk => internal_jdo1[2].CLK
clk => internal_jdo1[3].CLK
clk => internal_jdo1[4].CLK
clk => internal_jdo1[5].CLK
clk => internal_jdo1[6].CLK
clk => internal_jdo1[7].CLK
clk => internal_jdo1[8].CLK
clk => internal_jdo1[9].CLK
clk => internal_jdo1[10].CLK
clk => internal_jdo1[11].CLK
clk => internal_jdo1[12].CLK
clk => internal_jdo1[13].CLK
clk => internal_jdo1[14].CLK
clk => internal_jdo1[15].CLK
clk => internal_jdo1[16].CLK
clk => internal_jdo1[17].CLK
clk => internal_jdo1[18].CLK
clk => internal_jdo1[19].CLK
clk => internal_jdo1[20].CLK
clk => internal_jdo1[21].CLK
clk => internal_jdo1[22].CLK
clk => internal_jdo1[23].CLK
clk => internal_jdo1[24].CLK
clk => internal_jdo1[25].CLK
clk => internal_jdo1[26].CLK
clk => internal_jdo1[27].CLK
clk => internal_jdo1[28].CLK
clk => internal_jdo1[29].CLK
clk => internal_jdo1[30].CLK
clk => internal_jdo1[31].CLK
clk => internal_jdo1[32].CLK
clk => internal_jdo1[33].CLK
clk => internal_jdo1[34].CLK
clk => internal_jdo1[35].CLK
clk => internal_jdo1[36].CLK
clk => internal_jdo1[37].CLK
clk => ir[0].CLK
clk => ir[1].CLK
clk => jxuir.CLK
clk => sync2_uir.CLK
clk => enable_action_strobe.CLK
clk => update_jdo_strobe.CLK
clk => sync2_udr.CLK
clk => altera_std_synchronizer:the_altera_std_synchronizer3.clk
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => internal_jdo1[0].DATAIN
sr[1] => internal_jdo1[1].DATAIN
sr[2] => internal_jdo1[2].DATAIN
sr[3] => internal_jdo1[3].DATAIN
sr[4] => internal_jdo1[4].DATAIN
sr[5] => internal_jdo1[5].DATAIN
sr[6] => internal_jdo1[6].DATAIN
sr[7] => internal_jdo1[7].DATAIN
sr[8] => internal_jdo1[8].DATAIN
sr[9] => internal_jdo1[9].DATAIN
sr[10] => internal_jdo1[10].DATAIN
sr[11] => internal_jdo1[11].DATAIN
sr[12] => internal_jdo1[12].DATAIN
sr[13] => internal_jdo1[13].DATAIN
sr[14] => internal_jdo1[14].DATAIN
sr[15] => internal_jdo1[15].DATAIN
sr[16] => internal_jdo1[16].DATAIN
sr[17] => internal_jdo1[17].DATAIN
sr[18] => internal_jdo1[18].DATAIN
sr[19] => internal_jdo1[19].DATAIN
sr[20] => internal_jdo1[20].DATAIN
sr[21] => internal_jdo1[21].DATAIN
sr[22] => internal_jdo1[22].DATAIN
sr[23] => internal_jdo1[23].DATAIN
sr[24] => internal_jdo1[24].DATAIN
sr[25] => internal_jdo1[25].DATAIN
sr[26] => internal_jdo1[26].DATAIN
sr[27] => internal_jdo1[27].DATAIN
sr[28] => internal_jdo1[28].DATAIN
sr[29] => internal_jdo1[29].DATAIN
sr[30] => internal_jdo1[30].DATAIN
sr[31] => internal_jdo1[31].DATAIN
sr[32] => internal_jdo1[32].DATAIN
sr[33] => internal_jdo1[33].DATAIN
sr[34] => internal_jdo1[34].DATAIN
sr[35] => internal_jdo1[35].DATAIN
sr[36] => internal_jdo1[36].DATAIN
sr[37] => internal_jdo1[37].DATAIN
vs_udr => altera_std_synchronizer:the_altera_std_synchronizer2.din
vs_uir => altera_std_synchronizer:the_altera_std_synchronizer3.din


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1


|Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr.IN1
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_udr.IN1
jtag_state_udr => virtual_state_uir.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN0
usr1 => virtual_dr_scan.IN0
clr => ~NO_FANOUT~
ena => virtual_dr_scan.IN1
ena => virtual_ir_scan.IN1
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst_s1_arbitrator:the_cpu_altera_nios_custom_instr_floating_point_inst_s1
clk => ~NO_FANOUT~
cpu_altera_nios_custom_instr_floating_point_inst_s1_done => cpu_altera_nios_custom_instr_floating_point_inst_s1_done_from_sa.DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[0] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[0].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[1] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[1].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[2] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[2].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[3] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[3].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[4] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[4].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[5] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[5].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[6] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[6].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[7] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[7].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[8] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[8].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[9] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[9].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[10] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[10].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[11] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[11].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[12] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[12].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[13] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[13].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[14] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[14].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[15] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[15].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[16] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[16].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[17] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[17].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[18] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[18].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[19] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[19].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[20] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[20].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[21] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[21].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[22] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[22].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[23] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[23].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[24] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[24].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[25] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[25].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[26] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[26].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[27] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[27].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[28] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[28].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[29] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[29].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[30] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[30].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_result[31] => cpu_altera_nios_custom_instr_floating_point_inst_s1_result_from_sa[31].DATAIN
cpu_altera_nios_custom_instr_floating_point_inst_s1_select => ~NO_FANOUT~
cpu_custom_instruction_master_multi_clk_en => cpu_altera_nios_custom_instr_floating_point_inst_s1_clk_en.DATAIN
cpu_custom_instruction_master_multi_dataa[0] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[0].DATAIN
cpu_custom_instruction_master_multi_dataa[1] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[1].DATAIN
cpu_custom_instruction_master_multi_dataa[2] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[2].DATAIN
cpu_custom_instruction_master_multi_dataa[3] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[3].DATAIN
cpu_custom_instruction_master_multi_dataa[4] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[4].DATAIN
cpu_custom_instruction_master_multi_dataa[5] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[5].DATAIN
cpu_custom_instruction_master_multi_dataa[6] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[6].DATAIN
cpu_custom_instruction_master_multi_dataa[7] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[7].DATAIN
cpu_custom_instruction_master_multi_dataa[8] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[8].DATAIN
cpu_custom_instruction_master_multi_dataa[9] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[9].DATAIN
cpu_custom_instruction_master_multi_dataa[10] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[10].DATAIN
cpu_custom_instruction_master_multi_dataa[11] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[11].DATAIN
cpu_custom_instruction_master_multi_dataa[12] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[12].DATAIN
cpu_custom_instruction_master_multi_dataa[13] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[13].DATAIN
cpu_custom_instruction_master_multi_dataa[14] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[14].DATAIN
cpu_custom_instruction_master_multi_dataa[15] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[15].DATAIN
cpu_custom_instruction_master_multi_dataa[16] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[16].DATAIN
cpu_custom_instruction_master_multi_dataa[17] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[17].DATAIN
cpu_custom_instruction_master_multi_dataa[18] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[18].DATAIN
cpu_custom_instruction_master_multi_dataa[19] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[19].DATAIN
cpu_custom_instruction_master_multi_dataa[20] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[20].DATAIN
cpu_custom_instruction_master_multi_dataa[21] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[21].DATAIN
cpu_custom_instruction_master_multi_dataa[22] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[22].DATAIN
cpu_custom_instruction_master_multi_dataa[23] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[23].DATAIN
cpu_custom_instruction_master_multi_dataa[24] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[24].DATAIN
cpu_custom_instruction_master_multi_dataa[25] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[25].DATAIN
cpu_custom_instruction_master_multi_dataa[26] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[26].DATAIN
cpu_custom_instruction_master_multi_dataa[27] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[27].DATAIN
cpu_custom_instruction_master_multi_dataa[28] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[28].DATAIN
cpu_custom_instruction_master_multi_dataa[29] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[29].DATAIN
cpu_custom_instruction_master_multi_dataa[30] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[30].DATAIN
cpu_custom_instruction_master_multi_dataa[31] => cpu_altera_nios_custom_instr_floating_point_inst_s1_dataa[31].DATAIN
cpu_custom_instruction_master_multi_datab[0] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[0].DATAIN
cpu_custom_instruction_master_multi_datab[1] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[1].DATAIN
cpu_custom_instruction_master_multi_datab[2] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[2].DATAIN
cpu_custom_instruction_master_multi_datab[3] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[3].DATAIN
cpu_custom_instruction_master_multi_datab[4] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[4].DATAIN
cpu_custom_instruction_master_multi_datab[5] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[5].DATAIN
cpu_custom_instruction_master_multi_datab[6] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[6].DATAIN
cpu_custom_instruction_master_multi_datab[7] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[7].DATAIN
cpu_custom_instruction_master_multi_datab[8] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[8].DATAIN
cpu_custom_instruction_master_multi_datab[9] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[9].DATAIN
cpu_custom_instruction_master_multi_datab[10] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[10].DATAIN
cpu_custom_instruction_master_multi_datab[11] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[11].DATAIN
cpu_custom_instruction_master_multi_datab[12] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[12].DATAIN
cpu_custom_instruction_master_multi_datab[13] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[13].DATAIN
cpu_custom_instruction_master_multi_datab[14] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[14].DATAIN
cpu_custom_instruction_master_multi_datab[15] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[15].DATAIN
cpu_custom_instruction_master_multi_datab[16] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[16].DATAIN
cpu_custom_instruction_master_multi_datab[17] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[17].DATAIN
cpu_custom_instruction_master_multi_datab[18] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[18].DATAIN
cpu_custom_instruction_master_multi_datab[19] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[19].DATAIN
cpu_custom_instruction_master_multi_datab[20] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[20].DATAIN
cpu_custom_instruction_master_multi_datab[21] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[21].DATAIN
cpu_custom_instruction_master_multi_datab[22] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[22].DATAIN
cpu_custom_instruction_master_multi_datab[23] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[23].DATAIN
cpu_custom_instruction_master_multi_datab[24] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[24].DATAIN
cpu_custom_instruction_master_multi_datab[25] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[25].DATAIN
cpu_custom_instruction_master_multi_datab[26] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[26].DATAIN
cpu_custom_instruction_master_multi_datab[27] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[27].DATAIN
cpu_custom_instruction_master_multi_datab[28] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[28].DATAIN
cpu_custom_instruction_master_multi_datab[29] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[29].DATAIN
cpu_custom_instruction_master_multi_datab[30] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[30].DATAIN
cpu_custom_instruction_master_multi_datab[31] => cpu_altera_nios_custom_instr_floating_point_inst_s1_datab[31].DATAIN
cpu_custom_instruction_master_multi_n[0] => cpu_altera_nios_custom_instr_floating_point_inst_s1_n[0].DATAIN
cpu_custom_instruction_master_multi_n[1] => cpu_altera_nios_custom_instr_floating_point_inst_s1_n[1].DATAIN
cpu_custom_instruction_master_multi_n[2] => ~NO_FANOUT~
cpu_custom_instruction_master_multi_n[3] => ~NO_FANOUT~
cpu_custom_instruction_master_multi_n[4] => ~NO_FANOUT~
cpu_custom_instruction_master_multi_n[5] => ~NO_FANOUT~
cpu_custom_instruction_master_multi_n[6] => ~NO_FANOUT~
cpu_custom_instruction_master_multi_n[7] => ~NO_FANOUT~
cpu_custom_instruction_master_start_cpu_altera_nios_custom_instr_floating_point_inst_s1 => cpu_altera_nios_custom_instr_floating_point_inst_s1_start.DATAIN
reset_n => cpu_altera_nios_custom_instr_floating_point_inst_s1_reset.DATAIN


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst
clk => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.clk
clk_en => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.clk_en
dataa[0] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[0]
dataa[1] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[1]
dataa[2] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[2]
dataa[3] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[3]
dataa[4] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[4]
dataa[5] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[5]
dataa[6] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[6]
dataa[7] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[7]
dataa[8] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[8]
dataa[9] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[9]
dataa[10] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[10]
dataa[11] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[11]
dataa[12] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[12]
dataa[13] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[13]
dataa[14] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[14]
dataa[15] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[15]
dataa[16] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[16]
dataa[17] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[17]
dataa[18] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[18]
dataa[19] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[19]
dataa[20] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[20]
dataa[21] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[21]
dataa[22] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[22]
dataa[23] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[23]
dataa[24] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[24]
dataa[25] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[25]
dataa[26] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[26]
dataa[27] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[27]
dataa[28] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[28]
dataa[29] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[29]
dataa[30] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[30]
dataa[31] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.dataa[31]
datab[0] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[0]
datab[1] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[1]
datab[2] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[2]
datab[3] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[3]
datab[4] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[4]
datab[5] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[5]
datab[6] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[6]
datab[7] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[7]
datab[8] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[8]
datab[9] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[9]
datab[10] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[10]
datab[11] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[11]
datab[12] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[12]
datab[13] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[13]
datab[14] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[14]
datab[15] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[15]
datab[16] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[16]
datab[17] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[17]
datab[18] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[18]
datab[19] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[19]
datab[20] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[20]
datab[21] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[21]
datab[22] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[22]
datab[23] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[23]
datab[24] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[24]
datab[25] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[25]
datab[26] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[26]
datab[27] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[27]
datab[28] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[28]
datab[29] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[29]
datab[30] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[30]
datab[31] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.datab[31]
n[0] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.n[0]
n[1] => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.n[1]
reset => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.reset
start => fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst.start


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst
clk => clk.IN1
clk_en => clk_en.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
n[0] => n[0].IN1
n[1] => n[1].IN1
reset => reset.IN1
start => start.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance
clk => clk.IN2
clk_en => clk_en.IN2
dataa[0] => dataa_regout.DATAB
dataa[1] => dataa_regout.DATAB
dataa[2] => dataa_regout.DATAB
dataa[3] => dataa_regout.DATAB
dataa[4] => dataa_regout.DATAB
dataa[5] => dataa_regout.DATAB
dataa[6] => dataa_regout.DATAB
dataa[7] => dataa_regout.DATAB
dataa[8] => dataa_regout.DATAB
dataa[9] => dataa_regout.DATAB
dataa[10] => dataa_regout.DATAB
dataa[11] => dataa_regout.DATAB
dataa[12] => dataa_regout.DATAB
dataa[13] => dataa_regout.DATAB
dataa[14] => dataa_regout.DATAB
dataa[15] => dataa_regout.DATAB
dataa[16] => dataa_regout.DATAB
dataa[17] => dataa_regout.DATAB
dataa[18] => dataa_regout.DATAB
dataa[19] => dataa_regout.DATAB
dataa[20] => dataa_regout.DATAB
dataa[21] => dataa_regout.DATAB
dataa[22] => dataa_regout.DATAB
dataa[23] => dataa_regout.DATAB
dataa[24] => dataa_regout.DATAB
dataa[25] => dataa_regout.DATAB
dataa[26] => dataa_regout.DATAB
dataa[27] => dataa_regout.DATAB
dataa[28] => dataa_regout.DATAB
dataa[29] => dataa_regout.DATAB
dataa[30] => dataa_regout.DATAB
dataa[31] => dataa_regout.DATAB
datab[0] => datab_regout.DATAB
datab[1] => datab_regout.DATAB
datab[2] => datab_regout.DATAB
datab[3] => datab_regout.DATAB
datab[4] => datab_regout.DATAB
datab[5] => datab_regout.DATAB
datab[6] => datab_regout.DATAB
datab[7] => datab_regout.DATAB
datab[8] => datab_regout.DATAB
datab[9] => datab_regout.DATAB
datab[10] => datab_regout.DATAB
datab[11] => datab_regout.DATAB
datab[12] => datab_regout.DATAB
datab[13] => datab_regout.DATAB
datab[14] => datab_regout.DATAB
datab[15] => datab_regout.DATAB
datab[16] => datab_regout.DATAB
datab[17] => datab_regout.DATAB
datab[18] => datab_regout.DATAB
datab[19] => datab_regout.DATAB
datab[20] => datab_regout.DATAB
datab[21] => datab_regout.DATAB
datab[22] => datab_regout.DATAB
datab[23] => datab_regout.DATAB
datab[24] => datab_regout.DATAB
datab[25] => datab_regout.DATAB
datab[26] => datab_regout.DATAB
datab[27] => datab_regout.DATAB
datab[28] => datab_regout.DATAB
datab[29] => datab_regout.DATAB
datab[30] => datab_regout.DATAB
datab[31] => datab_regout.DATAB
n[0] => add_sub.IN1
n[1] => Equal0.IN30
reset => reset.IN2
start => counter_in[3].OUTPUTSELECT
start => counter_in[2].OUTPUTSELECT
start => counter_in[1].OUTPUTSELECT
start => counter_in[0].OUTPUTSELECT
start => done.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult
aclr => aclr.IN2
clk_en => clk_en.IN2
clock => clock.IN2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => sign_node_ff0.IN0
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => sign_node_ff0.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder
dataa[0] => add_sub_1od:auto_generated.dataa[0]
dataa[1] => add_sub_1od:auto_generated.dataa[1]
dataa[2] => add_sub_1od:auto_generated.dataa[2]
dataa[3] => add_sub_1od:auto_generated.dataa[3]
dataa[4] => add_sub_1od:auto_generated.dataa[4]
dataa[5] => add_sub_1od:auto_generated.dataa[5]
dataa[6] => add_sub_1od:auto_generated.dataa[6]
dataa[7] => add_sub_1od:auto_generated.dataa[7]
dataa[8] => add_sub_1od:auto_generated.dataa[8]
datab[0] => add_sub_1od:auto_generated.datab[0]
datab[1] => add_sub_1od:auto_generated.datab[1]
datab[2] => add_sub_1od:auto_generated.datab[2]
datab[3] => add_sub_1od:auto_generated.datab[3]
datab[4] => add_sub_1od:auto_generated.datab[4]
datab[5] => add_sub_1od:auto_generated.datab[5]
datab[6] => add_sub_1od:auto_generated.datab[6]
datab[7] => add_sub_1od:auto_generated.datab[7]
datab[8] => add_sub_1od:auto_generated.datab[8]
cin => add_sub_1od:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_1od:auto_generated.clock
aclr => add_sub_1od:auto_generated.aclr
clken => add_sub_1od:auto_generated.clken


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated
aclr => pipeline_dffe[8].IN0
cin => op_1.IN18
cin => op_1.IN19
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder
dataa[0] => add_sub_d8c:auto_generated.dataa[0]
dataa[1] => add_sub_d8c:auto_generated.dataa[1]
dataa[2] => add_sub_d8c:auto_generated.dataa[2]
dataa[3] => add_sub_d8c:auto_generated.dataa[3]
dataa[4] => add_sub_d8c:auto_generated.dataa[4]
dataa[5] => add_sub_d8c:auto_generated.dataa[5]
dataa[6] => add_sub_d8c:auto_generated.dataa[6]
dataa[7] => add_sub_d8c:auto_generated.dataa[7]
dataa[8] => add_sub_d8c:auto_generated.dataa[8]
dataa[9] => add_sub_d8c:auto_generated.dataa[9]
datab[0] => add_sub_d8c:auto_generated.datab[0]
datab[1] => add_sub_d8c:auto_generated.datab[1]
datab[2] => add_sub_d8c:auto_generated.datab[2]
datab[3] => add_sub_d8c:auto_generated.datab[3]
datab[4] => add_sub_d8c:auto_generated.datab[4]
datab[5] => add_sub_d8c:auto_generated.datab[5]
datab[6] => add_sub_d8c:auto_generated.datab[6]
datab[7] => add_sub_d8c:auto_generated.datab[7]
datab[8] => add_sub_d8c:auto_generated.datab[8]
datab[9] => add_sub_d8c:auto_generated.datab[9]
cin => add_sub_d8c:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder|add_sub_d8c:auto_generated
cin => op_1.IN20
cin => op_1.IN21
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr
dataa[0] => add_sub_0lg:auto_generated.dataa[0]
dataa[1] => add_sub_0lg:auto_generated.dataa[1]
dataa[2] => add_sub_0lg:auto_generated.dataa[2]
dataa[3] => add_sub_0lg:auto_generated.dataa[3]
dataa[4] => add_sub_0lg:auto_generated.dataa[4]
dataa[5] => add_sub_0lg:auto_generated.dataa[5]
dataa[6] => add_sub_0lg:auto_generated.dataa[6]
dataa[7] => add_sub_0lg:auto_generated.dataa[7]
dataa[8] => add_sub_0lg:auto_generated.dataa[8]
dataa[9] => add_sub_0lg:auto_generated.dataa[9]
datab[0] => add_sub_0lg:auto_generated.datab[0]
datab[1] => add_sub_0lg:auto_generated.datab[1]
datab[2] => add_sub_0lg:auto_generated.datab[2]
datab[3] => add_sub_0lg:auto_generated.datab[3]
datab[4] => add_sub_0lg:auto_generated.datab[4]
datab[5] => add_sub_0lg:auto_generated.datab[5]
datab[6] => add_sub_0lg:auto_generated.datab[6]
datab[7] => add_sub_0lg:auto_generated.datab[7]
datab[8] => add_sub_0lg:auto_generated.datab[8]
datab[9] => add_sub_0lg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr|add_sub_0lg:auto_generated
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder
dataa[0] => add_sub_ptb:auto_generated.dataa[0]
dataa[1] => add_sub_ptb:auto_generated.dataa[1]
dataa[2] => add_sub_ptb:auto_generated.dataa[2]
dataa[3] => add_sub_ptb:auto_generated.dataa[3]
dataa[4] => add_sub_ptb:auto_generated.dataa[4]
dataa[5] => add_sub_ptb:auto_generated.dataa[5]
dataa[6] => add_sub_ptb:auto_generated.dataa[6]
dataa[7] => add_sub_ptb:auto_generated.dataa[7]
dataa[8] => add_sub_ptb:auto_generated.dataa[8]
dataa[9] => add_sub_ptb:auto_generated.dataa[9]
dataa[10] => add_sub_ptb:auto_generated.dataa[10]
dataa[11] => add_sub_ptb:auto_generated.dataa[11]
dataa[12] => add_sub_ptb:auto_generated.dataa[12]
dataa[13] => add_sub_ptb:auto_generated.dataa[13]
dataa[14] => add_sub_ptb:auto_generated.dataa[14]
dataa[15] => add_sub_ptb:auto_generated.dataa[15]
dataa[16] => add_sub_ptb:auto_generated.dataa[16]
dataa[17] => add_sub_ptb:auto_generated.dataa[17]
dataa[18] => add_sub_ptb:auto_generated.dataa[18]
dataa[19] => add_sub_ptb:auto_generated.dataa[19]
dataa[20] => add_sub_ptb:auto_generated.dataa[20]
dataa[21] => add_sub_ptb:auto_generated.dataa[21]
dataa[22] => add_sub_ptb:auto_generated.dataa[22]
dataa[23] => add_sub_ptb:auto_generated.dataa[23]
dataa[24] => add_sub_ptb:auto_generated.dataa[24]
datab[0] => add_sub_ptb:auto_generated.datab[0]
datab[1] => add_sub_ptb:auto_generated.datab[1]
datab[2] => add_sub_ptb:auto_generated.datab[2]
datab[3] => add_sub_ptb:auto_generated.datab[3]
datab[4] => add_sub_ptb:auto_generated.datab[4]
datab[5] => add_sub_ptb:auto_generated.datab[5]
datab[6] => add_sub_ptb:auto_generated.datab[6]
datab[7] => add_sub_ptb:auto_generated.datab[7]
datab[8] => add_sub_ptb:auto_generated.datab[8]
datab[9] => add_sub_ptb:auto_generated.datab[9]
datab[10] => add_sub_ptb:auto_generated.datab[10]
datab[11] => add_sub_ptb:auto_generated.datab[11]
datab[12] => add_sub_ptb:auto_generated.datab[12]
datab[13] => add_sub_ptb:auto_generated.datab[13]
datab[14] => add_sub_ptb:auto_generated.datab[14]
datab[15] => add_sub_ptb:auto_generated.datab[15]
datab[16] => add_sub_ptb:auto_generated.datab[16]
datab[17] => add_sub_ptb:auto_generated.datab[17]
datab[18] => add_sub_ptb:auto_generated.datab[18]
datab[19] => add_sub_ptb:auto_generated.datab[19]
datab[20] => add_sub_ptb:auto_generated.datab[20]
datab[21] => add_sub_ptb:auto_generated.datab[21]
datab[22] => add_sub_ptb:auto_generated.datab[22]
datab[23] => add_sub_ptb:auto_generated.datab[23]
datab[24] => add_sub_ptb:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder|add_sub_ptb:auto_generated
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult
dataa[0] => mult_njt:auto_generated.dataa[0]
dataa[1] => mult_njt:auto_generated.dataa[1]
dataa[2] => mult_njt:auto_generated.dataa[2]
dataa[3] => mult_njt:auto_generated.dataa[3]
dataa[4] => mult_njt:auto_generated.dataa[4]
dataa[5] => mult_njt:auto_generated.dataa[5]
dataa[6] => mult_njt:auto_generated.dataa[6]
dataa[7] => mult_njt:auto_generated.dataa[7]
dataa[8] => mult_njt:auto_generated.dataa[8]
dataa[9] => mult_njt:auto_generated.dataa[9]
dataa[10] => mult_njt:auto_generated.dataa[10]
dataa[11] => mult_njt:auto_generated.dataa[11]
dataa[12] => mult_njt:auto_generated.dataa[12]
dataa[13] => mult_njt:auto_generated.dataa[13]
dataa[14] => mult_njt:auto_generated.dataa[14]
dataa[15] => mult_njt:auto_generated.dataa[15]
dataa[16] => mult_njt:auto_generated.dataa[16]
dataa[17] => mult_njt:auto_generated.dataa[17]
dataa[18] => mult_njt:auto_generated.dataa[18]
dataa[19] => mult_njt:auto_generated.dataa[19]
dataa[20] => mult_njt:auto_generated.dataa[20]
dataa[21] => mult_njt:auto_generated.dataa[21]
dataa[22] => mult_njt:auto_generated.dataa[22]
dataa[23] => mult_njt:auto_generated.dataa[23]
datab[0] => mult_njt:auto_generated.datab[0]
datab[1] => mult_njt:auto_generated.datab[1]
datab[2] => mult_njt:auto_generated.datab[2]
datab[3] => mult_njt:auto_generated.datab[3]
datab[4] => mult_njt:auto_generated.datab[4]
datab[5] => mult_njt:auto_generated.datab[5]
datab[6] => mult_njt:auto_generated.datab[6]
datab[7] => mult_njt:auto_generated.datab[7]
datab[8] => mult_njt:auto_generated.datab[8]
datab[9] => mult_njt:auto_generated.datab[9]
datab[10] => mult_njt:auto_generated.datab[10]
datab[11] => mult_njt:auto_generated.datab[11]
datab[12] => mult_njt:auto_generated.datab[12]
datab[13] => mult_njt:auto_generated.datab[13]
datab[14] => mult_njt:auto_generated.datab[14]
datab[15] => mult_njt:auto_generated.datab[15]
datab[16] => mult_njt:auto_generated.datab[16]
datab[17] => mult_njt:auto_generated.datab[17]
datab[18] => mult_njt:auto_generated.datab[18]
datab[19] => mult_njt:auto_generated.datab[19]
datab[20] => mult_njt:auto_generated.datab[20]
datab[21] => mult_njt:auto_generated.datab[21]
datab[22] => mult_njt:auto_generated.datab[22]
datab[23] => mult_njt:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => mult_njt:auto_generated.aclr
clock => mult_njt:auto_generated.clock
clken => mult_njt:auto_generated.clken


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated
aclr => dffe10.IN0
aclr => dffe100.IN0
aclr => dffe101.IN0
aclr => dffe102.IN0
aclr => dffe103.IN0
aclr => dffe104.IN0
aclr => dffe105.IN0
aclr => dffe106.IN0
aclr => dffe107.IN0
aclr => dffe108.IN0
aclr => dffe109.IN0
aclr => dffe11.IN0
aclr => dffe110.IN0
aclr => dffe111.IN0
aclr => dffe112.IN0
aclr => dffe113.IN0
aclr => dffe114.IN0
aclr => dffe115.IN0
aclr => dffe116.IN0
aclr => dffe117.IN0
aclr => dffe118.IN0
aclr => dffe119.IN0
aclr => dffe12.IN0
aclr => dffe120.IN0
aclr => dffe121.IN0
aclr => dffe122.IN0
aclr => dffe123.IN0
aclr => dffe124.IN0
aclr => dffe125.IN0
aclr => dffe126.IN0
aclr => dffe127.IN0
aclr => dffe128.IN0
aclr => dffe129.IN0
aclr => dffe13.IN0
aclr => dffe130.IN0
aclr => dffe131.IN0
aclr => dffe132.IN0
aclr => dffe133.IN0
aclr => dffe134.IN0
aclr => dffe135.IN0
aclr => dffe136.IN0
aclr => dffe137.IN0
aclr => dffe138.IN0
aclr => dffe139.IN0
aclr => dffe14.IN0
aclr => dffe140.IN0
aclr => dffe141.IN0
aclr => dffe142.IN0
aclr => dffe143.IN0
aclr => dffe144.IN0
aclr => dffe145.IN0
aclr => dffe146.IN0
aclr => dffe147.IN0
aclr => dffe148.IN0
aclr => dffe149.IN0
aclr => dffe15.IN0
aclr => dffe150.IN0
aclr => dffe151.IN0
aclr => dffe152.IN0
aclr => dffe153.IN0
aclr => dffe154.IN0
aclr => dffe155.IN0
aclr => dffe156.IN0
aclr => dffe157.IN0
aclr => dffe158.IN0
aclr => dffe159.IN0
aclr => dffe16.IN0
aclr => dffe160.IN0
aclr => dffe161.IN0
aclr => dffe162.IN0
aclr => dffe163.IN0
aclr => dffe164.IN0
aclr => dffe165.IN0
aclr => dffe166.IN0
aclr => dffe167.IN0
aclr => dffe168.IN0
aclr => dffe169.IN0
aclr => dffe17.IN0
aclr => dffe170.IN0
aclr => dffe171.IN0
aclr => dffe172.IN0
aclr => dffe173.IN0
aclr => dffe174.IN0
aclr => dffe175.IN0
aclr => dffe176.IN0
aclr => dffe177.IN0
aclr => dffe178.IN0
aclr => dffe179.IN0
aclr => dffe18.IN0
aclr => dffe19.IN0
aclr => dffe20.IN0
aclr => dffe21.IN0
aclr => dffe22.IN0
aclr => dffe23.IN0
aclr => dffe24.IN0
aclr => dffe25.IN0
aclr => dffe26.IN0
aclr => dffe27.IN0
aclr => dffe28.IN0
aclr => dffe29.IN0
aclr => dffe30.IN0
aclr => dffe31.IN0
aclr => dffe32.IN0
aclr => dffe33.IN0
aclr => dffe34.IN0
aclr => dffe35.IN0
aclr => dffe36.IN0
aclr => dffe37.IN0
aclr => dffe38.IN0
aclr => dffe39.IN0
aclr => dffe40.IN0
aclr => dffe41.IN0
aclr => dffe42.IN0
aclr => dffe43.IN0
aclr => dffe44.IN0
aclr => dffe45.IN0
aclr => dffe46.IN0
aclr => dffe47.IN0
aclr => dffe48.IN0
aclr => dffe49.IN0
aclr => dffe50.IN0
aclr => dffe51.IN0
aclr => dffe52.IN0
aclr => dffe53.IN0
aclr => dffe54.IN0
aclr => dffe55.IN0
aclr => dffe56.IN0
aclr => dffe57.IN0
aclr => dffe58.IN0
aclr => dffe59.IN0
aclr => dffe60.IN0
aclr => dffe61.IN0
aclr => dffe62.IN0
aclr => dffe63.IN0
aclr => dffe64.IN0
aclr => dffe65.IN0
aclr => dffe66.IN0
aclr => dffe67.IN0
aclr => dffe68.IN0
aclr => dffe69.IN0
aclr => dffe70.IN0
aclr => dffe71.IN0
aclr => dffe72.IN0
aclr => dffe73.IN0
aclr => dffe74.IN0
aclr => dffe75.IN0
aclr => dffe76.IN0
aclr => dffe77.IN0
aclr => dffe78.IN0
aclr => dffe79.IN0
aclr => dffe80.IN0
aclr => dffe81.IN0
aclr => dffe82.IN0
aclr => dffe83.IN0
aclr => dffe84.IN0
aclr => dffe85.IN0
aclr => dffe86.IN0
aclr => dffe87.IN0
aclr => dffe88.IN0
aclr => dffe89.IN0
aclr => dffe9.IN0
aclr => dffe90.IN0
aclr => dffe91.IN0
aclr => dffe92.IN0
aclr => dffe93.IN0
aclr => dffe94.IN0
aclr => dffe95.IN0
aclr => dffe96.IN0
aclr => dffe97.IN0
aclr => dffe98.IN0
aclr => dffe99.IN0
aclr => mac_mult1.ACLR
aclr => mac_mult3.ACLR
aclr => mac_mult5.ACLR
aclr => mac_mult7.ACLR
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
aclr => mac_out6.ACLR
aclr => mac_out8.ACLR
clken => mac_mult1.ENA
clken => mac_mult3.ENA
clken => mac_mult5.ENA
clken => mac_mult7.ENA
clken => mac_out2.ENA
clken => mac_out4.ENA
clken => mac_out6.ENA
clken => mac_out8.ENA
clken => dffe10.ENA
clken => dffe100.ENA
clken => dffe101.ENA
clken => dffe102.ENA
clken => dffe103.ENA
clken => dffe104.ENA
clken => dffe105.ENA
clken => dffe106.ENA
clken => dffe107.ENA
clken => dffe108.ENA
clken => dffe109.ENA
clken => dffe11.ENA
clken => dffe110.ENA
clken => dffe111.ENA
clken => dffe112.ENA
clken => dffe113.ENA
clken => dffe114.ENA
clken => dffe115.ENA
clken => dffe116.ENA
clken => dffe117.ENA
clken => dffe118.ENA
clken => dffe119.ENA
clken => dffe12.ENA
clken => dffe120.ENA
clken => dffe121.ENA
clken => dffe122.ENA
clken => dffe123.ENA
clken => dffe124.ENA
clken => dffe125.ENA
clken => dffe126.ENA
clken => dffe127.ENA
clken => dffe128.ENA
clken => dffe129.ENA
clken => dffe13.ENA
clken => dffe130.ENA
clken => dffe131.ENA
clken => dffe132.ENA
clken => dffe133.ENA
clken => dffe134.ENA
clken => dffe135.ENA
clken => dffe136.ENA
clken => dffe137.ENA
clken => dffe138.ENA
clken => dffe139.ENA
clken => dffe14.ENA
clken => dffe140.ENA
clken => dffe141.ENA
clken => dffe142.ENA
clken => dffe143.ENA
clken => dffe144.ENA
clken => dffe145.ENA
clken => dffe146.ENA
clken => dffe147.ENA
clken => dffe148.ENA
clken => dffe149.ENA
clken => dffe15.ENA
clken => dffe150.ENA
clken => dffe151.ENA
clken => dffe152.ENA
clken => dffe153.ENA
clken => dffe154.ENA
clken => dffe155.ENA
clken => dffe156.ENA
clken => dffe157.ENA
clken => dffe158.ENA
clken => dffe159.ENA
clken => dffe16.ENA
clken => dffe160.ENA
clken => dffe161.ENA
clken => dffe162.ENA
clken => dffe163.ENA
clken => dffe164.ENA
clken => dffe165.ENA
clken => dffe166.ENA
clken => dffe167.ENA
clken => dffe168.ENA
clken => dffe169.ENA
clken => dffe17.ENA
clken => dffe170.ENA
clken => dffe171.ENA
clken => dffe172.ENA
clken => dffe173.ENA
clken => dffe174.ENA
clken => dffe175.ENA
clken => dffe176.ENA
clken => dffe177.ENA
clken => dffe178.ENA
clken => dffe179.ENA
clken => dffe18.ENA
clken => dffe19.ENA
clken => dffe20.ENA
clken => dffe21.ENA
clken => dffe22.ENA
clken => dffe23.ENA
clken => dffe24.ENA
clken => dffe25.ENA
clken => dffe26.ENA
clken => dffe27.ENA
clken => dffe28.ENA
clken => dffe29.ENA
clken => dffe30.ENA
clken => dffe31.ENA
clken => dffe32.ENA
clken => dffe33.ENA
clken => dffe34.ENA
clken => dffe35.ENA
clken => dffe36.ENA
clken => dffe37.ENA
clken => dffe38.ENA
clken => dffe39.ENA
clken => dffe40.ENA
clken => dffe41.ENA
clken => dffe42.ENA
clken => dffe43.ENA
clken => dffe44.ENA
clken => dffe45.ENA
clken => dffe46.ENA
clken => dffe47.ENA
clken => dffe48.ENA
clken => dffe49.ENA
clken => dffe50.ENA
clken => dffe51.ENA
clken => dffe52.ENA
clken => dffe53.ENA
clken => dffe54.ENA
clken => dffe55.ENA
clken => dffe56.ENA
clken => dffe57.ENA
clken => dffe58.ENA
clken => dffe59.ENA
clken => dffe60.ENA
clken => dffe61.ENA
clken => dffe62.ENA
clken => dffe63.ENA
clken => dffe64.ENA
clken => dffe65.ENA
clken => dffe66.ENA
clken => dffe67.ENA
clken => dffe68.ENA
clken => dffe69.ENA
clken => dffe70.ENA
clken => dffe71.ENA
clken => dffe72.ENA
clken => dffe73.ENA
clken => dffe74.ENA
clken => dffe75.ENA
clken => dffe76.ENA
clken => dffe77.ENA
clken => dffe78.ENA
clken => dffe79.ENA
clken => dffe80.ENA
clken => dffe81.ENA
clken => dffe82.ENA
clken => dffe83.ENA
clken => dffe84.ENA
clken => dffe85.ENA
clken => dffe86.ENA
clken => dffe87.ENA
clken => dffe88.ENA
clken => dffe89.ENA
clken => dffe9.ENA
clken => dffe90.ENA
clken => dffe91.ENA
clken => dffe92.ENA
clken => dffe93.ENA
clken => dffe94.ENA
clken => dffe95.ENA
clken => dffe96.ENA
clken => dffe97.ENA
clken => dffe98.ENA
clken => dffe99.ENA
clock => mac_mult1.CLK
clock => mac_mult3.CLK
clock => mac_mult5.CLK
clock => mac_mult7.CLK
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe141.CLK
clock => dffe142.CLK
clock => dffe143.CLK
clock => dffe144.CLK
clock => dffe145.CLK
clock => dffe146.CLK
clock => dffe147.CLK
clock => dffe148.CLK
clock => dffe149.CLK
clock => dffe15.CLK
clock => dffe150.CLK
clock => dffe151.CLK
clock => dffe152.CLK
clock => dffe153.CLK
clock => dffe154.CLK
clock => dffe155.CLK
clock => dffe156.CLK
clock => dffe157.CLK
clock => dffe158.CLK
clock => dffe159.CLK
clock => dffe16.CLK
clock => dffe160.CLK
clock => dffe161.CLK
clock => dffe162.CLK
clock => dffe163.CLK
clock => dffe164.CLK
clock => dffe165.CLK
clock => dffe166.CLK
clock => dffe167.CLK
clock => dffe168.CLK
clock => dffe169.CLK
clock => dffe17.CLK
clock => dffe170.CLK
clock => dffe171.CLK
clock => dffe172.CLK
clock => dffe173.CLK
clock => dffe174.CLK
clock => dffe175.CLK
clock => dffe176.CLK
clock => dffe177.CLK
clock => dffe178.CLK
clock => dffe179.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub
aclr => aclr.IN10
add_sub => add_sub_dffe12.DATAIN
clk_en => clk_en.IN10
clock => clock.IN10
dataa[0] => man_a_not_zero_w[1].IN0
dataa[0] => aligned_dataa_man_w[2].IN1
dataa[1] => aligned_dataa_man_w[3].IN1
dataa[1] => man_a_not_zero_w[1].IN1
dataa[2] => aligned_dataa_man_w[4].IN1
dataa[2] => man_a_not_zero_w[2].IN1
dataa[3] => aligned_dataa_man_w[5].IN1
dataa[3] => man_a_not_zero_w[3].IN1
dataa[4] => aligned_dataa_man_w[6].IN1
dataa[4] => man_a_not_zero_w[4].IN1
dataa[5] => aligned_dataa_man_w[7].IN1
dataa[5] => man_a_not_zero_w[5].IN1
dataa[6] => aligned_dataa_man_w[8].IN1
dataa[6] => man_a_not_zero_w[6].IN1
dataa[7] => aligned_dataa_man_w[9].IN1
dataa[7] => man_a_not_zero_w[7].IN1
dataa[8] => aligned_dataa_man_w[10].IN1
dataa[8] => man_a_not_zero_w[8].IN1
dataa[9] => aligned_dataa_man_w[11].IN1
dataa[9] => man_a_not_zero_w[9].IN1
dataa[10] => aligned_dataa_man_w[12].IN1
dataa[10] => man_a_not_zero_w[10].IN1
dataa[11] => aligned_dataa_man_w[13].IN1
dataa[11] => man_a_not_zero_w[11].IN1
dataa[12] => aligned_dataa_man_w[14].IN1
dataa[12] => man_a_not_zero_w[12].IN1
dataa[13] => aligned_dataa_man_w[15].IN1
dataa[13] => man_a_not_zero_w[13].IN1
dataa[14] => aligned_dataa_man_w[16].IN1
dataa[14] => man_a_not_zero_w[14].IN1
dataa[15] => aligned_dataa_man_w[17].IN1
dataa[15] => man_a_not_zero_w[15].IN1
dataa[16] => aligned_dataa_man_w[18].IN1
dataa[16] => man_a_not_zero_w[16].IN1
dataa[17] => aligned_dataa_man_w[19].IN1
dataa[17] => man_a_not_zero_w[17].IN1
dataa[18] => aligned_dataa_man_w[20].IN1
dataa[18] => man_a_not_zero_w[18].IN1
dataa[19] => aligned_dataa_man_w[21].IN1
dataa[19] => man_a_not_zero_w[19].IN1
dataa[20] => aligned_dataa_man_w[22].IN1
dataa[20] => man_a_not_zero_w[20].IN1
dataa[21] => aligned_dataa_man_w[23].IN1
dataa[21] => man_a_not_zero_w[21].IN1
dataa[22] => aligned_dataa_man_w[24].IN1
dataa[22] => man_a_not_zero_w[22].IN1
dataa[23] => aligned_dataa_exp_w.IN1
dataa[23] => exp_a_all_one_w[1].IN0
dataa[23] => exp_a_not_zero_w[1].IN0
dataa[24] => exp_a_all_one_w[1].IN1
dataa[24] => exp_a_not_zero_w[1].IN1
dataa[24] => aligned_dataa_exp_w.IN1
dataa[25] => exp_a_all_one_w[2].IN1
dataa[25] => exp_a_not_zero_w[2].IN1
dataa[25] => aligned_dataa_exp_w.IN1
dataa[26] => exp_a_all_one_w[3].IN1
dataa[26] => exp_a_not_zero_w[3].IN1
dataa[26] => aligned_dataa_exp_w.IN1
dataa[27] => exp_a_all_one_w[4].IN1
dataa[27] => exp_a_not_zero_w[4].IN1
dataa[27] => aligned_dataa_exp_w.IN1
dataa[28] => exp_a_all_one_w[5].IN1
dataa[28] => exp_a_not_zero_w[5].IN1
dataa[28] => aligned_dataa_exp_w.IN1
dataa[29] => exp_a_all_one_w[6].IN1
dataa[29] => exp_a_not_zero_w[6].IN1
dataa[29] => aligned_dataa_exp_w.IN1
dataa[30] => exp_a_all_one_w[7].IN1
dataa[30] => exp_a_not_zero_w[7].IN1
dataa[30] => aligned_dataa_exp_w.IN1
dataa[31] => aligned_dataa_sign_dffe12.DATAIN
datab[0] => man_b_not_zero_w[1].IN0
datab[0] => aligned_datab_man_w[2].IN1
datab[1] => aligned_datab_man_w[3].IN1
datab[1] => man_b_not_zero_w[1].IN1
datab[2] => aligned_datab_man_w[4].IN1
datab[2] => man_b_not_zero_w[2].IN1
datab[3] => aligned_datab_man_w[5].IN1
datab[3] => man_b_not_zero_w[3].IN1
datab[4] => aligned_datab_man_w[6].IN1
datab[4] => man_b_not_zero_w[4].IN1
datab[5] => aligned_datab_man_w[7].IN1
datab[5] => man_b_not_zero_w[5].IN1
datab[6] => aligned_datab_man_w[8].IN1
datab[6] => man_b_not_zero_w[6].IN1
datab[7] => aligned_datab_man_w[9].IN1
datab[7] => man_b_not_zero_w[7].IN1
datab[8] => aligned_datab_man_w[10].IN1
datab[8] => man_b_not_zero_w[8].IN1
datab[9] => aligned_datab_man_w[11].IN1
datab[9] => man_b_not_zero_w[9].IN1
datab[10] => aligned_datab_man_w[12].IN1
datab[10] => man_b_not_zero_w[10].IN1
datab[11] => aligned_datab_man_w[13].IN1
datab[11] => man_b_not_zero_w[11].IN1
datab[12] => aligned_datab_man_w[14].IN1
datab[12] => man_b_not_zero_w[12].IN1
datab[13] => aligned_datab_man_w[15].IN1
datab[13] => man_b_not_zero_w[13].IN1
datab[14] => aligned_datab_man_w[16].IN1
datab[14] => man_b_not_zero_w[14].IN1
datab[15] => aligned_datab_man_w[17].IN1
datab[15] => man_b_not_zero_w[15].IN1
datab[16] => aligned_datab_man_w[18].IN1
datab[16] => man_b_not_zero_w[16].IN1
datab[17] => aligned_datab_man_w[19].IN1
datab[17] => man_b_not_zero_w[17].IN1
datab[18] => aligned_datab_man_w[20].IN1
datab[18] => man_b_not_zero_w[18].IN1
datab[19] => aligned_datab_man_w[21].IN1
datab[19] => man_b_not_zero_w[19].IN1
datab[20] => aligned_datab_man_w[22].IN1
datab[20] => man_b_not_zero_w[20].IN1
datab[21] => aligned_datab_man_w[23].IN1
datab[21] => man_b_not_zero_w[21].IN1
datab[22] => aligned_datab_man_w[24].IN1
datab[22] => man_b_not_zero_w[22].IN1
datab[23] => aligned_datab_exp_w.IN1
datab[23] => exp_b_all_one_w[1].IN0
datab[23] => exp_b_not_zero_w[1].IN0
datab[24] => exp_b_all_one_w[1].IN1
datab[24] => exp_b_not_zero_w[1].IN1
datab[24] => aligned_datab_exp_w.IN1
datab[25] => exp_b_all_one_w[2].IN1
datab[25] => exp_b_not_zero_w[2].IN1
datab[25] => aligned_datab_exp_w.IN1
datab[26] => exp_b_all_one_w[3].IN1
datab[26] => exp_b_not_zero_w[3].IN1
datab[26] => aligned_datab_exp_w.IN1
datab[27] => exp_b_all_one_w[4].IN1
datab[27] => exp_b_not_zero_w[4].IN1
datab[27] => aligned_datab_exp_w.IN1
datab[28] => exp_b_all_one_w[5].IN1
datab[28] => exp_b_not_zero_w[5].IN1
datab[28] => aligned_datab_exp_w.IN1
datab[29] => exp_b_all_one_w[6].IN1
datab[29] => exp_b_not_zero_w[6].IN1
datab[29] => aligned_datab_exp_w.IN1
datab[30] => exp_b_all_one_w[7].IN1
datab[30] => exp_b_not_zero_w[7].IN1
datab[30] => aligned_datab_exp_w.IN1
datab[31] => aligned_datab_sign_dffe12.DATAIN


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
data[0] => smux_w.IN0
data[0] => smux_w.IN0
data[1] => smux_w.IN0
data[1] => smux_w.IN0
data[2] => smux_w.IN0
data[2] => smux_w.IN0
data[3] => smux_w.IN0
data[3] => smux_w.IN0
data[4] => smux_w.IN0
data[4] => smux_w.IN0
data[5] => smux_w.IN0
data[5] => smux_w.IN0
data[6] => smux_w.IN0
data[6] => smux_w.IN0
data[7] => smux_w.IN0
data[7] => smux_w.IN0
data[8] => smux_w.IN0
data[8] => smux_w.IN0
data[9] => smux_w.IN0
data[9] => smux_w.IN0
data[10] => smux_w.IN0
data[10] => smux_w.IN0
data[11] => smux_w.IN0
data[11] => smux_w.IN0
data[12] => smux_w.IN0
data[12] => smux_w.IN0
data[13] => smux_w.IN0
data[13] => smux_w.IN0
data[14] => smux_w.IN0
data[14] => smux_w.IN0
data[15] => smux_w.IN0
data[15] => smux_w.IN0
data[16] => smux_w.IN0
data[16] => smux_w.IN0
data[17] => smux_w.IN0
data[17] => smux_w.IN0
data[18] => smux_w.IN0
data[18] => smux_w.IN0
data[19] => smux_w.IN0
data[19] => smux_w.IN0
data[20] => smux_w.IN0
data[20] => smux_w.IN0
data[21] => smux_w.IN0
data[21] => smux_w.IN0
data[22] => smux_w.IN0
data[22] => smux_w.IN0
data[23] => smux_w.IN0
data[23] => smux_w.IN0
data[24] => smux_w.IN0
data[24] => smux_w.IN0
data[25] => smux_w.IN0
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift
data[0] => smux_w.IN0
data[1] => smux_w.IN0
data[1] => smux_w.IN0
data[2] => smux_w.IN0
data[2] => smux_w.IN0
data[3] => smux_w.IN0
data[3] => smux_w.IN0
data[4] => smux_w.IN0
data[4] => smux_w.IN0
data[5] => smux_w.IN0
data[5] => smux_w.IN0
data[6] => smux_w.IN0
data[6] => smux_w.IN0
data[7] => smux_w.IN0
data[7] => smux_w.IN0
data[8] => smux_w.IN0
data[8] => smux_w.IN0
data[9] => smux_w.IN0
data[9] => smux_w.IN0
data[10] => smux_w.IN0
data[10] => smux_w.IN0
data[11] => smux_w.IN0
data[11] => smux_w.IN0
data[12] => smux_w.IN0
data[12] => smux_w.IN0
data[13] => smux_w.IN0
data[13] => smux_w.IN0
data[14] => smux_w.IN0
data[14] => smux_w.IN0
data[15] => smux_w.IN0
data[15] => smux_w.IN0
data[16] => smux_w.IN0
data[16] => smux_w.IN0
data[17] => smux_w.IN0
data[17] => smux_w.IN0
data[18] => smux_w.IN0
data[18] => smux_w.IN0
data[19] => smux_w.IN0
data[19] => smux_w.IN0
data[20] => smux_w.IN0
data[20] => smux_w.IN0
data[21] => smux_w.IN0
data[21] => smux_w.IN0
data[22] => smux_w.IN0
data[22] => smux_w.IN0
data[23] => smux_w.IN0
data[23] => smux_w.IN0
data[24] => smux_w.IN0
data[24] => smux_w.IN0
data[25] => smux_w.IN0
data[25] => smux_w.IN0
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[0] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[1] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[2] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[3] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1
distance[4] => smux_w.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15|fpoint_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder16
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder16|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder16|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder29|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder31
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder31|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder31|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder33
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32|fpoint_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34
data[0] => q[0].DATAIN
data[1] => ~NO_FANOUT~


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1
dataa[0] => add_sub_hth:auto_generated.dataa[0]
dataa[1] => add_sub_hth:auto_generated.dataa[1]
dataa[2] => add_sub_hth:auto_generated.dataa[2]
dataa[3] => add_sub_hth:auto_generated.dataa[3]
dataa[4] => add_sub_hth:auto_generated.dataa[4]
dataa[5] => add_sub_hth:auto_generated.dataa[5]
dataa[6] => add_sub_hth:auto_generated.dataa[6]
dataa[7] => add_sub_hth:auto_generated.dataa[7]
dataa[8] => add_sub_hth:auto_generated.dataa[8]
datab[0] => add_sub_hth:auto_generated.datab[0]
datab[1] => add_sub_hth:auto_generated.datab[1]
datab[2] => add_sub_hth:auto_generated.datab[2]
datab[3] => add_sub_hth:auto_generated.datab[3]
datab[4] => add_sub_hth:auto_generated.datab[4]
datab[5] => add_sub_hth:auto_generated.datab[5]
datab[6] => add_sub_hth:auto_generated.datab[6]
datab[7] => add_sub_hth:auto_generated.datab[7]
datab[8] => add_sub_hth:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_hth:auto_generated.clock
aclr => add_sub_hth:auto_generated.aclr
clken => add_sub_hth:auto_generated.clken


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_hth:auto_generated
aclr => pipeline_dffe[8].IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2
dataa[0] => add_sub_hth:auto_generated.dataa[0]
dataa[1] => add_sub_hth:auto_generated.dataa[1]
dataa[2] => add_sub_hth:auto_generated.dataa[2]
dataa[3] => add_sub_hth:auto_generated.dataa[3]
dataa[4] => add_sub_hth:auto_generated.dataa[4]
dataa[5] => add_sub_hth:auto_generated.dataa[5]
dataa[6] => add_sub_hth:auto_generated.dataa[6]
dataa[7] => add_sub_hth:auto_generated.dataa[7]
dataa[8] => add_sub_hth:auto_generated.dataa[8]
datab[0] => add_sub_hth:auto_generated.datab[0]
datab[1] => add_sub_hth:auto_generated.datab[1]
datab[2] => add_sub_hth:auto_generated.datab[2]
datab[3] => add_sub_hth:auto_generated.datab[3]
datab[4] => add_sub_hth:auto_generated.datab[4]
datab[5] => add_sub_hth:auto_generated.datab[5]
datab[6] => add_sub_hth:auto_generated.datab[6]
datab[7] => add_sub_hth:auto_generated.datab[7]
datab[8] => add_sub_hth:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_hth:auto_generated.clock
aclr => add_sub_hth:auto_generated.aclr
clken => add_sub_hth:auto_generated.clken


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2|add_sub_hth:auto_generated
aclr => pipeline_dffe[8].IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
dataa[8] => op_1.IN1
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
datab[8] => op_1.IN2


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3
dataa[0] => add_sub_70f:auto_generated.dataa[0]
dataa[1] => add_sub_70f:auto_generated.dataa[1]
dataa[2] => add_sub_70f:auto_generated.dataa[2]
dataa[3] => add_sub_70f:auto_generated.dataa[3]
dataa[4] => add_sub_70f:auto_generated.dataa[4]
dataa[5] => add_sub_70f:auto_generated.dataa[5]
datab[0] => add_sub_70f:auto_generated.datab[0]
datab[1] => add_sub_70f:auto_generated.datab[1]
datab[2] => add_sub_70f:auto_generated.datab[2]
datab[3] => add_sub_70f:auto_generated.datab[3]
datab[4] => add_sub_70f:auto_generated.datab[4]
datab[5] => add_sub_70f:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3|add_sub_70f:auto_generated
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4
dataa[0] => add_sub_9ve:auto_generated.dataa[0]
dataa[1] => add_sub_9ve:auto_generated.dataa[1]
dataa[2] => add_sub_9ve:auto_generated.dataa[2]
dataa[3] => add_sub_9ve:auto_generated.dataa[3]
dataa[4] => add_sub_9ve:auto_generated.dataa[4]
dataa[5] => add_sub_9ve:auto_generated.dataa[5]
dataa[6] => add_sub_9ve:auto_generated.dataa[6]
dataa[7] => add_sub_9ve:auto_generated.dataa[7]
dataa[8] => add_sub_9ve:auto_generated.dataa[8]
datab[0] => add_sub_9ve:auto_generated.datab[0]
datab[1] => add_sub_9ve:auto_generated.datab[1]
datab[2] => add_sub_9ve:auto_generated.datab[2]
datab[3] => add_sub_9ve:auto_generated.datab[3]
datab[4] => add_sub_9ve:auto_generated.datab[4]
datab[5] => add_sub_9ve:auto_generated.datab[5]
datab[6] => add_sub_9ve:auto_generated.datab[6]
datab[7] => add_sub_9ve:auto_generated.datab[7]
datab[8] => add_sub_9ve:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4|add_sub_9ve:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5
dataa[0] => add_sub_gsh:auto_generated.dataa[0]
dataa[1] => add_sub_gsh:auto_generated.dataa[1]
dataa[2] => add_sub_gsh:auto_generated.dataa[2]
dataa[3] => add_sub_gsh:auto_generated.dataa[3]
dataa[4] => add_sub_gsh:auto_generated.dataa[4]
dataa[5] => add_sub_gsh:auto_generated.dataa[5]
dataa[6] => add_sub_gsh:auto_generated.dataa[6]
dataa[7] => add_sub_gsh:auto_generated.dataa[7]
dataa[8] => add_sub_gsh:auto_generated.dataa[8]
datab[0] => add_sub_gsh:auto_generated.datab[0]
datab[1] => add_sub_gsh:auto_generated.datab[1]
datab[2] => add_sub_gsh:auto_generated.datab[2]
datab[3] => add_sub_gsh:auto_generated.datab[3]
datab[4] => add_sub_gsh:auto_generated.datab[4]
datab[5] => add_sub_gsh:auto_generated.datab[5]
datab[6] => add_sub_gsh:auto_generated.datab[6]
datab[7] => add_sub_gsh:auto_generated.datab[7]
datab[8] => add_sub_gsh:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_gsh:auto_generated.clock
aclr => add_sub_gsh:auto_generated.aclr
clken => add_sub_gsh:auto_generated.clken


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_gsh:auto_generated
aclr => pipeline_dffe[8].IN0
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6
dataa[0] => add_sub_9ve:auto_generated.dataa[0]
dataa[1] => add_sub_9ve:auto_generated.dataa[1]
dataa[2] => add_sub_9ve:auto_generated.dataa[2]
dataa[3] => add_sub_9ve:auto_generated.dataa[3]
dataa[4] => add_sub_9ve:auto_generated.dataa[4]
dataa[5] => add_sub_9ve:auto_generated.dataa[5]
dataa[6] => add_sub_9ve:auto_generated.dataa[6]
dataa[7] => add_sub_9ve:auto_generated.dataa[7]
dataa[8] => add_sub_9ve:auto_generated.dataa[8]
datab[0] => add_sub_9ve:auto_generated.datab[0]
datab[1] => add_sub_9ve:auto_generated.datab[1]
datab[2] => add_sub_9ve:auto_generated.datab[2]
datab[3] => add_sub_9ve:auto_generated.datab[3]
datab[4] => add_sub_9ve:auto_generated.datab[4]
datab[5] => add_sub_9ve:auto_generated.datab[5]
datab[6] => add_sub_9ve:auto_generated.datab[6]
datab[7] => add_sub_9ve:auto_generated.datab[7]
datab[8] => add_sub_9ve:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6|add_sub_9ve:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower
dataa[0] => add_sub_glh:auto_generated.dataa[0]
dataa[1] => add_sub_glh:auto_generated.dataa[1]
dataa[2] => add_sub_glh:auto_generated.dataa[2]
dataa[3] => add_sub_glh:auto_generated.dataa[3]
dataa[4] => add_sub_glh:auto_generated.dataa[4]
dataa[5] => add_sub_glh:auto_generated.dataa[5]
dataa[6] => add_sub_glh:auto_generated.dataa[6]
dataa[7] => add_sub_glh:auto_generated.dataa[7]
dataa[8] => add_sub_glh:auto_generated.dataa[8]
dataa[9] => add_sub_glh:auto_generated.dataa[9]
dataa[10] => add_sub_glh:auto_generated.dataa[10]
dataa[11] => add_sub_glh:auto_generated.dataa[11]
dataa[12] => add_sub_glh:auto_generated.dataa[12]
dataa[13] => add_sub_glh:auto_generated.dataa[13]
datab[0] => add_sub_glh:auto_generated.datab[0]
datab[1] => add_sub_glh:auto_generated.datab[1]
datab[2] => add_sub_glh:auto_generated.datab[2]
datab[3] => add_sub_glh:auto_generated.datab[3]
datab[4] => add_sub_glh:auto_generated.datab[4]
datab[5] => add_sub_glh:auto_generated.datab[5]
datab[6] => add_sub_glh:auto_generated.datab[6]
datab[7] => add_sub_glh:auto_generated.datab[7]
datab[8] => add_sub_glh:auto_generated.datab[8]
datab[9] => add_sub_glh:auto_generated.datab[9]
datab[10] => add_sub_glh:auto_generated.datab[10]
datab[11] => add_sub_glh:auto_generated.datab[11]
datab[12] => add_sub_glh:auto_generated.datab[12]
datab[13] => add_sub_glh:auto_generated.datab[13]
cin => add_sub_glh:auto_generated.cin
add_sub => add_sub_glh:auto_generated.add_sub
clock => add_sub_glh:auto_generated.clock
aclr => add_sub_glh:auto_generated.aclr
clken => add_sub_glh:auto_generated.clken


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_glh:auto_generated
aclr => pipeline_dffe[14].IN0
add_sub => _.IN0
cin => op_1.IN30
cin => op_1.IN31
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0
dataa[0] => add_sub_l6h:auto_generated.dataa[0]
dataa[1] => add_sub_l6h:auto_generated.dataa[1]
dataa[2] => add_sub_l6h:auto_generated.dataa[2]
dataa[3] => add_sub_l6h:auto_generated.dataa[3]
dataa[4] => add_sub_l6h:auto_generated.dataa[4]
dataa[5] => add_sub_l6h:auto_generated.dataa[5]
dataa[6] => add_sub_l6h:auto_generated.dataa[6]
dataa[7] => add_sub_l6h:auto_generated.dataa[7]
dataa[8] => add_sub_l6h:auto_generated.dataa[8]
dataa[9] => add_sub_l6h:auto_generated.dataa[9]
dataa[10] => add_sub_l6h:auto_generated.dataa[10]
dataa[11] => add_sub_l6h:auto_generated.dataa[11]
dataa[12] => add_sub_l6h:auto_generated.dataa[12]
dataa[13] => add_sub_l6h:auto_generated.dataa[13]
datab[0] => add_sub_l6h:auto_generated.datab[0]
datab[1] => add_sub_l6h:auto_generated.datab[1]
datab[2] => add_sub_l6h:auto_generated.datab[2]
datab[3] => add_sub_l6h:auto_generated.datab[3]
datab[4] => add_sub_l6h:auto_generated.datab[4]
datab[5] => add_sub_l6h:auto_generated.datab[5]
datab[6] => add_sub_l6h:auto_generated.datab[6]
datab[7] => add_sub_l6h:auto_generated.datab[7]
datab[8] => add_sub_l6h:auto_generated.datab[8]
datab[9] => add_sub_l6h:auto_generated.datab[9]
datab[10] => add_sub_l6h:auto_generated.datab[10]
datab[11] => add_sub_l6h:auto_generated.datab[11]
datab[12] => add_sub_l6h:auto_generated.datab[12]
datab[13] => add_sub_l6h:auto_generated.datab[13]
cin => add_sub_l6h:auto_generated.cin
add_sub => add_sub_l6h:auto_generated.add_sub
clock => add_sub_l6h:auto_generated.clock
aclr => add_sub_l6h:auto_generated.aclr
clken => add_sub_l6h:auto_generated.clken


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_l6h:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
cin => op_1.IN28
cin => op_1.IN29
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1
dataa[0] => add_sub_l6h:auto_generated.dataa[0]
dataa[1] => add_sub_l6h:auto_generated.dataa[1]
dataa[2] => add_sub_l6h:auto_generated.dataa[2]
dataa[3] => add_sub_l6h:auto_generated.dataa[3]
dataa[4] => add_sub_l6h:auto_generated.dataa[4]
dataa[5] => add_sub_l6h:auto_generated.dataa[5]
dataa[6] => add_sub_l6h:auto_generated.dataa[6]
dataa[7] => add_sub_l6h:auto_generated.dataa[7]
dataa[8] => add_sub_l6h:auto_generated.dataa[8]
dataa[9] => add_sub_l6h:auto_generated.dataa[9]
dataa[10] => add_sub_l6h:auto_generated.dataa[10]
dataa[11] => add_sub_l6h:auto_generated.dataa[11]
dataa[12] => add_sub_l6h:auto_generated.dataa[12]
dataa[13] => add_sub_l6h:auto_generated.dataa[13]
datab[0] => add_sub_l6h:auto_generated.datab[0]
datab[1] => add_sub_l6h:auto_generated.datab[1]
datab[2] => add_sub_l6h:auto_generated.datab[2]
datab[3] => add_sub_l6h:auto_generated.datab[3]
datab[4] => add_sub_l6h:auto_generated.datab[4]
datab[5] => add_sub_l6h:auto_generated.datab[5]
datab[6] => add_sub_l6h:auto_generated.datab[6]
datab[7] => add_sub_l6h:auto_generated.datab[7]
datab[8] => add_sub_l6h:auto_generated.datab[8]
datab[9] => add_sub_l6h:auto_generated.datab[9]
datab[10] => add_sub_l6h:auto_generated.datab[10]
datab[11] => add_sub_l6h:auto_generated.datab[11]
datab[12] => add_sub_l6h:auto_generated.datab[12]
datab[13] => add_sub_l6h:auto_generated.datab[13]
cin => add_sub_l6h:auto_generated.cin
add_sub => add_sub_l6h:auto_generated.add_sub
clock => add_sub_l6h:auto_generated.clock
aclr => add_sub_l6h:auto_generated.aclr
clken => add_sub_l6h:auto_generated.clken


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_l6h:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
cin => op_1.IN28
cin => op_1.IN29
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower
dataa[0] => add_sub_glh:auto_generated.dataa[0]
dataa[1] => add_sub_glh:auto_generated.dataa[1]
dataa[2] => add_sub_glh:auto_generated.dataa[2]
dataa[3] => add_sub_glh:auto_generated.dataa[3]
dataa[4] => add_sub_glh:auto_generated.dataa[4]
dataa[5] => add_sub_glh:auto_generated.dataa[5]
dataa[6] => add_sub_glh:auto_generated.dataa[6]
dataa[7] => add_sub_glh:auto_generated.dataa[7]
dataa[8] => add_sub_glh:auto_generated.dataa[8]
dataa[9] => add_sub_glh:auto_generated.dataa[9]
dataa[10] => add_sub_glh:auto_generated.dataa[10]
dataa[11] => add_sub_glh:auto_generated.dataa[11]
dataa[12] => add_sub_glh:auto_generated.dataa[12]
dataa[13] => add_sub_glh:auto_generated.dataa[13]
datab[0] => add_sub_glh:auto_generated.datab[0]
datab[1] => add_sub_glh:auto_generated.datab[1]
datab[2] => add_sub_glh:auto_generated.datab[2]
datab[3] => add_sub_glh:auto_generated.datab[3]
datab[4] => add_sub_glh:auto_generated.datab[4]
datab[5] => add_sub_glh:auto_generated.datab[5]
datab[6] => add_sub_glh:auto_generated.datab[6]
datab[7] => add_sub_glh:auto_generated.datab[7]
datab[8] => add_sub_glh:auto_generated.datab[8]
datab[9] => add_sub_glh:auto_generated.datab[9]
datab[10] => add_sub_glh:auto_generated.datab[10]
datab[11] => add_sub_glh:auto_generated.datab[11]
datab[12] => add_sub_glh:auto_generated.datab[12]
datab[13] => add_sub_glh:auto_generated.datab[13]
cin => add_sub_glh:auto_generated.cin
add_sub => add_sub_glh:auto_generated.add_sub
clock => add_sub_glh:auto_generated.clock
aclr => add_sub_glh:auto_generated.aclr
clken => add_sub_glh:auto_generated.clken


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_glh:auto_generated
aclr => pipeline_dffe[14].IN0
add_sub => _.IN0
cin => op_1.IN30
cin => op_1.IN31
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0
dataa[0] => add_sub_l6h:auto_generated.dataa[0]
dataa[1] => add_sub_l6h:auto_generated.dataa[1]
dataa[2] => add_sub_l6h:auto_generated.dataa[2]
dataa[3] => add_sub_l6h:auto_generated.dataa[3]
dataa[4] => add_sub_l6h:auto_generated.dataa[4]
dataa[5] => add_sub_l6h:auto_generated.dataa[5]
dataa[6] => add_sub_l6h:auto_generated.dataa[6]
dataa[7] => add_sub_l6h:auto_generated.dataa[7]
dataa[8] => add_sub_l6h:auto_generated.dataa[8]
dataa[9] => add_sub_l6h:auto_generated.dataa[9]
dataa[10] => add_sub_l6h:auto_generated.dataa[10]
dataa[11] => add_sub_l6h:auto_generated.dataa[11]
dataa[12] => add_sub_l6h:auto_generated.dataa[12]
dataa[13] => add_sub_l6h:auto_generated.dataa[13]
datab[0] => add_sub_l6h:auto_generated.datab[0]
datab[1] => add_sub_l6h:auto_generated.datab[1]
datab[2] => add_sub_l6h:auto_generated.datab[2]
datab[3] => add_sub_l6h:auto_generated.datab[3]
datab[4] => add_sub_l6h:auto_generated.datab[4]
datab[5] => add_sub_l6h:auto_generated.datab[5]
datab[6] => add_sub_l6h:auto_generated.datab[6]
datab[7] => add_sub_l6h:auto_generated.datab[7]
datab[8] => add_sub_l6h:auto_generated.datab[8]
datab[9] => add_sub_l6h:auto_generated.datab[9]
datab[10] => add_sub_l6h:auto_generated.datab[10]
datab[11] => add_sub_l6h:auto_generated.datab[11]
datab[12] => add_sub_l6h:auto_generated.datab[12]
datab[13] => add_sub_l6h:auto_generated.datab[13]
cin => add_sub_l6h:auto_generated.cin
add_sub => add_sub_l6h:auto_generated.add_sub
clock => add_sub_l6h:auto_generated.clock
aclr => add_sub_l6h:auto_generated.aclr
clken => add_sub_l6h:auto_generated.clken


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_l6h:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
cin => op_1.IN28
cin => op_1.IN29
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1
dataa[0] => add_sub_l6h:auto_generated.dataa[0]
dataa[1] => add_sub_l6h:auto_generated.dataa[1]
dataa[2] => add_sub_l6h:auto_generated.dataa[2]
dataa[3] => add_sub_l6h:auto_generated.dataa[3]
dataa[4] => add_sub_l6h:auto_generated.dataa[4]
dataa[5] => add_sub_l6h:auto_generated.dataa[5]
dataa[6] => add_sub_l6h:auto_generated.dataa[6]
dataa[7] => add_sub_l6h:auto_generated.dataa[7]
dataa[8] => add_sub_l6h:auto_generated.dataa[8]
dataa[9] => add_sub_l6h:auto_generated.dataa[9]
dataa[10] => add_sub_l6h:auto_generated.dataa[10]
dataa[11] => add_sub_l6h:auto_generated.dataa[11]
dataa[12] => add_sub_l6h:auto_generated.dataa[12]
dataa[13] => add_sub_l6h:auto_generated.dataa[13]
datab[0] => add_sub_l6h:auto_generated.datab[0]
datab[1] => add_sub_l6h:auto_generated.datab[1]
datab[2] => add_sub_l6h:auto_generated.datab[2]
datab[3] => add_sub_l6h:auto_generated.datab[3]
datab[4] => add_sub_l6h:auto_generated.datab[4]
datab[5] => add_sub_l6h:auto_generated.datab[5]
datab[6] => add_sub_l6h:auto_generated.datab[6]
datab[7] => add_sub_l6h:auto_generated.datab[7]
datab[8] => add_sub_l6h:auto_generated.datab[8]
datab[9] => add_sub_l6h:auto_generated.datab[9]
datab[10] => add_sub_l6h:auto_generated.datab[10]
datab[11] => add_sub_l6h:auto_generated.datab[11]
datab[12] => add_sub_l6h:auto_generated.datab[12]
datab[13] => add_sub_l6h:auto_generated.datab[13]
cin => add_sub_l6h:auto_generated.cin
add_sub => add_sub_l6h:auto_generated.add_sub
clock => add_sub_l6h:auto_generated.clock
aclr => add_sub_l6h:auto_generated.aclr
clken => add_sub_l6h:auto_generated.clken


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_l6h:auto_generated
aclr => pipeline_dffe[13].IN0
add_sub => _.IN0
cin => op_1.IN28
cin => op_1.IN29
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower
dataa[0] => add_sub_fff:auto_generated.dataa[0]
dataa[1] => add_sub_fff:auto_generated.dataa[1]
dataa[2] => add_sub_fff:auto_generated.dataa[2]
dataa[3] => add_sub_fff:auto_generated.dataa[3]
dataa[4] => add_sub_fff:auto_generated.dataa[4]
dataa[5] => add_sub_fff:auto_generated.dataa[5]
dataa[6] => add_sub_fff:auto_generated.dataa[6]
dataa[7] => add_sub_fff:auto_generated.dataa[7]
dataa[8] => add_sub_fff:auto_generated.dataa[8]
dataa[9] => add_sub_fff:auto_generated.dataa[9]
dataa[10] => add_sub_fff:auto_generated.dataa[10]
dataa[11] => add_sub_fff:auto_generated.dataa[11]
dataa[12] => add_sub_fff:auto_generated.dataa[12]
datab[0] => add_sub_fff:auto_generated.datab[0]
datab[1] => add_sub_fff:auto_generated.datab[1]
datab[2] => add_sub_fff:auto_generated.datab[2]
datab[3] => add_sub_fff:auto_generated.datab[3]
datab[4] => add_sub_fff:auto_generated.datab[4]
datab[5] => add_sub_fff:auto_generated.datab[5]
datab[6] => add_sub_fff:auto_generated.datab[6]
datab[7] => add_sub_fff:auto_generated.datab[7]
datab[8] => add_sub_fff:auto_generated.datab[8]
datab[9] => add_sub_fff:auto_generated.datab[9]
datab[10] => add_sub_fff:auto_generated.datab[10]
datab[11] => add_sub_fff:auto_generated.datab[11]
datab[12] => add_sub_fff:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_fff:auto_generated
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1
dataa[0] => add_sub_onf:auto_generated.dataa[0]
dataa[1] => add_sub_onf:auto_generated.dataa[1]
dataa[2] => add_sub_onf:auto_generated.dataa[2]
dataa[3] => add_sub_onf:auto_generated.dataa[3]
dataa[4] => add_sub_onf:auto_generated.dataa[4]
dataa[5] => add_sub_onf:auto_generated.dataa[5]
dataa[6] => add_sub_onf:auto_generated.dataa[6]
dataa[7] => add_sub_onf:auto_generated.dataa[7]
dataa[8] => add_sub_onf:auto_generated.dataa[8]
dataa[9] => add_sub_onf:auto_generated.dataa[9]
dataa[10] => add_sub_onf:auto_generated.dataa[10]
dataa[11] => add_sub_onf:auto_generated.dataa[11]
dataa[12] => add_sub_onf:auto_generated.dataa[12]
datab[0] => add_sub_onf:auto_generated.datab[0]
datab[1] => add_sub_onf:auto_generated.datab[1]
datab[2] => add_sub_onf:auto_generated.datab[2]
datab[3] => add_sub_onf:auto_generated.datab[3]
datab[4] => add_sub_onf:auto_generated.datab[4]
datab[5] => add_sub_onf:auto_generated.datab[5]
datab[6] => add_sub_onf:auto_generated.datab[6]
datab[7] => add_sub_onf:auto_generated.datab[7]
datab[8] => add_sub_onf:auto_generated.datab[8]
datab[9] => add_sub_onf:auto_generated.datab[9]
datab[10] => add_sub_onf:auto_generated.datab[10]
datab[11] => add_sub_onf:auto_generated.datab[11]
datab[12] => add_sub_onf:auto_generated.datab[12]
cin => add_sub_onf:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_onf:auto_generated
cin => op_1.IN26
cin => op_1.IN27
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator
dataa[0] => cmpr_seg:auto_generated.dataa[0]
dataa[1] => cmpr_seg:auto_generated.dataa[1]
dataa[2] => cmpr_seg:auto_generated.dataa[2]
dataa[3] => cmpr_seg:auto_generated.dataa[3]
dataa[4] => cmpr_seg:auto_generated.dataa[4]
dataa[5] => cmpr_seg:auto_generated.dataa[5]
datab[0] => cmpr_seg:auto_generated.datab[0]
datab[1] => cmpr_seg:auto_generated.datab[1]
datab[2] => cmpr_seg:auto_generated.datab[2]
datab[3] => cmpr_seg:auto_generated.datab[3]
datab[4] => cmpr_seg:auto_generated.datab[4]
datab[5] => cmpr_seg:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~


|Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator|cmpr_seg:auto_generated
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => dataa_int[5].IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => datab_int[5].IN0


|Quad|NiosII:inst|data_tx_s1_arbitrator:the_data_tx_s1
clk => d1_data_tx_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => data_tx_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => data_tx_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN53
cpu_data_master_address_to_slave[5] => Equal0.IN52
cpu_data_master_address_to_slave[6] => Equal0.IN51
cpu_data_master_address_to_slave[7] => Equal0.IN50
cpu_data_master_address_to_slave[8] => Equal0.IN49
cpu_data_master_address_to_slave[9] => Equal0.IN48
cpu_data_master_address_to_slave[10] => Equal0.IN47
cpu_data_master_address_to_slave[11] => Equal0.IN46
cpu_data_master_address_to_slave[12] => Equal0.IN45
cpu_data_master_address_to_slave[13] => Equal0.IN44
cpu_data_master_address_to_slave[14] => Equal0.IN43
cpu_data_master_address_to_slave[15] => Equal0.IN42
cpu_data_master_address_to_slave[16] => Equal0.IN41
cpu_data_master_address_to_slave[17] => Equal0.IN40
cpu_data_master_address_to_slave[18] => Equal0.IN39
cpu_data_master_address_to_slave[19] => Equal0.IN38
cpu_data_master_address_to_slave[20] => Equal0.IN37
cpu_data_master_address_to_slave[21] => Equal0.IN36
cpu_data_master_address_to_slave[22] => Equal0.IN35
cpu_data_master_address_to_slave[23] => Equal0.IN34
cpu_data_master_address_to_slave[24] => Equal0.IN33
cpu_data_master_address_to_slave[25] => Equal0.IN32
cpu_data_master_address_to_slave[26] => Equal0.IN31
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_data_tx_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_data_tx_s1.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_data_tx_s1.IN1
cpu_data_master_read => data_tx_s1_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_data_tx_s1.IN1
cpu_data_master_write => data_tx_s1_write_n.IN1
cpu_data_master_writedata[0] => data_tx_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => data_tx_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => data_tx_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => data_tx_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => data_tx_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => data_tx_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => data_tx_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => data_tx_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => data_tx_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => data_tx_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => data_tx_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => data_tx_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => data_tx_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => data_tx_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => data_tx_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => data_tx_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => data_tx_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => data_tx_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => data_tx_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => data_tx_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => data_tx_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => data_tx_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => data_tx_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => data_tx_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => data_tx_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => data_tx_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => data_tx_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => data_tx_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => data_tx_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => data_tx_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => data_tx_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => data_tx_s1_writedata[31].DATAIN
data_tx_s1_readdata[0] => data_tx_s1_readdata_from_sa[0].DATAIN
data_tx_s1_readdata[1] => data_tx_s1_readdata_from_sa[1].DATAIN
data_tx_s1_readdata[2] => data_tx_s1_readdata_from_sa[2].DATAIN
data_tx_s1_readdata[3] => data_tx_s1_readdata_from_sa[3].DATAIN
data_tx_s1_readdata[4] => data_tx_s1_readdata_from_sa[4].DATAIN
data_tx_s1_readdata[5] => data_tx_s1_readdata_from_sa[5].DATAIN
data_tx_s1_readdata[6] => data_tx_s1_readdata_from_sa[6].DATAIN
data_tx_s1_readdata[7] => data_tx_s1_readdata_from_sa[7].DATAIN
data_tx_s1_readdata[8] => data_tx_s1_readdata_from_sa[8].DATAIN
data_tx_s1_readdata[9] => data_tx_s1_readdata_from_sa[9].DATAIN
data_tx_s1_readdata[10] => data_tx_s1_readdata_from_sa[10].DATAIN
data_tx_s1_readdata[11] => data_tx_s1_readdata_from_sa[11].DATAIN
data_tx_s1_readdata[12] => data_tx_s1_readdata_from_sa[12].DATAIN
data_tx_s1_readdata[13] => data_tx_s1_readdata_from_sa[13].DATAIN
data_tx_s1_readdata[14] => data_tx_s1_readdata_from_sa[14].DATAIN
data_tx_s1_readdata[15] => data_tx_s1_readdata_from_sa[15].DATAIN
data_tx_s1_readdata[16] => data_tx_s1_readdata_from_sa[16].DATAIN
data_tx_s1_readdata[17] => data_tx_s1_readdata_from_sa[17].DATAIN
data_tx_s1_readdata[18] => data_tx_s1_readdata_from_sa[18].DATAIN
data_tx_s1_readdata[19] => data_tx_s1_readdata_from_sa[19].DATAIN
data_tx_s1_readdata[20] => data_tx_s1_readdata_from_sa[20].DATAIN
data_tx_s1_readdata[21] => data_tx_s1_readdata_from_sa[21].DATAIN
data_tx_s1_readdata[22] => data_tx_s1_readdata_from_sa[22].DATAIN
data_tx_s1_readdata[23] => data_tx_s1_readdata_from_sa[23].DATAIN
data_tx_s1_readdata[24] => data_tx_s1_readdata_from_sa[24].DATAIN
data_tx_s1_readdata[25] => data_tx_s1_readdata_from_sa[25].DATAIN
data_tx_s1_readdata[26] => data_tx_s1_readdata_from_sa[26].DATAIN
data_tx_s1_readdata[27] => data_tx_s1_readdata_from_sa[27].DATAIN
data_tx_s1_readdata[28] => data_tx_s1_readdata_from_sa[28].DATAIN
data_tx_s1_readdata[29] => data_tx_s1_readdata_from_sa[29].DATAIN
data_tx_s1_readdata[30] => data_tx_s1_readdata_from_sa[30].DATAIN
data_tx_s1_readdata[31] => data_tx_s1_readdata_from_sa[31].DATAIN
reset_n => data_tx_s1_reset_n.DATAIN
reset_n => d1_data_tx_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|Quad|NiosII:inst|data_tx:the_data_tx
address[0] => Equal0.IN63
address[1] => Equal0.IN62
chipselect => process_0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
write_n => process_0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => data_out[8].DATAIN
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|Quad|NiosII:inst|duty_1_s1_arbitrator:the_duty_1_s1
clk => d1_duty_1_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => duty_1_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => duty_1_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN53
cpu_data_master_address_to_slave[5] => Equal0.IN52
cpu_data_master_address_to_slave[6] => Equal0.IN51
cpu_data_master_address_to_slave[7] => Equal0.IN50
cpu_data_master_address_to_slave[8] => Equal0.IN49
cpu_data_master_address_to_slave[9] => Equal0.IN48
cpu_data_master_address_to_slave[10] => Equal0.IN47
cpu_data_master_address_to_slave[11] => Equal0.IN46
cpu_data_master_address_to_slave[12] => Equal0.IN45
cpu_data_master_address_to_slave[13] => Equal0.IN44
cpu_data_master_address_to_slave[14] => Equal0.IN43
cpu_data_master_address_to_slave[15] => Equal0.IN42
cpu_data_master_address_to_slave[16] => Equal0.IN41
cpu_data_master_address_to_slave[17] => Equal0.IN40
cpu_data_master_address_to_slave[18] => Equal0.IN39
cpu_data_master_address_to_slave[19] => Equal0.IN38
cpu_data_master_address_to_slave[20] => Equal0.IN37
cpu_data_master_address_to_slave[21] => Equal0.IN36
cpu_data_master_address_to_slave[22] => Equal0.IN35
cpu_data_master_address_to_slave[23] => Equal0.IN34
cpu_data_master_address_to_slave[24] => Equal0.IN33
cpu_data_master_address_to_slave[25] => Equal0.IN32
cpu_data_master_address_to_slave[26] => Equal0.IN31
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_duty_1_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_duty_1_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_duty_1_s1.IN1
cpu_data_master_read => internal_cpu_data_master_qualified_request_duty_1_s1.IN1
cpu_data_master_read => duty_1_s1_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_duty_1_s1.IN1
duty_1_s1_readdata[0] => duty_1_s1_readdata_from_sa[0].DATAIN
duty_1_s1_readdata[1] => duty_1_s1_readdata_from_sa[1].DATAIN
duty_1_s1_readdata[2] => duty_1_s1_readdata_from_sa[2].DATAIN
duty_1_s1_readdata[3] => duty_1_s1_readdata_from_sa[3].DATAIN
duty_1_s1_readdata[4] => duty_1_s1_readdata_from_sa[4].DATAIN
duty_1_s1_readdata[5] => duty_1_s1_readdata_from_sa[5].DATAIN
duty_1_s1_readdata[6] => duty_1_s1_readdata_from_sa[6].DATAIN
duty_1_s1_readdata[7] => duty_1_s1_readdata_from_sa[7].DATAIN
duty_1_s1_readdata[8] => duty_1_s1_readdata_from_sa[8].DATAIN
duty_1_s1_readdata[9] => duty_1_s1_readdata_from_sa[9].DATAIN
duty_1_s1_readdata[10] => duty_1_s1_readdata_from_sa[10].DATAIN
duty_1_s1_readdata[11] => duty_1_s1_readdata_from_sa[11].DATAIN
duty_1_s1_readdata[12] => duty_1_s1_readdata_from_sa[12].DATAIN
duty_1_s1_readdata[13] => duty_1_s1_readdata_from_sa[13].DATAIN
duty_1_s1_readdata[14] => duty_1_s1_readdata_from_sa[14].DATAIN
duty_1_s1_readdata[15] => duty_1_s1_readdata_from_sa[15].DATAIN
duty_1_s1_readdata[16] => duty_1_s1_readdata_from_sa[16].DATAIN
duty_1_s1_readdata[17] => duty_1_s1_readdata_from_sa[17].DATAIN
duty_1_s1_readdata[18] => duty_1_s1_readdata_from_sa[18].DATAIN
duty_1_s1_readdata[19] => duty_1_s1_readdata_from_sa[19].DATAIN
duty_1_s1_readdata[20] => duty_1_s1_readdata_from_sa[20].DATAIN
duty_1_s1_readdata[21] => duty_1_s1_readdata_from_sa[21].DATAIN
duty_1_s1_readdata[22] => duty_1_s1_readdata_from_sa[22].DATAIN
duty_1_s1_readdata[23] => duty_1_s1_readdata_from_sa[23].DATAIN
duty_1_s1_readdata[24] => duty_1_s1_readdata_from_sa[24].DATAIN
duty_1_s1_readdata[25] => duty_1_s1_readdata_from_sa[25].DATAIN
duty_1_s1_readdata[26] => duty_1_s1_readdata_from_sa[26].DATAIN
duty_1_s1_readdata[27] => duty_1_s1_readdata_from_sa[27].DATAIN
duty_1_s1_readdata[28] => duty_1_s1_readdata_from_sa[28].DATAIN
duty_1_s1_readdata[29] => duty_1_s1_readdata_from_sa[29].DATAIN
duty_1_s1_readdata[30] => duty_1_s1_readdata_from_sa[30].DATAIN
duty_1_s1_readdata[31] => duty_1_s1_readdata_from_sa[31].DATAIN
reset_n => duty_1_s1_reset_n.DATAIN
reset_n => d1_duty_1_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|Quad|NiosII:inst|duty_1:the_duty_1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
in_port[3] => read_mux_out[3].IN1
in_port[4] => read_mux_out[4].IN1
in_port[5] => read_mux_out[5].IN1
in_port[6] => read_mux_out[6].IN1
in_port[7] => read_mux_out[7].IN1
in_port[8] => read_mux_out[8].IN1
in_port[9] => read_mux_out[9].IN1
in_port[10] => read_mux_out[10].IN1
in_port[11] => read_mux_out[11].IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR


|Quad|NiosII:inst|duty_2_s1_arbitrator:the_duty_2_s1
clk => d1_duty_2_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => duty_2_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => duty_2_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN53
cpu_data_master_address_to_slave[5] => Equal0.IN52
cpu_data_master_address_to_slave[6] => Equal0.IN51
cpu_data_master_address_to_slave[7] => Equal0.IN50
cpu_data_master_address_to_slave[8] => Equal0.IN49
cpu_data_master_address_to_slave[9] => Equal0.IN48
cpu_data_master_address_to_slave[10] => Equal0.IN47
cpu_data_master_address_to_slave[11] => Equal0.IN46
cpu_data_master_address_to_slave[12] => Equal0.IN45
cpu_data_master_address_to_slave[13] => Equal0.IN44
cpu_data_master_address_to_slave[14] => Equal0.IN43
cpu_data_master_address_to_slave[15] => Equal0.IN42
cpu_data_master_address_to_slave[16] => Equal0.IN41
cpu_data_master_address_to_slave[17] => Equal0.IN40
cpu_data_master_address_to_slave[18] => Equal0.IN39
cpu_data_master_address_to_slave[19] => Equal0.IN38
cpu_data_master_address_to_slave[20] => Equal0.IN37
cpu_data_master_address_to_slave[21] => Equal0.IN36
cpu_data_master_address_to_slave[22] => Equal0.IN35
cpu_data_master_address_to_slave[23] => Equal0.IN34
cpu_data_master_address_to_slave[24] => Equal0.IN33
cpu_data_master_address_to_slave[25] => Equal0.IN32
cpu_data_master_address_to_slave[26] => Equal0.IN31
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_duty_2_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_duty_2_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_duty_2_s1.IN1
cpu_data_master_read => internal_cpu_data_master_qualified_request_duty_2_s1.IN1
cpu_data_master_read => duty_2_s1_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_duty_2_s1.IN1
duty_2_s1_readdata[0] => duty_2_s1_readdata_from_sa[0].DATAIN
duty_2_s1_readdata[1] => duty_2_s1_readdata_from_sa[1].DATAIN
duty_2_s1_readdata[2] => duty_2_s1_readdata_from_sa[2].DATAIN
duty_2_s1_readdata[3] => duty_2_s1_readdata_from_sa[3].DATAIN
duty_2_s1_readdata[4] => duty_2_s1_readdata_from_sa[4].DATAIN
duty_2_s1_readdata[5] => duty_2_s1_readdata_from_sa[5].DATAIN
duty_2_s1_readdata[6] => duty_2_s1_readdata_from_sa[6].DATAIN
duty_2_s1_readdata[7] => duty_2_s1_readdata_from_sa[7].DATAIN
duty_2_s1_readdata[8] => duty_2_s1_readdata_from_sa[8].DATAIN
duty_2_s1_readdata[9] => duty_2_s1_readdata_from_sa[9].DATAIN
duty_2_s1_readdata[10] => duty_2_s1_readdata_from_sa[10].DATAIN
duty_2_s1_readdata[11] => duty_2_s1_readdata_from_sa[11].DATAIN
duty_2_s1_readdata[12] => duty_2_s1_readdata_from_sa[12].DATAIN
duty_2_s1_readdata[13] => duty_2_s1_readdata_from_sa[13].DATAIN
duty_2_s1_readdata[14] => duty_2_s1_readdata_from_sa[14].DATAIN
duty_2_s1_readdata[15] => duty_2_s1_readdata_from_sa[15].DATAIN
duty_2_s1_readdata[16] => duty_2_s1_readdata_from_sa[16].DATAIN
duty_2_s1_readdata[17] => duty_2_s1_readdata_from_sa[17].DATAIN
duty_2_s1_readdata[18] => duty_2_s1_readdata_from_sa[18].DATAIN
duty_2_s1_readdata[19] => duty_2_s1_readdata_from_sa[19].DATAIN
duty_2_s1_readdata[20] => duty_2_s1_readdata_from_sa[20].DATAIN
duty_2_s1_readdata[21] => duty_2_s1_readdata_from_sa[21].DATAIN
duty_2_s1_readdata[22] => duty_2_s1_readdata_from_sa[22].DATAIN
duty_2_s1_readdata[23] => duty_2_s1_readdata_from_sa[23].DATAIN
duty_2_s1_readdata[24] => duty_2_s1_readdata_from_sa[24].DATAIN
duty_2_s1_readdata[25] => duty_2_s1_readdata_from_sa[25].DATAIN
duty_2_s1_readdata[26] => duty_2_s1_readdata_from_sa[26].DATAIN
duty_2_s1_readdata[27] => duty_2_s1_readdata_from_sa[27].DATAIN
duty_2_s1_readdata[28] => duty_2_s1_readdata_from_sa[28].DATAIN
duty_2_s1_readdata[29] => duty_2_s1_readdata_from_sa[29].DATAIN
duty_2_s1_readdata[30] => duty_2_s1_readdata_from_sa[30].DATAIN
duty_2_s1_readdata[31] => duty_2_s1_readdata_from_sa[31].DATAIN
reset_n => duty_2_s1_reset_n.DATAIN
reset_n => d1_duty_2_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|Quad|NiosII:inst|duty_2:the_duty_2
address[0] => Equal0.IN63
address[1] => Equal0.IN62
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
in_port[3] => read_mux_out[3].IN1
in_port[4] => read_mux_out[4].IN1
in_port[5] => read_mux_out[5].IN1
in_port[6] => read_mux_out[6].IN1
in_port[7] => read_mux_out[7].IN1
in_port[8] => read_mux_out[8].IN1
in_port[9] => read_mux_out[9].IN1
in_port[10] => read_mux_out[10].IN1
in_port[11] => read_mux_out[11].IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR


|Quad|NiosII:inst|duty_3_s1_arbitrator:the_duty_3_s1
clk => d1_duty_3_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => duty_3_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => duty_3_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN53
cpu_data_master_address_to_slave[5] => Equal0.IN52
cpu_data_master_address_to_slave[6] => Equal0.IN51
cpu_data_master_address_to_slave[7] => Equal0.IN50
cpu_data_master_address_to_slave[8] => Equal0.IN49
cpu_data_master_address_to_slave[9] => Equal0.IN48
cpu_data_master_address_to_slave[10] => Equal0.IN47
cpu_data_master_address_to_slave[11] => Equal0.IN46
cpu_data_master_address_to_slave[12] => Equal0.IN45
cpu_data_master_address_to_slave[13] => Equal0.IN44
cpu_data_master_address_to_slave[14] => Equal0.IN43
cpu_data_master_address_to_slave[15] => Equal0.IN42
cpu_data_master_address_to_slave[16] => Equal0.IN41
cpu_data_master_address_to_slave[17] => Equal0.IN40
cpu_data_master_address_to_slave[18] => Equal0.IN39
cpu_data_master_address_to_slave[19] => Equal0.IN38
cpu_data_master_address_to_slave[20] => Equal0.IN37
cpu_data_master_address_to_slave[21] => Equal0.IN36
cpu_data_master_address_to_slave[22] => Equal0.IN35
cpu_data_master_address_to_slave[23] => Equal0.IN34
cpu_data_master_address_to_slave[24] => Equal0.IN33
cpu_data_master_address_to_slave[25] => Equal0.IN32
cpu_data_master_address_to_slave[26] => Equal0.IN31
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_duty_3_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_duty_3_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_duty_3_s1.IN1
cpu_data_master_read => internal_cpu_data_master_qualified_request_duty_3_s1.IN1
cpu_data_master_read => duty_3_s1_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_duty_3_s1.IN1
duty_3_s1_readdata[0] => duty_3_s1_readdata_from_sa[0].DATAIN
duty_3_s1_readdata[1] => duty_3_s1_readdata_from_sa[1].DATAIN
duty_3_s1_readdata[2] => duty_3_s1_readdata_from_sa[2].DATAIN
duty_3_s1_readdata[3] => duty_3_s1_readdata_from_sa[3].DATAIN
duty_3_s1_readdata[4] => duty_3_s1_readdata_from_sa[4].DATAIN
duty_3_s1_readdata[5] => duty_3_s1_readdata_from_sa[5].DATAIN
duty_3_s1_readdata[6] => duty_3_s1_readdata_from_sa[6].DATAIN
duty_3_s1_readdata[7] => duty_3_s1_readdata_from_sa[7].DATAIN
duty_3_s1_readdata[8] => duty_3_s1_readdata_from_sa[8].DATAIN
duty_3_s1_readdata[9] => duty_3_s1_readdata_from_sa[9].DATAIN
duty_3_s1_readdata[10] => duty_3_s1_readdata_from_sa[10].DATAIN
duty_3_s1_readdata[11] => duty_3_s1_readdata_from_sa[11].DATAIN
duty_3_s1_readdata[12] => duty_3_s1_readdata_from_sa[12].DATAIN
duty_3_s1_readdata[13] => duty_3_s1_readdata_from_sa[13].DATAIN
duty_3_s1_readdata[14] => duty_3_s1_readdata_from_sa[14].DATAIN
duty_3_s1_readdata[15] => duty_3_s1_readdata_from_sa[15].DATAIN
duty_3_s1_readdata[16] => duty_3_s1_readdata_from_sa[16].DATAIN
duty_3_s1_readdata[17] => duty_3_s1_readdata_from_sa[17].DATAIN
duty_3_s1_readdata[18] => duty_3_s1_readdata_from_sa[18].DATAIN
duty_3_s1_readdata[19] => duty_3_s1_readdata_from_sa[19].DATAIN
duty_3_s1_readdata[20] => duty_3_s1_readdata_from_sa[20].DATAIN
duty_3_s1_readdata[21] => duty_3_s1_readdata_from_sa[21].DATAIN
duty_3_s1_readdata[22] => duty_3_s1_readdata_from_sa[22].DATAIN
duty_3_s1_readdata[23] => duty_3_s1_readdata_from_sa[23].DATAIN
duty_3_s1_readdata[24] => duty_3_s1_readdata_from_sa[24].DATAIN
duty_3_s1_readdata[25] => duty_3_s1_readdata_from_sa[25].DATAIN
duty_3_s1_readdata[26] => duty_3_s1_readdata_from_sa[26].DATAIN
duty_3_s1_readdata[27] => duty_3_s1_readdata_from_sa[27].DATAIN
duty_3_s1_readdata[28] => duty_3_s1_readdata_from_sa[28].DATAIN
duty_3_s1_readdata[29] => duty_3_s1_readdata_from_sa[29].DATAIN
duty_3_s1_readdata[30] => duty_3_s1_readdata_from_sa[30].DATAIN
duty_3_s1_readdata[31] => duty_3_s1_readdata_from_sa[31].DATAIN
reset_n => duty_3_s1_reset_n.DATAIN
reset_n => d1_duty_3_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|Quad|NiosII:inst|duty_3:the_duty_3
address[0] => Equal0.IN63
address[1] => Equal0.IN62
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
in_port[3] => read_mux_out[3].IN1
in_port[4] => read_mux_out[4].IN1
in_port[5] => read_mux_out[5].IN1
in_port[6] => read_mux_out[6].IN1
in_port[7] => read_mux_out[7].IN1
in_port[8] => read_mux_out[8].IN1
in_port[9] => read_mux_out[9].IN1
in_port[10] => read_mux_out[10].IN1
in_port[11] => read_mux_out[11].IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR


|Quad|NiosII:inst|duty_4_s1_arbitrator:the_duty_4_s1
clk => d1_duty_4_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => duty_4_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => duty_4_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN53
cpu_data_master_address_to_slave[5] => Equal0.IN52
cpu_data_master_address_to_slave[6] => Equal0.IN51
cpu_data_master_address_to_slave[7] => Equal0.IN50
cpu_data_master_address_to_slave[8] => Equal0.IN49
cpu_data_master_address_to_slave[9] => Equal0.IN48
cpu_data_master_address_to_slave[10] => Equal0.IN47
cpu_data_master_address_to_slave[11] => Equal0.IN46
cpu_data_master_address_to_slave[12] => Equal0.IN45
cpu_data_master_address_to_slave[13] => Equal0.IN44
cpu_data_master_address_to_slave[14] => Equal0.IN43
cpu_data_master_address_to_slave[15] => Equal0.IN42
cpu_data_master_address_to_slave[16] => Equal0.IN41
cpu_data_master_address_to_slave[17] => Equal0.IN40
cpu_data_master_address_to_slave[18] => Equal0.IN39
cpu_data_master_address_to_slave[19] => Equal0.IN38
cpu_data_master_address_to_slave[20] => Equal0.IN37
cpu_data_master_address_to_slave[21] => Equal0.IN36
cpu_data_master_address_to_slave[22] => Equal0.IN35
cpu_data_master_address_to_slave[23] => Equal0.IN34
cpu_data_master_address_to_slave[24] => Equal0.IN33
cpu_data_master_address_to_slave[25] => Equal0.IN32
cpu_data_master_address_to_slave[26] => Equal0.IN31
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_duty_4_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_duty_4_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_duty_4_s1.IN1
cpu_data_master_read => internal_cpu_data_master_qualified_request_duty_4_s1.IN1
cpu_data_master_read => duty_4_s1_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_duty_4_s1.IN1
duty_4_s1_readdata[0] => duty_4_s1_readdata_from_sa[0].DATAIN
duty_4_s1_readdata[1] => duty_4_s1_readdata_from_sa[1].DATAIN
duty_4_s1_readdata[2] => duty_4_s1_readdata_from_sa[2].DATAIN
duty_4_s1_readdata[3] => duty_4_s1_readdata_from_sa[3].DATAIN
duty_4_s1_readdata[4] => duty_4_s1_readdata_from_sa[4].DATAIN
duty_4_s1_readdata[5] => duty_4_s1_readdata_from_sa[5].DATAIN
duty_4_s1_readdata[6] => duty_4_s1_readdata_from_sa[6].DATAIN
duty_4_s1_readdata[7] => duty_4_s1_readdata_from_sa[7].DATAIN
duty_4_s1_readdata[8] => duty_4_s1_readdata_from_sa[8].DATAIN
duty_4_s1_readdata[9] => duty_4_s1_readdata_from_sa[9].DATAIN
duty_4_s1_readdata[10] => duty_4_s1_readdata_from_sa[10].DATAIN
duty_4_s1_readdata[11] => duty_4_s1_readdata_from_sa[11].DATAIN
duty_4_s1_readdata[12] => duty_4_s1_readdata_from_sa[12].DATAIN
duty_4_s1_readdata[13] => duty_4_s1_readdata_from_sa[13].DATAIN
duty_4_s1_readdata[14] => duty_4_s1_readdata_from_sa[14].DATAIN
duty_4_s1_readdata[15] => duty_4_s1_readdata_from_sa[15].DATAIN
duty_4_s1_readdata[16] => duty_4_s1_readdata_from_sa[16].DATAIN
duty_4_s1_readdata[17] => duty_4_s1_readdata_from_sa[17].DATAIN
duty_4_s1_readdata[18] => duty_4_s1_readdata_from_sa[18].DATAIN
duty_4_s1_readdata[19] => duty_4_s1_readdata_from_sa[19].DATAIN
duty_4_s1_readdata[20] => duty_4_s1_readdata_from_sa[20].DATAIN
duty_4_s1_readdata[21] => duty_4_s1_readdata_from_sa[21].DATAIN
duty_4_s1_readdata[22] => duty_4_s1_readdata_from_sa[22].DATAIN
duty_4_s1_readdata[23] => duty_4_s1_readdata_from_sa[23].DATAIN
duty_4_s1_readdata[24] => duty_4_s1_readdata_from_sa[24].DATAIN
duty_4_s1_readdata[25] => duty_4_s1_readdata_from_sa[25].DATAIN
duty_4_s1_readdata[26] => duty_4_s1_readdata_from_sa[26].DATAIN
duty_4_s1_readdata[27] => duty_4_s1_readdata_from_sa[27].DATAIN
duty_4_s1_readdata[28] => duty_4_s1_readdata_from_sa[28].DATAIN
duty_4_s1_readdata[29] => duty_4_s1_readdata_from_sa[29].DATAIN
duty_4_s1_readdata[30] => duty_4_s1_readdata_from_sa[30].DATAIN
duty_4_s1_readdata[31] => duty_4_s1_readdata_from_sa[31].DATAIN
reset_n => duty_4_s1_reset_n.DATAIN
reset_n => d1_duty_4_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|Quad|NiosII:inst|duty_4:the_duty_4
address[0] => Equal0.IN63
address[1] => Equal0.IN62
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
in_port[3] => read_mux_out[3].IN1
in_port[4] => read_mux_out[4].IN1
in_port[5] => read_mux_out[5].IN1
in_port[6] => read_mux_out[6].IN1
in_port[7] => read_mux_out[7].IN1
in_port[8] => read_mux_out[8].IN1
in_port[9] => read_mux_out[9].IN1
in_port[10] => read_mux_out[10].IN1
in_port[11] => read_mux_out[11].IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR


|Quad|NiosII:inst|entrada_ac_eje_X_s1_arbitrator:the_entrada_ac_eje_X_s1
clk => d1_entrada_ac_eje_X_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => entrada_ac_eje_X_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => entrada_ac_eje_X_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN53
cpu_data_master_address_to_slave[5] => Equal0.IN52
cpu_data_master_address_to_slave[6] => Equal0.IN51
cpu_data_master_address_to_slave[7] => Equal0.IN50
cpu_data_master_address_to_slave[8] => Equal0.IN49
cpu_data_master_address_to_slave[9] => Equal0.IN48
cpu_data_master_address_to_slave[10] => Equal0.IN47
cpu_data_master_address_to_slave[11] => Equal0.IN46
cpu_data_master_address_to_slave[12] => Equal0.IN45
cpu_data_master_address_to_slave[13] => Equal0.IN44
cpu_data_master_address_to_slave[14] => Equal0.IN43
cpu_data_master_address_to_slave[15] => Equal0.IN42
cpu_data_master_address_to_slave[16] => Equal0.IN41
cpu_data_master_address_to_slave[17] => Equal0.IN40
cpu_data_master_address_to_slave[18] => Equal0.IN39
cpu_data_master_address_to_slave[19] => Equal0.IN38
cpu_data_master_address_to_slave[20] => Equal0.IN37
cpu_data_master_address_to_slave[21] => Equal0.IN36
cpu_data_master_address_to_slave[22] => Equal0.IN35
cpu_data_master_address_to_slave[23] => Equal0.IN34
cpu_data_master_address_to_slave[24] => Equal0.IN33
cpu_data_master_address_to_slave[25] => Equal0.IN32
cpu_data_master_address_to_slave[26] => Equal0.IN31
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_entrada_ac_eje_X_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_entrada_ac_eje_X_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_entrada_ac_eje_X_s1.IN1
cpu_data_master_read => internal_cpu_data_master_qualified_request_entrada_ac_eje_X_s1.IN1
cpu_data_master_read => entrada_ac_eje_X_s1_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_entrada_ac_eje_X_s1.IN1
entrada_ac_eje_X_s1_readdata[0] => entrada_ac_eje_X_s1_readdata_from_sa[0].DATAIN
entrada_ac_eje_X_s1_readdata[1] => entrada_ac_eje_X_s1_readdata_from_sa[1].DATAIN
entrada_ac_eje_X_s1_readdata[2] => entrada_ac_eje_X_s1_readdata_from_sa[2].DATAIN
entrada_ac_eje_X_s1_readdata[3] => entrada_ac_eje_X_s1_readdata_from_sa[3].DATAIN
entrada_ac_eje_X_s1_readdata[4] => entrada_ac_eje_X_s1_readdata_from_sa[4].DATAIN
entrada_ac_eje_X_s1_readdata[5] => entrada_ac_eje_X_s1_readdata_from_sa[5].DATAIN
entrada_ac_eje_X_s1_readdata[6] => entrada_ac_eje_X_s1_readdata_from_sa[6].DATAIN
entrada_ac_eje_X_s1_readdata[7] => entrada_ac_eje_X_s1_readdata_from_sa[7].DATAIN
entrada_ac_eje_X_s1_readdata[8] => entrada_ac_eje_X_s1_readdata_from_sa[8].DATAIN
entrada_ac_eje_X_s1_readdata[9] => entrada_ac_eje_X_s1_readdata_from_sa[9].DATAIN
entrada_ac_eje_X_s1_readdata[10] => entrada_ac_eje_X_s1_readdata_from_sa[10].DATAIN
entrada_ac_eje_X_s1_readdata[11] => entrada_ac_eje_X_s1_readdata_from_sa[11].DATAIN
entrada_ac_eje_X_s1_readdata[12] => entrada_ac_eje_X_s1_readdata_from_sa[12].DATAIN
entrada_ac_eje_X_s1_readdata[13] => entrada_ac_eje_X_s1_readdata_from_sa[13].DATAIN
entrada_ac_eje_X_s1_readdata[14] => entrada_ac_eje_X_s1_readdata_from_sa[14].DATAIN
entrada_ac_eje_X_s1_readdata[15] => entrada_ac_eje_X_s1_readdata_from_sa[15].DATAIN
entrada_ac_eje_X_s1_readdata[16] => entrada_ac_eje_X_s1_readdata_from_sa[16].DATAIN
entrada_ac_eje_X_s1_readdata[17] => entrada_ac_eje_X_s1_readdata_from_sa[17].DATAIN
entrada_ac_eje_X_s1_readdata[18] => entrada_ac_eje_X_s1_readdata_from_sa[18].DATAIN
entrada_ac_eje_X_s1_readdata[19] => entrada_ac_eje_X_s1_readdata_from_sa[19].DATAIN
entrada_ac_eje_X_s1_readdata[20] => entrada_ac_eje_X_s1_readdata_from_sa[20].DATAIN
entrada_ac_eje_X_s1_readdata[21] => entrada_ac_eje_X_s1_readdata_from_sa[21].DATAIN
entrada_ac_eje_X_s1_readdata[22] => entrada_ac_eje_X_s1_readdata_from_sa[22].DATAIN
entrada_ac_eje_X_s1_readdata[23] => entrada_ac_eje_X_s1_readdata_from_sa[23].DATAIN
entrada_ac_eje_X_s1_readdata[24] => entrada_ac_eje_X_s1_readdata_from_sa[24].DATAIN
entrada_ac_eje_X_s1_readdata[25] => entrada_ac_eje_X_s1_readdata_from_sa[25].DATAIN
entrada_ac_eje_X_s1_readdata[26] => entrada_ac_eje_X_s1_readdata_from_sa[26].DATAIN
entrada_ac_eje_X_s1_readdata[27] => entrada_ac_eje_X_s1_readdata_from_sa[27].DATAIN
entrada_ac_eje_X_s1_readdata[28] => entrada_ac_eje_X_s1_readdata_from_sa[28].DATAIN
entrada_ac_eje_X_s1_readdata[29] => entrada_ac_eje_X_s1_readdata_from_sa[29].DATAIN
entrada_ac_eje_X_s1_readdata[30] => entrada_ac_eje_X_s1_readdata_from_sa[30].DATAIN
entrada_ac_eje_X_s1_readdata[31] => entrada_ac_eje_X_s1_readdata_from_sa[31].DATAIN
reset_n => entrada_ac_eje_X_s1_reset_n.DATAIN
reset_n => d1_entrada_ac_eje_X_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|Quad|NiosII:inst|entrada_ac_eje_X:the_entrada_ac_eje_X
address[0] => Equal0.IN63
address[1] => Equal0.IN62
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
in_port[3] => read_mux_out[3].IN1
in_port[4] => read_mux_out[4].IN1
in_port[5] => read_mux_out[5].IN1
in_port[6] => read_mux_out[6].IN1
in_port[7] => read_mux_out[7].IN1
in_port[8] => read_mux_out[8].IN1
in_port[9] => read_mux_out[9].IN1
in_port[10] => read_mux_out[10].IN1
in_port[11] => read_mux_out[11].IN1
in_port[12] => read_mux_out[12].IN1
in_port[13] => read_mux_out[13].IN1
in_port[14] => read_mux_out[14].IN1
in_port[15] => read_mux_out[15].IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR


|Quad|NiosII:inst|entrada_ac_eje_Y_s1_arbitrator:the_entrada_ac_eje_Y_s1
clk => d1_entrada_ac_eje_Y_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => entrada_ac_eje_Y_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => entrada_ac_eje_Y_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN53
cpu_data_master_address_to_slave[5] => Equal0.IN52
cpu_data_master_address_to_slave[6] => Equal0.IN51
cpu_data_master_address_to_slave[7] => Equal0.IN50
cpu_data_master_address_to_slave[8] => Equal0.IN49
cpu_data_master_address_to_slave[9] => Equal0.IN48
cpu_data_master_address_to_slave[10] => Equal0.IN47
cpu_data_master_address_to_slave[11] => Equal0.IN46
cpu_data_master_address_to_slave[12] => Equal0.IN45
cpu_data_master_address_to_slave[13] => Equal0.IN44
cpu_data_master_address_to_slave[14] => Equal0.IN43
cpu_data_master_address_to_slave[15] => Equal0.IN42
cpu_data_master_address_to_slave[16] => Equal0.IN41
cpu_data_master_address_to_slave[17] => Equal0.IN40
cpu_data_master_address_to_slave[18] => Equal0.IN39
cpu_data_master_address_to_slave[19] => Equal0.IN38
cpu_data_master_address_to_slave[20] => Equal0.IN37
cpu_data_master_address_to_slave[21] => Equal0.IN36
cpu_data_master_address_to_slave[22] => Equal0.IN35
cpu_data_master_address_to_slave[23] => Equal0.IN34
cpu_data_master_address_to_slave[24] => Equal0.IN33
cpu_data_master_address_to_slave[25] => Equal0.IN32
cpu_data_master_address_to_slave[26] => Equal0.IN31
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_entrada_ac_eje_Y_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_entrada_ac_eje_Y_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_entrada_ac_eje_Y_s1.IN1
cpu_data_master_read => internal_cpu_data_master_qualified_request_entrada_ac_eje_Y_s1.IN1
cpu_data_master_read => entrada_ac_eje_Y_s1_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_entrada_ac_eje_Y_s1.IN1
entrada_ac_eje_Y_s1_readdata[0] => entrada_ac_eje_Y_s1_readdata_from_sa[0].DATAIN
entrada_ac_eje_Y_s1_readdata[1] => entrada_ac_eje_Y_s1_readdata_from_sa[1].DATAIN
entrada_ac_eje_Y_s1_readdata[2] => entrada_ac_eje_Y_s1_readdata_from_sa[2].DATAIN
entrada_ac_eje_Y_s1_readdata[3] => entrada_ac_eje_Y_s1_readdata_from_sa[3].DATAIN
entrada_ac_eje_Y_s1_readdata[4] => entrada_ac_eje_Y_s1_readdata_from_sa[4].DATAIN
entrada_ac_eje_Y_s1_readdata[5] => entrada_ac_eje_Y_s1_readdata_from_sa[5].DATAIN
entrada_ac_eje_Y_s1_readdata[6] => entrada_ac_eje_Y_s1_readdata_from_sa[6].DATAIN
entrada_ac_eje_Y_s1_readdata[7] => entrada_ac_eje_Y_s1_readdata_from_sa[7].DATAIN
entrada_ac_eje_Y_s1_readdata[8] => entrada_ac_eje_Y_s1_readdata_from_sa[8].DATAIN
entrada_ac_eje_Y_s1_readdata[9] => entrada_ac_eje_Y_s1_readdata_from_sa[9].DATAIN
entrada_ac_eje_Y_s1_readdata[10] => entrada_ac_eje_Y_s1_readdata_from_sa[10].DATAIN
entrada_ac_eje_Y_s1_readdata[11] => entrada_ac_eje_Y_s1_readdata_from_sa[11].DATAIN
entrada_ac_eje_Y_s1_readdata[12] => entrada_ac_eje_Y_s1_readdata_from_sa[12].DATAIN
entrada_ac_eje_Y_s1_readdata[13] => entrada_ac_eje_Y_s1_readdata_from_sa[13].DATAIN
entrada_ac_eje_Y_s1_readdata[14] => entrada_ac_eje_Y_s1_readdata_from_sa[14].DATAIN
entrada_ac_eje_Y_s1_readdata[15] => entrada_ac_eje_Y_s1_readdata_from_sa[15].DATAIN
entrada_ac_eje_Y_s1_readdata[16] => entrada_ac_eje_Y_s1_readdata_from_sa[16].DATAIN
entrada_ac_eje_Y_s1_readdata[17] => entrada_ac_eje_Y_s1_readdata_from_sa[17].DATAIN
entrada_ac_eje_Y_s1_readdata[18] => entrada_ac_eje_Y_s1_readdata_from_sa[18].DATAIN
entrada_ac_eje_Y_s1_readdata[19] => entrada_ac_eje_Y_s1_readdata_from_sa[19].DATAIN
entrada_ac_eje_Y_s1_readdata[20] => entrada_ac_eje_Y_s1_readdata_from_sa[20].DATAIN
entrada_ac_eje_Y_s1_readdata[21] => entrada_ac_eje_Y_s1_readdata_from_sa[21].DATAIN
entrada_ac_eje_Y_s1_readdata[22] => entrada_ac_eje_Y_s1_readdata_from_sa[22].DATAIN
entrada_ac_eje_Y_s1_readdata[23] => entrada_ac_eje_Y_s1_readdata_from_sa[23].DATAIN
entrada_ac_eje_Y_s1_readdata[24] => entrada_ac_eje_Y_s1_readdata_from_sa[24].DATAIN
entrada_ac_eje_Y_s1_readdata[25] => entrada_ac_eje_Y_s1_readdata_from_sa[25].DATAIN
entrada_ac_eje_Y_s1_readdata[26] => entrada_ac_eje_Y_s1_readdata_from_sa[26].DATAIN
entrada_ac_eje_Y_s1_readdata[27] => entrada_ac_eje_Y_s1_readdata_from_sa[27].DATAIN
entrada_ac_eje_Y_s1_readdata[28] => entrada_ac_eje_Y_s1_readdata_from_sa[28].DATAIN
entrada_ac_eje_Y_s1_readdata[29] => entrada_ac_eje_Y_s1_readdata_from_sa[29].DATAIN
entrada_ac_eje_Y_s1_readdata[30] => entrada_ac_eje_Y_s1_readdata_from_sa[30].DATAIN
entrada_ac_eje_Y_s1_readdata[31] => entrada_ac_eje_Y_s1_readdata_from_sa[31].DATAIN
reset_n => entrada_ac_eje_Y_s1_reset_n.DATAIN
reset_n => d1_entrada_ac_eje_Y_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|Quad|NiosII:inst|entrada_ac_eje_Y:the_entrada_ac_eje_Y
address[0] => Equal0.IN63
address[1] => Equal0.IN62
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
in_port[3] => read_mux_out[3].IN1
in_port[4] => read_mux_out[4].IN1
in_port[5] => read_mux_out[5].IN1
in_port[6] => read_mux_out[6].IN1
in_port[7] => read_mux_out[7].IN1
in_port[8] => read_mux_out[8].IN1
in_port[9] => read_mux_out[9].IN1
in_port[10] => read_mux_out[10].IN1
in_port[11] => read_mux_out[11].IN1
in_port[12] => read_mux_out[12].IN1
in_port[13] => read_mux_out[13].IN1
in_port[14] => read_mux_out[14].IN1
in_port[15] => read_mux_out[15].IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR


|Quad|NiosII:inst|entrada_ac_eje_Z_s1_arbitrator:the_entrada_ac_eje_Z_s1
clk => d1_entrada_ac_eje_Z_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => entrada_ac_eje_Z_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => entrada_ac_eje_Z_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN53
cpu_data_master_address_to_slave[5] => Equal0.IN52
cpu_data_master_address_to_slave[6] => Equal0.IN51
cpu_data_master_address_to_slave[7] => Equal0.IN50
cpu_data_master_address_to_slave[8] => Equal0.IN49
cpu_data_master_address_to_slave[9] => Equal0.IN48
cpu_data_master_address_to_slave[10] => Equal0.IN47
cpu_data_master_address_to_slave[11] => Equal0.IN46
cpu_data_master_address_to_slave[12] => Equal0.IN45
cpu_data_master_address_to_slave[13] => Equal0.IN44
cpu_data_master_address_to_slave[14] => Equal0.IN43
cpu_data_master_address_to_slave[15] => Equal0.IN42
cpu_data_master_address_to_slave[16] => Equal0.IN41
cpu_data_master_address_to_slave[17] => Equal0.IN40
cpu_data_master_address_to_slave[18] => Equal0.IN39
cpu_data_master_address_to_slave[19] => Equal0.IN38
cpu_data_master_address_to_slave[20] => Equal0.IN37
cpu_data_master_address_to_slave[21] => Equal0.IN36
cpu_data_master_address_to_slave[22] => Equal0.IN35
cpu_data_master_address_to_slave[23] => Equal0.IN34
cpu_data_master_address_to_slave[24] => Equal0.IN33
cpu_data_master_address_to_slave[25] => Equal0.IN32
cpu_data_master_address_to_slave[26] => Equal0.IN31
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_entrada_ac_eje_Z_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_entrada_ac_eje_Z_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_entrada_ac_eje_Z_s1.IN1
cpu_data_master_read => internal_cpu_data_master_qualified_request_entrada_ac_eje_Z_s1.IN1
cpu_data_master_read => entrada_ac_eje_Z_s1_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_entrada_ac_eje_Z_s1.IN1
entrada_ac_eje_Z_s1_readdata[0] => entrada_ac_eje_Z_s1_readdata_from_sa[0].DATAIN
entrada_ac_eje_Z_s1_readdata[1] => entrada_ac_eje_Z_s1_readdata_from_sa[1].DATAIN
entrada_ac_eje_Z_s1_readdata[2] => entrada_ac_eje_Z_s1_readdata_from_sa[2].DATAIN
entrada_ac_eje_Z_s1_readdata[3] => entrada_ac_eje_Z_s1_readdata_from_sa[3].DATAIN
entrada_ac_eje_Z_s1_readdata[4] => entrada_ac_eje_Z_s1_readdata_from_sa[4].DATAIN
entrada_ac_eje_Z_s1_readdata[5] => entrada_ac_eje_Z_s1_readdata_from_sa[5].DATAIN
entrada_ac_eje_Z_s1_readdata[6] => entrada_ac_eje_Z_s1_readdata_from_sa[6].DATAIN
entrada_ac_eje_Z_s1_readdata[7] => entrada_ac_eje_Z_s1_readdata_from_sa[7].DATAIN
entrada_ac_eje_Z_s1_readdata[8] => entrada_ac_eje_Z_s1_readdata_from_sa[8].DATAIN
entrada_ac_eje_Z_s1_readdata[9] => entrada_ac_eje_Z_s1_readdata_from_sa[9].DATAIN
entrada_ac_eje_Z_s1_readdata[10] => entrada_ac_eje_Z_s1_readdata_from_sa[10].DATAIN
entrada_ac_eje_Z_s1_readdata[11] => entrada_ac_eje_Z_s1_readdata_from_sa[11].DATAIN
entrada_ac_eje_Z_s1_readdata[12] => entrada_ac_eje_Z_s1_readdata_from_sa[12].DATAIN
entrada_ac_eje_Z_s1_readdata[13] => entrada_ac_eje_Z_s1_readdata_from_sa[13].DATAIN
entrada_ac_eje_Z_s1_readdata[14] => entrada_ac_eje_Z_s1_readdata_from_sa[14].DATAIN
entrada_ac_eje_Z_s1_readdata[15] => entrada_ac_eje_Z_s1_readdata_from_sa[15].DATAIN
entrada_ac_eje_Z_s1_readdata[16] => entrada_ac_eje_Z_s1_readdata_from_sa[16].DATAIN
entrada_ac_eje_Z_s1_readdata[17] => entrada_ac_eje_Z_s1_readdata_from_sa[17].DATAIN
entrada_ac_eje_Z_s1_readdata[18] => entrada_ac_eje_Z_s1_readdata_from_sa[18].DATAIN
entrada_ac_eje_Z_s1_readdata[19] => entrada_ac_eje_Z_s1_readdata_from_sa[19].DATAIN
entrada_ac_eje_Z_s1_readdata[20] => entrada_ac_eje_Z_s1_readdata_from_sa[20].DATAIN
entrada_ac_eje_Z_s1_readdata[21] => entrada_ac_eje_Z_s1_readdata_from_sa[21].DATAIN
entrada_ac_eje_Z_s1_readdata[22] => entrada_ac_eje_Z_s1_readdata_from_sa[22].DATAIN
entrada_ac_eje_Z_s1_readdata[23] => entrada_ac_eje_Z_s1_readdata_from_sa[23].DATAIN
entrada_ac_eje_Z_s1_readdata[24] => entrada_ac_eje_Z_s1_readdata_from_sa[24].DATAIN
entrada_ac_eje_Z_s1_readdata[25] => entrada_ac_eje_Z_s1_readdata_from_sa[25].DATAIN
entrada_ac_eje_Z_s1_readdata[26] => entrada_ac_eje_Z_s1_readdata_from_sa[26].DATAIN
entrada_ac_eje_Z_s1_readdata[27] => entrada_ac_eje_Z_s1_readdata_from_sa[27].DATAIN
entrada_ac_eje_Z_s1_readdata[28] => entrada_ac_eje_Z_s1_readdata_from_sa[28].DATAIN
entrada_ac_eje_Z_s1_readdata[29] => entrada_ac_eje_Z_s1_readdata_from_sa[29].DATAIN
entrada_ac_eje_Z_s1_readdata[30] => entrada_ac_eje_Z_s1_readdata_from_sa[30].DATAIN
entrada_ac_eje_Z_s1_readdata[31] => entrada_ac_eje_Z_s1_readdata_from_sa[31].DATAIN
reset_n => entrada_ac_eje_Z_s1_reset_n.DATAIN
reset_n => d1_entrada_ac_eje_Z_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|Quad|NiosII:inst|entrada_ac_eje_Z:the_entrada_ac_eje_Z
address[0] => Equal0.IN63
address[1] => Equal0.IN62
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
in_port[3] => read_mux_out[3].IN1
in_port[4] => read_mux_out[4].IN1
in_port[5] => read_mux_out[5].IN1
in_port[6] => read_mux_out[6].IN1
in_port[7] => read_mux_out[7].IN1
in_port[8] => read_mux_out[8].IN1
in_port[9] => read_mux_out[9].IN1
in_port[10] => read_mux_out[10].IN1
in_port[11] => read_mux_out[11].IN1
in_port[12] => read_mux_out[12].IN1
in_port[13] => read_mux_out[13].IN1
in_port[14] => read_mux_out[14].IN1
in_port[15] => read_mux_out[15].IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR


|Quad|NiosII:inst|entrada_gy_eje_X_s1_arbitrator:the_entrada_gy_eje_X_s1
clk => d1_entrada_gy_eje_X_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => entrada_gy_eje_X_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => entrada_gy_eje_X_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN53
cpu_data_master_address_to_slave[5] => Equal0.IN52
cpu_data_master_address_to_slave[6] => Equal0.IN51
cpu_data_master_address_to_slave[7] => Equal0.IN50
cpu_data_master_address_to_slave[8] => Equal0.IN49
cpu_data_master_address_to_slave[9] => Equal0.IN48
cpu_data_master_address_to_slave[10] => Equal0.IN47
cpu_data_master_address_to_slave[11] => Equal0.IN46
cpu_data_master_address_to_slave[12] => Equal0.IN45
cpu_data_master_address_to_slave[13] => Equal0.IN44
cpu_data_master_address_to_slave[14] => Equal0.IN43
cpu_data_master_address_to_slave[15] => Equal0.IN42
cpu_data_master_address_to_slave[16] => Equal0.IN41
cpu_data_master_address_to_slave[17] => Equal0.IN40
cpu_data_master_address_to_slave[18] => Equal0.IN39
cpu_data_master_address_to_slave[19] => Equal0.IN38
cpu_data_master_address_to_slave[20] => Equal0.IN37
cpu_data_master_address_to_slave[21] => Equal0.IN36
cpu_data_master_address_to_slave[22] => Equal0.IN35
cpu_data_master_address_to_slave[23] => Equal0.IN34
cpu_data_master_address_to_slave[24] => Equal0.IN33
cpu_data_master_address_to_slave[25] => Equal0.IN32
cpu_data_master_address_to_slave[26] => Equal0.IN31
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_entrada_gy_eje_X_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_entrada_gy_eje_X_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_entrada_gy_eje_X_s1.IN1
cpu_data_master_read => internal_cpu_data_master_qualified_request_entrada_gy_eje_X_s1.IN1
cpu_data_master_read => entrada_gy_eje_X_s1_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_entrada_gy_eje_X_s1.IN1
entrada_gy_eje_X_s1_readdata[0] => entrada_gy_eje_X_s1_readdata_from_sa[0].DATAIN
entrada_gy_eje_X_s1_readdata[1] => entrada_gy_eje_X_s1_readdata_from_sa[1].DATAIN
entrada_gy_eje_X_s1_readdata[2] => entrada_gy_eje_X_s1_readdata_from_sa[2].DATAIN
entrada_gy_eje_X_s1_readdata[3] => entrada_gy_eje_X_s1_readdata_from_sa[3].DATAIN
entrada_gy_eje_X_s1_readdata[4] => entrada_gy_eje_X_s1_readdata_from_sa[4].DATAIN
entrada_gy_eje_X_s1_readdata[5] => entrada_gy_eje_X_s1_readdata_from_sa[5].DATAIN
entrada_gy_eje_X_s1_readdata[6] => entrada_gy_eje_X_s1_readdata_from_sa[6].DATAIN
entrada_gy_eje_X_s1_readdata[7] => entrada_gy_eje_X_s1_readdata_from_sa[7].DATAIN
entrada_gy_eje_X_s1_readdata[8] => entrada_gy_eje_X_s1_readdata_from_sa[8].DATAIN
entrada_gy_eje_X_s1_readdata[9] => entrada_gy_eje_X_s1_readdata_from_sa[9].DATAIN
entrada_gy_eje_X_s1_readdata[10] => entrada_gy_eje_X_s1_readdata_from_sa[10].DATAIN
entrada_gy_eje_X_s1_readdata[11] => entrada_gy_eje_X_s1_readdata_from_sa[11].DATAIN
entrada_gy_eje_X_s1_readdata[12] => entrada_gy_eje_X_s1_readdata_from_sa[12].DATAIN
entrada_gy_eje_X_s1_readdata[13] => entrada_gy_eje_X_s1_readdata_from_sa[13].DATAIN
entrada_gy_eje_X_s1_readdata[14] => entrada_gy_eje_X_s1_readdata_from_sa[14].DATAIN
entrada_gy_eje_X_s1_readdata[15] => entrada_gy_eje_X_s1_readdata_from_sa[15].DATAIN
entrada_gy_eje_X_s1_readdata[16] => entrada_gy_eje_X_s1_readdata_from_sa[16].DATAIN
entrada_gy_eje_X_s1_readdata[17] => entrada_gy_eje_X_s1_readdata_from_sa[17].DATAIN
entrada_gy_eje_X_s1_readdata[18] => entrada_gy_eje_X_s1_readdata_from_sa[18].DATAIN
entrada_gy_eje_X_s1_readdata[19] => entrada_gy_eje_X_s1_readdata_from_sa[19].DATAIN
entrada_gy_eje_X_s1_readdata[20] => entrada_gy_eje_X_s1_readdata_from_sa[20].DATAIN
entrada_gy_eje_X_s1_readdata[21] => entrada_gy_eje_X_s1_readdata_from_sa[21].DATAIN
entrada_gy_eje_X_s1_readdata[22] => entrada_gy_eje_X_s1_readdata_from_sa[22].DATAIN
entrada_gy_eje_X_s1_readdata[23] => entrada_gy_eje_X_s1_readdata_from_sa[23].DATAIN
entrada_gy_eje_X_s1_readdata[24] => entrada_gy_eje_X_s1_readdata_from_sa[24].DATAIN
entrada_gy_eje_X_s1_readdata[25] => entrada_gy_eje_X_s1_readdata_from_sa[25].DATAIN
entrada_gy_eje_X_s1_readdata[26] => entrada_gy_eje_X_s1_readdata_from_sa[26].DATAIN
entrada_gy_eje_X_s1_readdata[27] => entrada_gy_eje_X_s1_readdata_from_sa[27].DATAIN
entrada_gy_eje_X_s1_readdata[28] => entrada_gy_eje_X_s1_readdata_from_sa[28].DATAIN
entrada_gy_eje_X_s1_readdata[29] => entrada_gy_eje_X_s1_readdata_from_sa[29].DATAIN
entrada_gy_eje_X_s1_readdata[30] => entrada_gy_eje_X_s1_readdata_from_sa[30].DATAIN
entrada_gy_eje_X_s1_readdata[31] => entrada_gy_eje_X_s1_readdata_from_sa[31].DATAIN
reset_n => entrada_gy_eje_X_s1_reset_n.DATAIN
reset_n => d1_entrada_gy_eje_X_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|Quad|NiosII:inst|entrada_gy_eje_X:the_entrada_gy_eje_X
address[0] => Equal0.IN63
address[1] => Equal0.IN62
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
in_port[3] => read_mux_out[3].IN1
in_port[4] => read_mux_out[4].IN1
in_port[5] => read_mux_out[5].IN1
in_port[6] => read_mux_out[6].IN1
in_port[7] => read_mux_out[7].IN1
in_port[8] => read_mux_out[8].IN1
in_port[9] => read_mux_out[9].IN1
in_port[10] => read_mux_out[10].IN1
in_port[11] => read_mux_out[11].IN1
in_port[12] => read_mux_out[12].IN1
in_port[13] => read_mux_out[13].IN1
in_port[14] => read_mux_out[14].IN1
in_port[15] => read_mux_out[15].IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR


|Quad|NiosII:inst|entrada_gy_eje_Y_s1_arbitrator:the_entrada_gy_eje_Y_s1
clk => d1_entrada_gy_eje_Y_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => entrada_gy_eje_Y_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => entrada_gy_eje_Y_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN53
cpu_data_master_address_to_slave[5] => Equal0.IN52
cpu_data_master_address_to_slave[6] => Equal0.IN51
cpu_data_master_address_to_slave[7] => Equal0.IN50
cpu_data_master_address_to_slave[8] => Equal0.IN49
cpu_data_master_address_to_slave[9] => Equal0.IN48
cpu_data_master_address_to_slave[10] => Equal0.IN47
cpu_data_master_address_to_slave[11] => Equal0.IN46
cpu_data_master_address_to_slave[12] => Equal0.IN45
cpu_data_master_address_to_slave[13] => Equal0.IN44
cpu_data_master_address_to_slave[14] => Equal0.IN43
cpu_data_master_address_to_slave[15] => Equal0.IN42
cpu_data_master_address_to_slave[16] => Equal0.IN41
cpu_data_master_address_to_slave[17] => Equal0.IN40
cpu_data_master_address_to_slave[18] => Equal0.IN39
cpu_data_master_address_to_slave[19] => Equal0.IN38
cpu_data_master_address_to_slave[20] => Equal0.IN37
cpu_data_master_address_to_slave[21] => Equal0.IN36
cpu_data_master_address_to_slave[22] => Equal0.IN35
cpu_data_master_address_to_slave[23] => Equal0.IN34
cpu_data_master_address_to_slave[24] => Equal0.IN33
cpu_data_master_address_to_slave[25] => Equal0.IN32
cpu_data_master_address_to_slave[26] => Equal0.IN31
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_entrada_gy_eje_Y_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_entrada_gy_eje_Y_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_entrada_gy_eje_Y_s1.IN1
cpu_data_master_read => internal_cpu_data_master_qualified_request_entrada_gy_eje_Y_s1.IN1
cpu_data_master_read => entrada_gy_eje_Y_s1_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_entrada_gy_eje_Y_s1.IN1
entrada_gy_eje_Y_s1_readdata[0] => entrada_gy_eje_Y_s1_readdata_from_sa[0].DATAIN
entrada_gy_eje_Y_s1_readdata[1] => entrada_gy_eje_Y_s1_readdata_from_sa[1].DATAIN
entrada_gy_eje_Y_s1_readdata[2] => entrada_gy_eje_Y_s1_readdata_from_sa[2].DATAIN
entrada_gy_eje_Y_s1_readdata[3] => entrada_gy_eje_Y_s1_readdata_from_sa[3].DATAIN
entrada_gy_eje_Y_s1_readdata[4] => entrada_gy_eje_Y_s1_readdata_from_sa[4].DATAIN
entrada_gy_eje_Y_s1_readdata[5] => entrada_gy_eje_Y_s1_readdata_from_sa[5].DATAIN
entrada_gy_eje_Y_s1_readdata[6] => entrada_gy_eje_Y_s1_readdata_from_sa[6].DATAIN
entrada_gy_eje_Y_s1_readdata[7] => entrada_gy_eje_Y_s1_readdata_from_sa[7].DATAIN
entrada_gy_eje_Y_s1_readdata[8] => entrada_gy_eje_Y_s1_readdata_from_sa[8].DATAIN
entrada_gy_eje_Y_s1_readdata[9] => entrada_gy_eje_Y_s1_readdata_from_sa[9].DATAIN
entrada_gy_eje_Y_s1_readdata[10] => entrada_gy_eje_Y_s1_readdata_from_sa[10].DATAIN
entrada_gy_eje_Y_s1_readdata[11] => entrada_gy_eje_Y_s1_readdata_from_sa[11].DATAIN
entrada_gy_eje_Y_s1_readdata[12] => entrada_gy_eje_Y_s1_readdata_from_sa[12].DATAIN
entrada_gy_eje_Y_s1_readdata[13] => entrada_gy_eje_Y_s1_readdata_from_sa[13].DATAIN
entrada_gy_eje_Y_s1_readdata[14] => entrada_gy_eje_Y_s1_readdata_from_sa[14].DATAIN
entrada_gy_eje_Y_s1_readdata[15] => entrada_gy_eje_Y_s1_readdata_from_sa[15].DATAIN
entrada_gy_eje_Y_s1_readdata[16] => entrada_gy_eje_Y_s1_readdata_from_sa[16].DATAIN
entrada_gy_eje_Y_s1_readdata[17] => entrada_gy_eje_Y_s1_readdata_from_sa[17].DATAIN
entrada_gy_eje_Y_s1_readdata[18] => entrada_gy_eje_Y_s1_readdata_from_sa[18].DATAIN
entrada_gy_eje_Y_s1_readdata[19] => entrada_gy_eje_Y_s1_readdata_from_sa[19].DATAIN
entrada_gy_eje_Y_s1_readdata[20] => entrada_gy_eje_Y_s1_readdata_from_sa[20].DATAIN
entrada_gy_eje_Y_s1_readdata[21] => entrada_gy_eje_Y_s1_readdata_from_sa[21].DATAIN
entrada_gy_eje_Y_s1_readdata[22] => entrada_gy_eje_Y_s1_readdata_from_sa[22].DATAIN
entrada_gy_eje_Y_s1_readdata[23] => entrada_gy_eje_Y_s1_readdata_from_sa[23].DATAIN
entrada_gy_eje_Y_s1_readdata[24] => entrada_gy_eje_Y_s1_readdata_from_sa[24].DATAIN
entrada_gy_eje_Y_s1_readdata[25] => entrada_gy_eje_Y_s1_readdata_from_sa[25].DATAIN
entrada_gy_eje_Y_s1_readdata[26] => entrada_gy_eje_Y_s1_readdata_from_sa[26].DATAIN
entrada_gy_eje_Y_s1_readdata[27] => entrada_gy_eje_Y_s1_readdata_from_sa[27].DATAIN
entrada_gy_eje_Y_s1_readdata[28] => entrada_gy_eje_Y_s1_readdata_from_sa[28].DATAIN
entrada_gy_eje_Y_s1_readdata[29] => entrada_gy_eje_Y_s1_readdata_from_sa[29].DATAIN
entrada_gy_eje_Y_s1_readdata[30] => entrada_gy_eje_Y_s1_readdata_from_sa[30].DATAIN
entrada_gy_eje_Y_s1_readdata[31] => entrada_gy_eje_Y_s1_readdata_from_sa[31].DATAIN
reset_n => entrada_gy_eje_Y_s1_reset_n.DATAIN
reset_n => d1_entrada_gy_eje_Y_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|Quad|NiosII:inst|entrada_gy_eje_Y:the_entrada_gy_eje_Y
address[0] => Equal0.IN63
address[1] => Equal0.IN62
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
in_port[3] => read_mux_out[3].IN1
in_port[4] => read_mux_out[4].IN1
in_port[5] => read_mux_out[5].IN1
in_port[6] => read_mux_out[6].IN1
in_port[7] => read_mux_out[7].IN1
in_port[8] => read_mux_out[8].IN1
in_port[9] => read_mux_out[9].IN1
in_port[10] => read_mux_out[10].IN1
in_port[11] => read_mux_out[11].IN1
in_port[12] => read_mux_out[12].IN1
in_port[13] => read_mux_out[13].IN1
in_port[14] => read_mux_out[14].IN1
in_port[15] => read_mux_out[15].IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR


|Quad|NiosII:inst|entrada_gy_eje_Z_s1_arbitrator:the_entrada_gy_eje_Z_s1
clk => d1_entrada_gy_eje_Z_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => entrada_gy_eje_Z_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => entrada_gy_eje_Z_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN53
cpu_data_master_address_to_slave[5] => Equal0.IN52
cpu_data_master_address_to_slave[6] => Equal0.IN51
cpu_data_master_address_to_slave[7] => Equal0.IN50
cpu_data_master_address_to_slave[8] => Equal0.IN49
cpu_data_master_address_to_slave[9] => Equal0.IN48
cpu_data_master_address_to_slave[10] => Equal0.IN47
cpu_data_master_address_to_slave[11] => Equal0.IN46
cpu_data_master_address_to_slave[12] => Equal0.IN45
cpu_data_master_address_to_slave[13] => Equal0.IN44
cpu_data_master_address_to_slave[14] => Equal0.IN43
cpu_data_master_address_to_slave[15] => Equal0.IN42
cpu_data_master_address_to_slave[16] => Equal0.IN41
cpu_data_master_address_to_slave[17] => Equal0.IN40
cpu_data_master_address_to_slave[18] => Equal0.IN39
cpu_data_master_address_to_slave[19] => Equal0.IN38
cpu_data_master_address_to_slave[20] => Equal0.IN37
cpu_data_master_address_to_slave[21] => Equal0.IN36
cpu_data_master_address_to_slave[22] => Equal0.IN35
cpu_data_master_address_to_slave[23] => Equal0.IN34
cpu_data_master_address_to_slave[24] => Equal0.IN33
cpu_data_master_address_to_slave[25] => Equal0.IN32
cpu_data_master_address_to_slave[26] => Equal0.IN31
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_entrada_gy_eje_Z_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_entrada_gy_eje_Z_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_entrada_gy_eje_Z_s1.IN1
cpu_data_master_read => internal_cpu_data_master_qualified_request_entrada_gy_eje_Z_s1.IN1
cpu_data_master_read => entrada_gy_eje_Z_s1_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_entrada_gy_eje_Z_s1.IN1
entrada_gy_eje_Z_s1_readdata[0] => entrada_gy_eje_Z_s1_readdata_from_sa[0].DATAIN
entrada_gy_eje_Z_s1_readdata[1] => entrada_gy_eje_Z_s1_readdata_from_sa[1].DATAIN
entrada_gy_eje_Z_s1_readdata[2] => entrada_gy_eje_Z_s1_readdata_from_sa[2].DATAIN
entrada_gy_eje_Z_s1_readdata[3] => entrada_gy_eje_Z_s1_readdata_from_sa[3].DATAIN
entrada_gy_eje_Z_s1_readdata[4] => entrada_gy_eje_Z_s1_readdata_from_sa[4].DATAIN
entrada_gy_eje_Z_s1_readdata[5] => entrada_gy_eje_Z_s1_readdata_from_sa[5].DATAIN
entrada_gy_eje_Z_s1_readdata[6] => entrada_gy_eje_Z_s1_readdata_from_sa[6].DATAIN
entrada_gy_eje_Z_s1_readdata[7] => entrada_gy_eje_Z_s1_readdata_from_sa[7].DATAIN
entrada_gy_eje_Z_s1_readdata[8] => entrada_gy_eje_Z_s1_readdata_from_sa[8].DATAIN
entrada_gy_eje_Z_s1_readdata[9] => entrada_gy_eje_Z_s1_readdata_from_sa[9].DATAIN
entrada_gy_eje_Z_s1_readdata[10] => entrada_gy_eje_Z_s1_readdata_from_sa[10].DATAIN
entrada_gy_eje_Z_s1_readdata[11] => entrada_gy_eje_Z_s1_readdata_from_sa[11].DATAIN
entrada_gy_eje_Z_s1_readdata[12] => entrada_gy_eje_Z_s1_readdata_from_sa[12].DATAIN
entrada_gy_eje_Z_s1_readdata[13] => entrada_gy_eje_Z_s1_readdata_from_sa[13].DATAIN
entrada_gy_eje_Z_s1_readdata[14] => entrada_gy_eje_Z_s1_readdata_from_sa[14].DATAIN
entrada_gy_eje_Z_s1_readdata[15] => entrada_gy_eje_Z_s1_readdata_from_sa[15].DATAIN
entrada_gy_eje_Z_s1_readdata[16] => entrada_gy_eje_Z_s1_readdata_from_sa[16].DATAIN
entrada_gy_eje_Z_s1_readdata[17] => entrada_gy_eje_Z_s1_readdata_from_sa[17].DATAIN
entrada_gy_eje_Z_s1_readdata[18] => entrada_gy_eje_Z_s1_readdata_from_sa[18].DATAIN
entrada_gy_eje_Z_s1_readdata[19] => entrada_gy_eje_Z_s1_readdata_from_sa[19].DATAIN
entrada_gy_eje_Z_s1_readdata[20] => entrada_gy_eje_Z_s1_readdata_from_sa[20].DATAIN
entrada_gy_eje_Z_s1_readdata[21] => entrada_gy_eje_Z_s1_readdata_from_sa[21].DATAIN
entrada_gy_eje_Z_s1_readdata[22] => entrada_gy_eje_Z_s1_readdata_from_sa[22].DATAIN
entrada_gy_eje_Z_s1_readdata[23] => entrada_gy_eje_Z_s1_readdata_from_sa[23].DATAIN
entrada_gy_eje_Z_s1_readdata[24] => entrada_gy_eje_Z_s1_readdata_from_sa[24].DATAIN
entrada_gy_eje_Z_s1_readdata[25] => entrada_gy_eje_Z_s1_readdata_from_sa[25].DATAIN
entrada_gy_eje_Z_s1_readdata[26] => entrada_gy_eje_Z_s1_readdata_from_sa[26].DATAIN
entrada_gy_eje_Z_s1_readdata[27] => entrada_gy_eje_Z_s1_readdata_from_sa[27].DATAIN
entrada_gy_eje_Z_s1_readdata[28] => entrada_gy_eje_Z_s1_readdata_from_sa[28].DATAIN
entrada_gy_eje_Z_s1_readdata[29] => entrada_gy_eje_Z_s1_readdata_from_sa[29].DATAIN
entrada_gy_eje_Z_s1_readdata[30] => entrada_gy_eje_Z_s1_readdata_from_sa[30].DATAIN
entrada_gy_eje_Z_s1_readdata[31] => entrada_gy_eje_Z_s1_readdata_from_sa[31].DATAIN
reset_n => entrada_gy_eje_Z_s1_reset_n.DATAIN
reset_n => d1_entrada_gy_eje_Z_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|Quad|NiosII:inst|entrada_gy_eje_Z:the_entrada_gy_eje_Z
address[0] => Equal0.IN63
address[1] => Equal0.IN62
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
in_port[3] => read_mux_out[3].IN1
in_port[4] => read_mux_out[4].IN1
in_port[5] => read_mux_out[5].IN1
in_port[6] => read_mux_out[6].IN1
in_port[7] => read_mux_out[7].IN1
in_port[8] => read_mux_out[8].IN1
in_port[9] => read_mux_out[9].IN1
in_port[10] => read_mux_out[10].IN1
in_port[11] => read_mux_out[11].IN1
in_port[12] => read_mux_out[12].IN1
in_port[13] => read_mux_out[13].IN1
in_port[14] => read_mux_out[14].IN1
in_port[15] => read_mux_out[15].IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR


|Quad|NiosII:inst|entrada_ma_eje_X_s1_arbitrator:the_entrada_ma_eje_X_s1
clk => d1_entrada_ma_eje_X_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => entrada_ma_eje_X_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => entrada_ma_eje_X_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN53
cpu_data_master_address_to_slave[5] => Equal0.IN52
cpu_data_master_address_to_slave[6] => Equal0.IN51
cpu_data_master_address_to_slave[7] => Equal0.IN50
cpu_data_master_address_to_slave[8] => Equal0.IN49
cpu_data_master_address_to_slave[9] => Equal0.IN48
cpu_data_master_address_to_slave[10] => Equal0.IN47
cpu_data_master_address_to_slave[11] => Equal0.IN46
cpu_data_master_address_to_slave[12] => Equal0.IN45
cpu_data_master_address_to_slave[13] => Equal0.IN44
cpu_data_master_address_to_slave[14] => Equal0.IN43
cpu_data_master_address_to_slave[15] => Equal0.IN42
cpu_data_master_address_to_slave[16] => Equal0.IN41
cpu_data_master_address_to_slave[17] => Equal0.IN40
cpu_data_master_address_to_slave[18] => Equal0.IN39
cpu_data_master_address_to_slave[19] => Equal0.IN38
cpu_data_master_address_to_slave[20] => Equal0.IN37
cpu_data_master_address_to_slave[21] => Equal0.IN36
cpu_data_master_address_to_slave[22] => Equal0.IN35
cpu_data_master_address_to_slave[23] => Equal0.IN34
cpu_data_master_address_to_slave[24] => Equal0.IN33
cpu_data_master_address_to_slave[25] => Equal0.IN32
cpu_data_master_address_to_slave[26] => Equal0.IN31
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_entrada_ma_eje_X_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_entrada_ma_eje_X_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_entrada_ma_eje_X_s1.IN1
cpu_data_master_read => internal_cpu_data_master_qualified_request_entrada_ma_eje_X_s1.IN1
cpu_data_master_read => entrada_ma_eje_X_s1_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_entrada_ma_eje_X_s1.IN1
entrada_ma_eje_X_s1_readdata[0] => entrada_ma_eje_X_s1_readdata_from_sa[0].DATAIN
entrada_ma_eje_X_s1_readdata[1] => entrada_ma_eje_X_s1_readdata_from_sa[1].DATAIN
entrada_ma_eje_X_s1_readdata[2] => entrada_ma_eje_X_s1_readdata_from_sa[2].DATAIN
entrada_ma_eje_X_s1_readdata[3] => entrada_ma_eje_X_s1_readdata_from_sa[3].DATAIN
entrada_ma_eje_X_s1_readdata[4] => entrada_ma_eje_X_s1_readdata_from_sa[4].DATAIN
entrada_ma_eje_X_s1_readdata[5] => entrada_ma_eje_X_s1_readdata_from_sa[5].DATAIN
entrada_ma_eje_X_s1_readdata[6] => entrada_ma_eje_X_s1_readdata_from_sa[6].DATAIN
entrada_ma_eje_X_s1_readdata[7] => entrada_ma_eje_X_s1_readdata_from_sa[7].DATAIN
entrada_ma_eje_X_s1_readdata[8] => entrada_ma_eje_X_s1_readdata_from_sa[8].DATAIN
entrada_ma_eje_X_s1_readdata[9] => entrada_ma_eje_X_s1_readdata_from_sa[9].DATAIN
entrada_ma_eje_X_s1_readdata[10] => entrada_ma_eje_X_s1_readdata_from_sa[10].DATAIN
entrada_ma_eje_X_s1_readdata[11] => entrada_ma_eje_X_s1_readdata_from_sa[11].DATAIN
entrada_ma_eje_X_s1_readdata[12] => entrada_ma_eje_X_s1_readdata_from_sa[12].DATAIN
entrada_ma_eje_X_s1_readdata[13] => entrada_ma_eje_X_s1_readdata_from_sa[13].DATAIN
entrada_ma_eje_X_s1_readdata[14] => entrada_ma_eje_X_s1_readdata_from_sa[14].DATAIN
entrada_ma_eje_X_s1_readdata[15] => entrada_ma_eje_X_s1_readdata_from_sa[15].DATAIN
entrada_ma_eje_X_s1_readdata[16] => entrada_ma_eje_X_s1_readdata_from_sa[16].DATAIN
entrada_ma_eje_X_s1_readdata[17] => entrada_ma_eje_X_s1_readdata_from_sa[17].DATAIN
entrada_ma_eje_X_s1_readdata[18] => entrada_ma_eje_X_s1_readdata_from_sa[18].DATAIN
entrada_ma_eje_X_s1_readdata[19] => entrada_ma_eje_X_s1_readdata_from_sa[19].DATAIN
entrada_ma_eje_X_s1_readdata[20] => entrada_ma_eje_X_s1_readdata_from_sa[20].DATAIN
entrada_ma_eje_X_s1_readdata[21] => entrada_ma_eje_X_s1_readdata_from_sa[21].DATAIN
entrada_ma_eje_X_s1_readdata[22] => entrada_ma_eje_X_s1_readdata_from_sa[22].DATAIN
entrada_ma_eje_X_s1_readdata[23] => entrada_ma_eje_X_s1_readdata_from_sa[23].DATAIN
entrada_ma_eje_X_s1_readdata[24] => entrada_ma_eje_X_s1_readdata_from_sa[24].DATAIN
entrada_ma_eje_X_s1_readdata[25] => entrada_ma_eje_X_s1_readdata_from_sa[25].DATAIN
entrada_ma_eje_X_s1_readdata[26] => entrada_ma_eje_X_s1_readdata_from_sa[26].DATAIN
entrada_ma_eje_X_s1_readdata[27] => entrada_ma_eje_X_s1_readdata_from_sa[27].DATAIN
entrada_ma_eje_X_s1_readdata[28] => entrada_ma_eje_X_s1_readdata_from_sa[28].DATAIN
entrada_ma_eje_X_s1_readdata[29] => entrada_ma_eje_X_s1_readdata_from_sa[29].DATAIN
entrada_ma_eje_X_s1_readdata[30] => entrada_ma_eje_X_s1_readdata_from_sa[30].DATAIN
entrada_ma_eje_X_s1_readdata[31] => entrada_ma_eje_X_s1_readdata_from_sa[31].DATAIN
reset_n => entrada_ma_eje_X_s1_reset_n.DATAIN
reset_n => d1_entrada_ma_eje_X_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|Quad|NiosII:inst|entrada_ma_eje_X:the_entrada_ma_eje_X
address[0] => Equal0.IN63
address[1] => Equal0.IN62
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
in_port[3] => read_mux_out[3].IN1
in_port[4] => read_mux_out[4].IN1
in_port[5] => read_mux_out[5].IN1
in_port[6] => read_mux_out[6].IN1
in_port[7] => read_mux_out[7].IN1
in_port[8] => read_mux_out[8].IN1
in_port[9] => read_mux_out[9].IN1
in_port[10] => read_mux_out[10].IN1
in_port[11] => read_mux_out[11].IN1
in_port[12] => read_mux_out[12].IN1
in_port[13] => read_mux_out[13].IN1
in_port[14] => read_mux_out[14].IN1
in_port[15] => read_mux_out[15].IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR


|Quad|NiosII:inst|entrada_ma_eje_Y_s1_arbitrator:the_entrada_ma_eje_Y_s1
clk => d1_entrada_ma_eje_Y_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => entrada_ma_eje_Y_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => entrada_ma_eje_Y_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN53
cpu_data_master_address_to_slave[5] => Equal0.IN52
cpu_data_master_address_to_slave[6] => Equal0.IN51
cpu_data_master_address_to_slave[7] => Equal0.IN50
cpu_data_master_address_to_slave[8] => Equal0.IN49
cpu_data_master_address_to_slave[9] => Equal0.IN48
cpu_data_master_address_to_slave[10] => Equal0.IN47
cpu_data_master_address_to_slave[11] => Equal0.IN46
cpu_data_master_address_to_slave[12] => Equal0.IN45
cpu_data_master_address_to_slave[13] => Equal0.IN44
cpu_data_master_address_to_slave[14] => Equal0.IN43
cpu_data_master_address_to_slave[15] => Equal0.IN42
cpu_data_master_address_to_slave[16] => Equal0.IN41
cpu_data_master_address_to_slave[17] => Equal0.IN40
cpu_data_master_address_to_slave[18] => Equal0.IN39
cpu_data_master_address_to_slave[19] => Equal0.IN38
cpu_data_master_address_to_slave[20] => Equal0.IN37
cpu_data_master_address_to_slave[21] => Equal0.IN36
cpu_data_master_address_to_slave[22] => Equal0.IN35
cpu_data_master_address_to_slave[23] => Equal0.IN34
cpu_data_master_address_to_slave[24] => Equal0.IN33
cpu_data_master_address_to_slave[25] => Equal0.IN32
cpu_data_master_address_to_slave[26] => Equal0.IN31
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_entrada_ma_eje_Y_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_entrada_ma_eje_Y_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_entrada_ma_eje_Y_s1.IN1
cpu_data_master_read => internal_cpu_data_master_qualified_request_entrada_ma_eje_Y_s1.IN1
cpu_data_master_read => entrada_ma_eje_Y_s1_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_entrada_ma_eje_Y_s1.IN1
entrada_ma_eje_Y_s1_readdata[0] => entrada_ma_eje_Y_s1_readdata_from_sa[0].DATAIN
entrada_ma_eje_Y_s1_readdata[1] => entrada_ma_eje_Y_s1_readdata_from_sa[1].DATAIN
entrada_ma_eje_Y_s1_readdata[2] => entrada_ma_eje_Y_s1_readdata_from_sa[2].DATAIN
entrada_ma_eje_Y_s1_readdata[3] => entrada_ma_eje_Y_s1_readdata_from_sa[3].DATAIN
entrada_ma_eje_Y_s1_readdata[4] => entrada_ma_eje_Y_s1_readdata_from_sa[4].DATAIN
entrada_ma_eje_Y_s1_readdata[5] => entrada_ma_eje_Y_s1_readdata_from_sa[5].DATAIN
entrada_ma_eje_Y_s1_readdata[6] => entrada_ma_eje_Y_s1_readdata_from_sa[6].DATAIN
entrada_ma_eje_Y_s1_readdata[7] => entrada_ma_eje_Y_s1_readdata_from_sa[7].DATAIN
entrada_ma_eje_Y_s1_readdata[8] => entrada_ma_eje_Y_s1_readdata_from_sa[8].DATAIN
entrada_ma_eje_Y_s1_readdata[9] => entrada_ma_eje_Y_s1_readdata_from_sa[9].DATAIN
entrada_ma_eje_Y_s1_readdata[10] => entrada_ma_eje_Y_s1_readdata_from_sa[10].DATAIN
entrada_ma_eje_Y_s1_readdata[11] => entrada_ma_eje_Y_s1_readdata_from_sa[11].DATAIN
entrada_ma_eje_Y_s1_readdata[12] => entrada_ma_eje_Y_s1_readdata_from_sa[12].DATAIN
entrada_ma_eje_Y_s1_readdata[13] => entrada_ma_eje_Y_s1_readdata_from_sa[13].DATAIN
entrada_ma_eje_Y_s1_readdata[14] => entrada_ma_eje_Y_s1_readdata_from_sa[14].DATAIN
entrada_ma_eje_Y_s1_readdata[15] => entrada_ma_eje_Y_s1_readdata_from_sa[15].DATAIN
entrada_ma_eje_Y_s1_readdata[16] => entrada_ma_eje_Y_s1_readdata_from_sa[16].DATAIN
entrada_ma_eje_Y_s1_readdata[17] => entrada_ma_eje_Y_s1_readdata_from_sa[17].DATAIN
entrada_ma_eje_Y_s1_readdata[18] => entrada_ma_eje_Y_s1_readdata_from_sa[18].DATAIN
entrada_ma_eje_Y_s1_readdata[19] => entrada_ma_eje_Y_s1_readdata_from_sa[19].DATAIN
entrada_ma_eje_Y_s1_readdata[20] => entrada_ma_eje_Y_s1_readdata_from_sa[20].DATAIN
entrada_ma_eje_Y_s1_readdata[21] => entrada_ma_eje_Y_s1_readdata_from_sa[21].DATAIN
entrada_ma_eje_Y_s1_readdata[22] => entrada_ma_eje_Y_s1_readdata_from_sa[22].DATAIN
entrada_ma_eje_Y_s1_readdata[23] => entrada_ma_eje_Y_s1_readdata_from_sa[23].DATAIN
entrada_ma_eje_Y_s1_readdata[24] => entrada_ma_eje_Y_s1_readdata_from_sa[24].DATAIN
entrada_ma_eje_Y_s1_readdata[25] => entrada_ma_eje_Y_s1_readdata_from_sa[25].DATAIN
entrada_ma_eje_Y_s1_readdata[26] => entrada_ma_eje_Y_s1_readdata_from_sa[26].DATAIN
entrada_ma_eje_Y_s1_readdata[27] => entrada_ma_eje_Y_s1_readdata_from_sa[27].DATAIN
entrada_ma_eje_Y_s1_readdata[28] => entrada_ma_eje_Y_s1_readdata_from_sa[28].DATAIN
entrada_ma_eje_Y_s1_readdata[29] => entrada_ma_eje_Y_s1_readdata_from_sa[29].DATAIN
entrada_ma_eje_Y_s1_readdata[30] => entrada_ma_eje_Y_s1_readdata_from_sa[30].DATAIN
entrada_ma_eje_Y_s1_readdata[31] => entrada_ma_eje_Y_s1_readdata_from_sa[31].DATAIN
reset_n => entrada_ma_eje_Y_s1_reset_n.DATAIN
reset_n => d1_entrada_ma_eje_Y_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|Quad|NiosII:inst|entrada_ma_eje_Y:the_entrada_ma_eje_Y
address[0] => Equal0.IN63
address[1] => Equal0.IN62
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
in_port[3] => read_mux_out[3].IN1
in_port[4] => read_mux_out[4].IN1
in_port[5] => read_mux_out[5].IN1
in_port[6] => read_mux_out[6].IN1
in_port[7] => read_mux_out[7].IN1
in_port[8] => read_mux_out[8].IN1
in_port[9] => read_mux_out[9].IN1
in_port[10] => read_mux_out[10].IN1
in_port[11] => read_mux_out[11].IN1
in_port[12] => read_mux_out[12].IN1
in_port[13] => read_mux_out[13].IN1
in_port[14] => read_mux_out[14].IN1
in_port[15] => read_mux_out[15].IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR


|Quad|NiosII:inst|entrada_ma_eje_Z_s1_arbitrator:the_entrada_ma_eje_Z_s1
clk => d1_entrada_ma_eje_Z_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => entrada_ma_eje_Z_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => entrada_ma_eje_Z_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN53
cpu_data_master_address_to_slave[5] => Equal0.IN52
cpu_data_master_address_to_slave[6] => Equal0.IN51
cpu_data_master_address_to_slave[7] => Equal0.IN50
cpu_data_master_address_to_slave[8] => Equal0.IN49
cpu_data_master_address_to_slave[9] => Equal0.IN48
cpu_data_master_address_to_slave[10] => Equal0.IN47
cpu_data_master_address_to_slave[11] => Equal0.IN46
cpu_data_master_address_to_slave[12] => Equal0.IN45
cpu_data_master_address_to_slave[13] => Equal0.IN44
cpu_data_master_address_to_slave[14] => Equal0.IN43
cpu_data_master_address_to_slave[15] => Equal0.IN42
cpu_data_master_address_to_slave[16] => Equal0.IN41
cpu_data_master_address_to_slave[17] => Equal0.IN40
cpu_data_master_address_to_slave[18] => Equal0.IN39
cpu_data_master_address_to_slave[19] => Equal0.IN38
cpu_data_master_address_to_slave[20] => Equal0.IN37
cpu_data_master_address_to_slave[21] => Equal0.IN36
cpu_data_master_address_to_slave[22] => Equal0.IN35
cpu_data_master_address_to_slave[23] => Equal0.IN34
cpu_data_master_address_to_slave[24] => Equal0.IN33
cpu_data_master_address_to_slave[25] => Equal0.IN32
cpu_data_master_address_to_slave[26] => Equal0.IN31
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_entrada_ma_eje_Z_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_entrada_ma_eje_Z_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_entrada_ma_eje_Z_s1.IN1
cpu_data_master_read => internal_cpu_data_master_qualified_request_entrada_ma_eje_Z_s1.IN1
cpu_data_master_read => entrada_ma_eje_Z_s1_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_entrada_ma_eje_Z_s1.IN1
entrada_ma_eje_Z_s1_readdata[0] => entrada_ma_eje_Z_s1_readdata_from_sa[0].DATAIN
entrada_ma_eje_Z_s1_readdata[1] => entrada_ma_eje_Z_s1_readdata_from_sa[1].DATAIN
entrada_ma_eje_Z_s1_readdata[2] => entrada_ma_eje_Z_s1_readdata_from_sa[2].DATAIN
entrada_ma_eje_Z_s1_readdata[3] => entrada_ma_eje_Z_s1_readdata_from_sa[3].DATAIN
entrada_ma_eje_Z_s1_readdata[4] => entrada_ma_eje_Z_s1_readdata_from_sa[4].DATAIN
entrada_ma_eje_Z_s1_readdata[5] => entrada_ma_eje_Z_s1_readdata_from_sa[5].DATAIN
entrada_ma_eje_Z_s1_readdata[6] => entrada_ma_eje_Z_s1_readdata_from_sa[6].DATAIN
entrada_ma_eje_Z_s1_readdata[7] => entrada_ma_eje_Z_s1_readdata_from_sa[7].DATAIN
entrada_ma_eje_Z_s1_readdata[8] => entrada_ma_eje_Z_s1_readdata_from_sa[8].DATAIN
entrada_ma_eje_Z_s1_readdata[9] => entrada_ma_eje_Z_s1_readdata_from_sa[9].DATAIN
entrada_ma_eje_Z_s1_readdata[10] => entrada_ma_eje_Z_s1_readdata_from_sa[10].DATAIN
entrada_ma_eje_Z_s1_readdata[11] => entrada_ma_eje_Z_s1_readdata_from_sa[11].DATAIN
entrada_ma_eje_Z_s1_readdata[12] => entrada_ma_eje_Z_s1_readdata_from_sa[12].DATAIN
entrada_ma_eje_Z_s1_readdata[13] => entrada_ma_eje_Z_s1_readdata_from_sa[13].DATAIN
entrada_ma_eje_Z_s1_readdata[14] => entrada_ma_eje_Z_s1_readdata_from_sa[14].DATAIN
entrada_ma_eje_Z_s1_readdata[15] => entrada_ma_eje_Z_s1_readdata_from_sa[15].DATAIN
entrada_ma_eje_Z_s1_readdata[16] => entrada_ma_eje_Z_s1_readdata_from_sa[16].DATAIN
entrada_ma_eje_Z_s1_readdata[17] => entrada_ma_eje_Z_s1_readdata_from_sa[17].DATAIN
entrada_ma_eje_Z_s1_readdata[18] => entrada_ma_eje_Z_s1_readdata_from_sa[18].DATAIN
entrada_ma_eje_Z_s1_readdata[19] => entrada_ma_eje_Z_s1_readdata_from_sa[19].DATAIN
entrada_ma_eje_Z_s1_readdata[20] => entrada_ma_eje_Z_s1_readdata_from_sa[20].DATAIN
entrada_ma_eje_Z_s1_readdata[21] => entrada_ma_eje_Z_s1_readdata_from_sa[21].DATAIN
entrada_ma_eje_Z_s1_readdata[22] => entrada_ma_eje_Z_s1_readdata_from_sa[22].DATAIN
entrada_ma_eje_Z_s1_readdata[23] => entrada_ma_eje_Z_s1_readdata_from_sa[23].DATAIN
entrada_ma_eje_Z_s1_readdata[24] => entrada_ma_eje_Z_s1_readdata_from_sa[24].DATAIN
entrada_ma_eje_Z_s1_readdata[25] => entrada_ma_eje_Z_s1_readdata_from_sa[25].DATAIN
entrada_ma_eje_Z_s1_readdata[26] => entrada_ma_eje_Z_s1_readdata_from_sa[26].DATAIN
entrada_ma_eje_Z_s1_readdata[27] => entrada_ma_eje_Z_s1_readdata_from_sa[27].DATAIN
entrada_ma_eje_Z_s1_readdata[28] => entrada_ma_eje_Z_s1_readdata_from_sa[28].DATAIN
entrada_ma_eje_Z_s1_readdata[29] => entrada_ma_eje_Z_s1_readdata_from_sa[29].DATAIN
entrada_ma_eje_Z_s1_readdata[30] => entrada_ma_eje_Z_s1_readdata_from_sa[30].DATAIN
entrada_ma_eje_Z_s1_readdata[31] => entrada_ma_eje_Z_s1_readdata_from_sa[31].DATAIN
reset_n => entrada_ma_eje_Z_s1_reset_n.DATAIN
reset_n => d1_entrada_ma_eje_Z_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|Quad|NiosII:inst|entrada_ma_eje_Z:the_entrada_ma_eje_Z
address[0] => Equal0.IN63
address[1] => Equal0.IN62
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
in_port[3] => read_mux_out[3].IN1
in_port[4] => read_mux_out[4].IN1
in_port[5] => read_mux_out[5].IN1
in_port[6] => read_mux_out[6].IN1
in_port[7] => read_mux_out[7].IN1
in_port[8] => read_mux_out[8].IN1
in_port[9] => read_mux_out[9].IN1
in_port[10] => read_mux_out[10].IN1
in_port[11] => read_mux_out[11].IN1
in_port[12] => read_mux_out[12].IN1
in_port[13] => read_mux_out[13].IN1
in_port[14] => read_mux_out[14].IN1
in_port[15] => read_mux_out[15].IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR


|Quad|NiosII:inst|entrada_temp_s1_arbitrator:the_entrada_temp_s1
clk => d1_entrada_temp_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => entrada_temp_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => entrada_temp_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => Equal0.IN53
cpu_data_master_address_to_slave[5] => Equal0.IN52
cpu_data_master_address_to_slave[6] => Equal0.IN51
cpu_data_master_address_to_slave[7] => Equal0.IN50
cpu_data_master_address_to_slave[8] => Equal0.IN49
cpu_data_master_address_to_slave[9] => Equal0.IN48
cpu_data_master_address_to_slave[10] => Equal0.IN47
cpu_data_master_address_to_slave[11] => Equal0.IN46
cpu_data_master_address_to_slave[12] => Equal0.IN45
cpu_data_master_address_to_slave[13] => Equal0.IN44
cpu_data_master_address_to_slave[14] => Equal0.IN43
cpu_data_master_address_to_slave[15] => Equal0.IN42
cpu_data_master_address_to_slave[16] => Equal0.IN41
cpu_data_master_address_to_slave[17] => Equal0.IN40
cpu_data_master_address_to_slave[18] => Equal0.IN39
cpu_data_master_address_to_slave[19] => Equal0.IN38
cpu_data_master_address_to_slave[20] => Equal0.IN37
cpu_data_master_address_to_slave[21] => Equal0.IN36
cpu_data_master_address_to_slave[22] => Equal0.IN35
cpu_data_master_address_to_slave[23] => Equal0.IN34
cpu_data_master_address_to_slave[24] => Equal0.IN33
cpu_data_master_address_to_slave[25] => Equal0.IN32
cpu_data_master_address_to_slave[26] => Equal0.IN31
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_entrada_temp_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_entrada_temp_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_entrada_temp_s1.IN1
cpu_data_master_read => internal_cpu_data_master_qualified_request_entrada_temp_s1.IN1
cpu_data_master_read => entrada_temp_s1_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_entrada_temp_s1.IN1
entrada_temp_s1_readdata[0] => entrada_temp_s1_readdata_from_sa[0].DATAIN
entrada_temp_s1_readdata[1] => entrada_temp_s1_readdata_from_sa[1].DATAIN
entrada_temp_s1_readdata[2] => entrada_temp_s1_readdata_from_sa[2].DATAIN
entrada_temp_s1_readdata[3] => entrada_temp_s1_readdata_from_sa[3].DATAIN
entrada_temp_s1_readdata[4] => entrada_temp_s1_readdata_from_sa[4].DATAIN
entrada_temp_s1_readdata[5] => entrada_temp_s1_readdata_from_sa[5].DATAIN
entrada_temp_s1_readdata[6] => entrada_temp_s1_readdata_from_sa[6].DATAIN
entrada_temp_s1_readdata[7] => entrada_temp_s1_readdata_from_sa[7].DATAIN
entrada_temp_s1_readdata[8] => entrada_temp_s1_readdata_from_sa[8].DATAIN
entrada_temp_s1_readdata[9] => entrada_temp_s1_readdata_from_sa[9].DATAIN
entrada_temp_s1_readdata[10] => entrada_temp_s1_readdata_from_sa[10].DATAIN
entrada_temp_s1_readdata[11] => entrada_temp_s1_readdata_from_sa[11].DATAIN
entrada_temp_s1_readdata[12] => entrada_temp_s1_readdata_from_sa[12].DATAIN
entrada_temp_s1_readdata[13] => entrada_temp_s1_readdata_from_sa[13].DATAIN
entrada_temp_s1_readdata[14] => entrada_temp_s1_readdata_from_sa[14].DATAIN
entrada_temp_s1_readdata[15] => entrada_temp_s1_readdata_from_sa[15].DATAIN
entrada_temp_s1_readdata[16] => entrada_temp_s1_readdata_from_sa[16].DATAIN
entrada_temp_s1_readdata[17] => entrada_temp_s1_readdata_from_sa[17].DATAIN
entrada_temp_s1_readdata[18] => entrada_temp_s1_readdata_from_sa[18].DATAIN
entrada_temp_s1_readdata[19] => entrada_temp_s1_readdata_from_sa[19].DATAIN
entrada_temp_s1_readdata[20] => entrada_temp_s1_readdata_from_sa[20].DATAIN
entrada_temp_s1_readdata[21] => entrada_temp_s1_readdata_from_sa[21].DATAIN
entrada_temp_s1_readdata[22] => entrada_temp_s1_readdata_from_sa[22].DATAIN
entrada_temp_s1_readdata[23] => entrada_temp_s1_readdata_from_sa[23].DATAIN
entrada_temp_s1_readdata[24] => entrada_temp_s1_readdata_from_sa[24].DATAIN
entrada_temp_s1_readdata[25] => entrada_temp_s1_readdata_from_sa[25].DATAIN
entrada_temp_s1_readdata[26] => entrada_temp_s1_readdata_from_sa[26].DATAIN
entrada_temp_s1_readdata[27] => entrada_temp_s1_readdata_from_sa[27].DATAIN
entrada_temp_s1_readdata[28] => entrada_temp_s1_readdata_from_sa[28].DATAIN
entrada_temp_s1_readdata[29] => entrada_temp_s1_readdata_from_sa[29].DATAIN
entrada_temp_s1_readdata[30] => entrada_temp_s1_readdata_from_sa[30].DATAIN
entrada_temp_s1_readdata[31] => entrada_temp_s1_readdata_from_sa[31].DATAIN
reset_n => entrada_temp_s1_reset_n.DATAIN
reset_n => d1_entrada_temp_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|Quad|NiosII:inst|entrada_temp:the_entrada_temp
address[0] => Equal0.IN63
address[1] => Equal0.IN62
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
in_port[3] => read_mux_out[3].IN1
in_port[4] => read_mux_out[4].IN1
in_port[5] => read_mux_out[5].IN1
in_port[6] => read_mux_out[6].IN1
in_port[7] => read_mux_out[7].IN1
in_port[8] => read_mux_out[8].IN1
in_port[9] => read_mux_out[9].IN1
in_port[10] => read_mux_out[10].IN1
in_port[11] => read_mux_out[11].IN1
in_port[12] => read_mux_out[12].IN1
in_port[13] => read_mux_out[13].IN1
in_port[14] => read_mux_out[14].IN1
in_port[15] => read_mux_out[15].IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR


|Quad|NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port
clk => d1_epcs_flash_controller_epcs_control_port_end_xfer~reg0.CLK
clk => epcs_flash_controller_epcs_control_port_reg_firsttransfer.CLK
clk => epcs_flash_controller_epcs_control_port_arb_addend[0].CLK
clk => epcs_flash_controller_epcs_control_port_arb_addend[1].CLK
clk => epcs_flash_controller_epcs_control_port_saved_chosen_master_vector[0].CLK
clk => epcs_flash_controller_epcs_control_port_saved_chosen_master_vector[1].CLK
clk => last_cycle_cpu_data_master_granted_slave_epcs_flash_controller_epcs_control_port.CLK
clk => last_cycle_cpu_instruction_master_granted_slave_epcs_flash_controller_epcs_control_port.CLK
clk => epcs_flash_controller_epcs_control_port_slavearbiterlockenable.CLK
clk => epcs_flash_controller_epcs_control_port_arb_share_counter[0].CLK
clk => epcs_flash_controller_epcs_control_port_arb_share_counter[1].CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[3] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[4] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[5] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[6] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[7] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[8] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[9] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[10] => A_WE_StdLogicVector.DATAB
cpu_data_master_address_to_slave[11] => Equal0.IN53
cpu_data_master_address_to_slave[12] => Equal0.IN52
cpu_data_master_address_to_slave[13] => Equal0.IN51
cpu_data_master_address_to_slave[14] => Equal0.IN50
cpu_data_master_address_to_slave[15] => Equal0.IN49
cpu_data_master_address_to_slave[16] => Equal0.IN48
cpu_data_master_address_to_slave[17] => Equal0.IN47
cpu_data_master_address_to_slave[18] => Equal0.IN46
cpu_data_master_address_to_slave[19] => Equal0.IN45
cpu_data_master_address_to_slave[20] => Equal0.IN44
cpu_data_master_address_to_slave[21] => Equal0.IN43
cpu_data_master_address_to_slave[22] => Equal0.IN42
cpu_data_master_address_to_slave[23] => Equal0.IN41
cpu_data_master_address_to_slave[24] => Equal0.IN40
cpu_data_master_address_to_slave[25] => Equal0.IN39
cpu_data_master_address_to_slave[26] => Equal0.IN38
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_epcs_flash_controller_epcs_control_port.IN0
cpu_data_master_read => internal_cpu_data_master_requests_epcs_flash_controller_epcs_control_port.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_epcs_flash_controller_epcs_control_port.IN1
cpu_data_master_read => cpu_data_master_read_data_valid_epcs_flash_controller_epcs_control_port.IN1
cpu_data_master_write => internal_cpu_data_master_requests_epcs_flash_controller_epcs_control_port.IN1
cpu_data_master_write => in_a_write_cycle.IN1
cpu_data_master_writedata[0] => epcs_flash_controller_epcs_control_port_writedata[0].DATAIN
cpu_data_master_writedata[1] => epcs_flash_controller_epcs_control_port_writedata[1].DATAIN
cpu_data_master_writedata[2] => epcs_flash_controller_epcs_control_port_writedata[2].DATAIN
cpu_data_master_writedata[3] => epcs_flash_controller_epcs_control_port_writedata[3].DATAIN
cpu_data_master_writedata[4] => epcs_flash_controller_epcs_control_port_writedata[4].DATAIN
cpu_data_master_writedata[5] => epcs_flash_controller_epcs_control_port_writedata[5].DATAIN
cpu_data_master_writedata[6] => epcs_flash_controller_epcs_control_port_writedata[6].DATAIN
cpu_data_master_writedata[7] => epcs_flash_controller_epcs_control_port_writedata[7].DATAIN
cpu_data_master_writedata[8] => epcs_flash_controller_epcs_control_port_writedata[8].DATAIN
cpu_data_master_writedata[9] => epcs_flash_controller_epcs_control_port_writedata[9].DATAIN
cpu_data_master_writedata[10] => epcs_flash_controller_epcs_control_port_writedata[10].DATAIN
cpu_data_master_writedata[11] => epcs_flash_controller_epcs_control_port_writedata[11].DATAIN
cpu_data_master_writedata[12] => epcs_flash_controller_epcs_control_port_writedata[12].DATAIN
cpu_data_master_writedata[13] => epcs_flash_controller_epcs_control_port_writedata[13].DATAIN
cpu_data_master_writedata[14] => epcs_flash_controller_epcs_control_port_writedata[14].DATAIN
cpu_data_master_writedata[15] => epcs_flash_controller_epcs_control_port_writedata[15].DATAIN
cpu_data_master_writedata[16] => epcs_flash_controller_epcs_control_port_writedata[16].DATAIN
cpu_data_master_writedata[17] => epcs_flash_controller_epcs_control_port_writedata[17].DATAIN
cpu_data_master_writedata[18] => epcs_flash_controller_epcs_control_port_writedata[18].DATAIN
cpu_data_master_writedata[19] => epcs_flash_controller_epcs_control_port_writedata[19].DATAIN
cpu_data_master_writedata[20] => epcs_flash_controller_epcs_control_port_writedata[20].DATAIN
cpu_data_master_writedata[21] => epcs_flash_controller_epcs_control_port_writedata[21].DATAIN
cpu_data_master_writedata[22] => epcs_flash_controller_epcs_control_port_writedata[22].DATAIN
cpu_data_master_writedata[23] => epcs_flash_controller_epcs_control_port_writedata[23].DATAIN
cpu_data_master_writedata[24] => epcs_flash_controller_epcs_control_port_writedata[24].DATAIN
cpu_data_master_writedata[25] => epcs_flash_controller_epcs_control_port_writedata[25].DATAIN
cpu_data_master_writedata[26] => epcs_flash_controller_epcs_control_port_writedata[26].DATAIN
cpu_data_master_writedata[27] => epcs_flash_controller_epcs_control_port_writedata[27].DATAIN
cpu_data_master_writedata[28] => epcs_flash_controller_epcs_control_port_writedata[28].DATAIN
cpu_data_master_writedata[29] => epcs_flash_controller_epcs_control_port_writedata[29].DATAIN
cpu_data_master_writedata[30] => epcs_flash_controller_epcs_control_port_writedata[30].DATAIN
cpu_data_master_writedata[31] => epcs_flash_controller_epcs_control_port_writedata[31].DATAIN
cpu_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_instruction_master_address_to_slave[2] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[3] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[4] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[5] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[6] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[7] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[8] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[9] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[10] => A_WE_StdLogicVector.DATAA
cpu_instruction_master_address_to_slave[11] => Equal1.IN53
cpu_instruction_master_address_to_slave[12] => Equal1.IN52
cpu_instruction_master_address_to_slave[13] => Equal1.IN51
cpu_instruction_master_address_to_slave[14] => Equal1.IN50
cpu_instruction_master_address_to_slave[15] => Equal1.IN49
cpu_instruction_master_address_to_slave[16] => Equal1.IN48
cpu_instruction_master_address_to_slave[17] => Equal1.IN47
cpu_instruction_master_address_to_slave[18] => Equal1.IN46
cpu_instruction_master_address_to_slave[19] => Equal1.IN45
cpu_instruction_master_address_to_slave[20] => Equal1.IN44
cpu_instruction_master_address_to_slave[21] => Equal1.IN43
cpu_instruction_master_address_to_slave[22] => Equal1.IN42
cpu_instruction_master_address_to_slave[23] => Equal1.IN41
cpu_instruction_master_address_to_slave[24] => Equal1.IN40
cpu_instruction_master_address_to_slave[25] => Equal1.IN39
cpu_instruction_master_address_to_slave[26] => Equal1.IN38
cpu_instruction_master_latency_counter => internal_cpu_instruction_master_qualified_request_epcs_flash_controller_epcs_control_port.IN0
cpu_instruction_master_read => internal_cpu_instruction_master_requests_epcs_flash_controller_epcs_control_port.IN1
cpu_instruction_master_read => internal_cpu_instruction_master_requests_epcs_flash_controller_epcs_control_port.IN1
cpu_instruction_master_read => internal_cpu_instruction_master_qualified_request_epcs_flash_controller_epcs_control_port.IN1
cpu_instruction_master_read => epcs_flash_controller_epcs_control_port_in_a_read_cycle.IN1
epcs_flash_controller_epcs_control_port_dataavailable => epcs_flash_controller_epcs_control_port_dataavailable_from_sa.DATAIN
epcs_flash_controller_epcs_control_port_endofpacket => epcs_flash_controller_epcs_control_port_endofpacket_from_sa.DATAIN
epcs_flash_controller_epcs_control_port_irq => epcs_flash_controller_epcs_control_port_irq_from_sa.DATAIN
epcs_flash_controller_epcs_control_port_readdata[0] => epcs_flash_controller_epcs_control_port_readdata_from_sa[0].DATAIN
epcs_flash_controller_epcs_control_port_readdata[1] => epcs_flash_controller_epcs_control_port_readdata_from_sa[1].DATAIN
epcs_flash_controller_epcs_control_port_readdata[2] => epcs_flash_controller_epcs_control_port_readdata_from_sa[2].DATAIN
epcs_flash_controller_epcs_control_port_readdata[3] => epcs_flash_controller_epcs_control_port_readdata_from_sa[3].DATAIN
epcs_flash_controller_epcs_control_port_readdata[4] => epcs_flash_controller_epcs_control_port_readdata_from_sa[4].DATAIN
epcs_flash_controller_epcs_control_port_readdata[5] => epcs_flash_controller_epcs_control_port_readdata_from_sa[5].DATAIN
epcs_flash_controller_epcs_control_port_readdata[6] => epcs_flash_controller_epcs_control_port_readdata_from_sa[6].DATAIN
epcs_flash_controller_epcs_control_port_readdata[7] => epcs_flash_controller_epcs_control_port_readdata_from_sa[7].DATAIN
epcs_flash_controller_epcs_control_port_readdata[8] => epcs_flash_controller_epcs_control_port_readdata_from_sa[8].DATAIN
epcs_flash_controller_epcs_control_port_readdata[9] => epcs_flash_controller_epcs_control_port_readdata_from_sa[9].DATAIN
epcs_flash_controller_epcs_control_port_readdata[10] => epcs_flash_controller_epcs_control_port_readdata_from_sa[10].DATAIN
epcs_flash_controller_epcs_control_port_readdata[11] => epcs_flash_controller_epcs_control_port_readdata_from_sa[11].DATAIN
epcs_flash_controller_epcs_control_port_readdata[12] => epcs_flash_controller_epcs_control_port_readdata_from_sa[12].DATAIN
epcs_flash_controller_epcs_control_port_readdata[13] => epcs_flash_controller_epcs_control_port_readdata_from_sa[13].DATAIN
epcs_flash_controller_epcs_control_port_readdata[14] => epcs_flash_controller_epcs_control_port_readdata_from_sa[14].DATAIN
epcs_flash_controller_epcs_control_port_readdata[15] => epcs_flash_controller_epcs_control_port_readdata_from_sa[15].DATAIN
epcs_flash_controller_epcs_control_port_readdata[16] => epcs_flash_controller_epcs_control_port_readdata_from_sa[16].DATAIN
epcs_flash_controller_epcs_control_port_readdata[17] => epcs_flash_controller_epcs_control_port_readdata_from_sa[17].DATAIN
epcs_flash_controller_epcs_control_port_readdata[18] => epcs_flash_controller_epcs_control_port_readdata_from_sa[18].DATAIN
epcs_flash_controller_epcs_control_port_readdata[19] => epcs_flash_controller_epcs_control_port_readdata_from_sa[19].DATAIN
epcs_flash_controller_epcs_control_port_readdata[20] => epcs_flash_controller_epcs_control_port_readdata_from_sa[20].DATAIN
epcs_flash_controller_epcs_control_port_readdata[21] => epcs_flash_controller_epcs_control_port_readdata_from_sa[21].DATAIN
epcs_flash_controller_epcs_control_port_readdata[22] => epcs_flash_controller_epcs_control_port_readdata_from_sa[22].DATAIN
epcs_flash_controller_epcs_control_port_readdata[23] => epcs_flash_controller_epcs_control_port_readdata_from_sa[23].DATAIN
epcs_flash_controller_epcs_control_port_readdata[24] => epcs_flash_controller_epcs_control_port_readdata_from_sa[24].DATAIN
epcs_flash_controller_epcs_control_port_readdata[25] => epcs_flash_controller_epcs_control_port_readdata_from_sa[25].DATAIN
epcs_flash_controller_epcs_control_port_readdata[26] => epcs_flash_controller_epcs_control_port_readdata_from_sa[26].DATAIN
epcs_flash_controller_epcs_control_port_readdata[27] => epcs_flash_controller_epcs_control_port_readdata_from_sa[27].DATAIN
epcs_flash_controller_epcs_control_port_readdata[28] => epcs_flash_controller_epcs_control_port_readdata_from_sa[28].DATAIN
epcs_flash_controller_epcs_control_port_readdata[29] => epcs_flash_controller_epcs_control_port_readdata_from_sa[29].DATAIN
epcs_flash_controller_epcs_control_port_readdata[30] => epcs_flash_controller_epcs_control_port_readdata_from_sa[30].DATAIN
epcs_flash_controller_epcs_control_port_readdata[31] => epcs_flash_controller_epcs_control_port_readdata_from_sa[31].DATAIN
epcs_flash_controller_epcs_control_port_readyfordata => epcs_flash_controller_epcs_control_port_readyfordata_from_sa.DATAIN
reset_n => epcs_flash_controller_epcs_control_port_reset_n.DATAIN
reset_n => d1_epcs_flash_controller_epcs_control_port_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => epcs_flash_controller_epcs_control_port_arb_share_counter[0].ACLR
reset_n => epcs_flash_controller_epcs_control_port_arb_share_counter[1].ACLR
reset_n => epcs_flash_controller_epcs_control_port_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_instruction_master_granted_slave_epcs_flash_controller_epcs_control_port.ACLR
reset_n => last_cycle_cpu_data_master_granted_slave_epcs_flash_controller_epcs_control_port.ACLR
reset_n => epcs_flash_controller_epcs_control_port_saved_chosen_master_vector[0].ACLR
reset_n => epcs_flash_controller_epcs_control_port_saved_chosen_master_vector[1].ACLR
reset_n => epcs_flash_controller_epcs_control_port_arb_addend[0].PRESET
reset_n => epcs_flash_controller_epcs_control_port_arb_addend[1].ACLR
reset_n => epcs_flash_controller_epcs_control_port_reg_firsttransfer.PRESET


|Quad|NiosII:inst|epcs_flash_controller:the_epcs_flash_controller
address[0] => epcs_flash_controller_sub:the_epcs_flash_controller_sub.mem_addr[0]
address[0] => altsyncram:the_boot_copier_rom.address_a[0]
address[1] => epcs_flash_controller_sub:the_epcs_flash_controller_sub.mem_addr[1]
address[1] => altsyncram:the_boot_copier_rom.address_a[1]
address[2] => epcs_flash_controller_sub:the_epcs_flash_controller_sub.mem_addr[2]
address[2] => altsyncram:the_boot_copier_rom.address_a[2]
address[3] => altsyncram:the_boot_copier_rom.address_a[3]
address[4] => altsyncram:the_boot_copier_rom.address_a[4]
address[5] => altsyncram:the_boot_copier_rom.address_a[5]
address[6] => altsyncram:the_boot_copier_rom.address_a[6]
address[7] => altsyncram:the_boot_copier_rom.address_a[7]
address[8] => epcs_select.IN0
chipselect => epcs_select.IN1
clk => epcs_flash_controller_sub:the_epcs_flash_controller_sub.clk
clk => altsyncram:the_boot_copier_rom.clock0
data0 => epcs_flash_controller_sub:the_epcs_flash_controller_sub.MISO
read_n => epcs_flash_controller_sub:the_epcs_flash_controller_sub.read_n
reset_n => epcs_flash_controller_sub:the_epcs_flash_controller_sub.reset_n
write_n => epcs_flash_controller_sub:the_epcs_flash_controller_sub.write_n
writedata[0] => epcs_flash_controller_sub:the_epcs_flash_controller_sub.data_from_cpu[0]
writedata[1] => epcs_flash_controller_sub:the_epcs_flash_controller_sub.data_from_cpu[1]
writedata[2] => epcs_flash_controller_sub:the_epcs_flash_controller_sub.data_from_cpu[2]
writedata[3] => epcs_flash_controller_sub:the_epcs_flash_controller_sub.data_from_cpu[3]
writedata[4] => epcs_flash_controller_sub:the_epcs_flash_controller_sub.data_from_cpu[4]
writedata[5] => epcs_flash_controller_sub:the_epcs_flash_controller_sub.data_from_cpu[5]
writedata[6] => epcs_flash_controller_sub:the_epcs_flash_controller_sub.data_from_cpu[6]
writedata[7] => epcs_flash_controller_sub:the_epcs_flash_controller_sub.data_from_cpu[7]
writedata[8] => epcs_flash_controller_sub:the_epcs_flash_controller_sub.data_from_cpu[8]
writedata[9] => epcs_flash_controller_sub:the_epcs_flash_controller_sub.data_from_cpu[9]
writedata[10] => epcs_flash_controller_sub:the_epcs_flash_controller_sub.data_from_cpu[10]
writedata[11] => epcs_flash_controller_sub:the_epcs_flash_controller_sub.data_from_cpu[11]
writedata[12] => epcs_flash_controller_sub:the_epcs_flash_controller_sub.data_from_cpu[12]
writedata[13] => epcs_flash_controller_sub:the_epcs_flash_controller_sub.data_from_cpu[13]
writedata[14] => epcs_flash_controller_sub:the_epcs_flash_controller_sub.data_from_cpu[14]
writedata[15] => epcs_flash_controller_sub:the_epcs_flash_controller_sub.data_from_cpu[15]
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|Quad|NiosII:inst|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub
MISO => MISO_reg.DATAA
clk => MISO_reg.CLK
clk => SCLK_reg.CLK
clk => transmitting.CLK
clk => tx_holding_primed.CLK
clk => tx_holding_reg[0].CLK
clk => tx_holding_reg[1].CLK
clk => tx_holding_reg[2].CLK
clk => tx_holding_reg[3].CLK
clk => tx_holding_reg[4].CLK
clk => tx_holding_reg[5].CLK
clk => tx_holding_reg[6].CLK
clk => tx_holding_reg[7].CLK
clk => TOE.CLK
clk => ROE.CLK
clk => RRDY.CLK
clk => EOP.CLK
clk => rx_holding_reg[0].CLK
clk => rx_holding_reg[1].CLK
clk => rx_holding_reg[2].CLK
clk => rx_holding_reg[3].CLK
clk => rx_holding_reg[4].CLK
clk => rx_holding_reg[5].CLK
clk => rx_holding_reg[6].CLK
clk => rx_holding_reg[7].CLK
clk => shift_reg[0].CLK
clk => shift_reg[1].CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => stateZero.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => data_to_cpu[0]~reg0.CLK
clk => data_to_cpu[1]~reg0.CLK
clk => data_to_cpu[2]~reg0.CLK
clk => data_to_cpu[3]~reg0.CLK
clk => data_to_cpu[4]~reg0.CLK
clk => data_to_cpu[5]~reg0.CLK
clk => data_to_cpu[6]~reg0.CLK
clk => data_to_cpu[7]~reg0.CLK
clk => data_to_cpu[8]~reg0.CLK
clk => data_to_cpu[9]~reg0.CLK
clk => data_to_cpu[10]~reg0.CLK
clk => data_to_cpu[11]~reg0.CLK
clk => data_to_cpu[12]~reg0.CLK
clk => data_to_cpu[13]~reg0.CLK
clk => data_to_cpu[14]~reg0.CLK
clk => data_to_cpu[15]~reg0.CLK
clk => endofpacketvalue_reg[0].CLK
clk => endofpacketvalue_reg[1].CLK
clk => endofpacketvalue_reg[2].CLK
clk => endofpacketvalue_reg[3].CLK
clk => endofpacketvalue_reg[4].CLK
clk => endofpacketvalue_reg[5].CLK
clk => endofpacketvalue_reg[6].CLK
clk => endofpacketvalue_reg[7].CLK
clk => endofpacketvalue_reg[8].CLK
clk => endofpacketvalue_reg[9].CLK
clk => endofpacketvalue_reg[10].CLK
clk => endofpacketvalue_reg[11].CLK
clk => endofpacketvalue_reg[12].CLK
clk => endofpacketvalue_reg[13].CLK
clk => endofpacketvalue_reg[14].CLK
clk => endofpacketvalue_reg[15].CLK
clk => slowcount[0].CLK
clk => slowcount[1].CLK
clk => epcs_slave_select_holding_reg[0].CLK
clk => epcs_slave_select_holding_reg[1].CLK
clk => epcs_slave_select_holding_reg[2].CLK
clk => epcs_slave_select_holding_reg[3].CLK
clk => epcs_slave_select_holding_reg[4].CLK
clk => epcs_slave_select_holding_reg[5].CLK
clk => epcs_slave_select_holding_reg[6].CLK
clk => epcs_slave_select_holding_reg[7].CLK
clk => epcs_slave_select_holding_reg[8].CLK
clk => epcs_slave_select_holding_reg[9].CLK
clk => epcs_slave_select_holding_reg[10].CLK
clk => epcs_slave_select_holding_reg[11].CLK
clk => epcs_slave_select_holding_reg[12].CLK
clk => epcs_slave_select_holding_reg[13].CLK
clk => epcs_slave_select_holding_reg[14].CLK
clk => epcs_slave_select_holding_reg[15].CLK
clk => epcs_slave_select_reg[0].CLK
clk => epcs_slave_select_reg[1].CLK
clk => epcs_slave_select_reg[2].CLK
clk => epcs_slave_select_reg[3].CLK
clk => epcs_slave_select_reg[4].CLK
clk => epcs_slave_select_reg[5].CLK
clk => epcs_slave_select_reg[6].CLK
clk => epcs_slave_select_reg[7].CLK
clk => epcs_slave_select_reg[8].CLK
clk => epcs_slave_select_reg[9].CLK
clk => epcs_slave_select_reg[10].CLK
clk => epcs_slave_select_reg[11].CLK
clk => epcs_slave_select_reg[12].CLK
clk => epcs_slave_select_reg[13].CLK
clk => epcs_slave_select_reg[14].CLK
clk => epcs_slave_select_reg[15].CLK
clk => irq_reg.CLK
clk => SSO_reg.CLK
clk => iROE_reg.CLK
clk => iTOE_reg.CLK
clk => iTRDY_reg.CLK
clk => iRRDY_reg.CLK
clk => iE_reg.CLK
clk => iEOP_reg.CLK
clk => data_wr_strobe.CLK
clk => wr_strobe.CLK
clk => data_rd_strobe.CLK
clk => rd_strobe.CLK
data_from_cpu[0] => Equal8.IN15
data_from_cpu[0] => epcs_slave_select_holding_reg[0].DATAIN
data_from_cpu[0] => endofpacketvalue_reg[0].DATAIN
data_from_cpu[0] => tx_holding_reg[0].DATAIN
data_from_cpu[1] => Equal8.IN14
data_from_cpu[1] => epcs_slave_select_holding_reg[1].DATAIN
data_from_cpu[1] => endofpacketvalue_reg[1].DATAIN
data_from_cpu[1] => tx_holding_reg[1].DATAIN
data_from_cpu[2] => Equal8.IN13
data_from_cpu[2] => epcs_slave_select_holding_reg[2].DATAIN
data_from_cpu[2] => endofpacketvalue_reg[2].DATAIN
data_from_cpu[2] => tx_holding_reg[2].DATAIN
data_from_cpu[3] => Equal8.IN12
data_from_cpu[3] => iROE_reg.DATAIN
data_from_cpu[3] => epcs_slave_select_holding_reg[3].DATAIN
data_from_cpu[3] => endofpacketvalue_reg[3].DATAIN
data_from_cpu[3] => tx_holding_reg[3].DATAIN
data_from_cpu[4] => Equal8.IN11
data_from_cpu[4] => iTOE_reg.DATAIN
data_from_cpu[4] => epcs_slave_select_holding_reg[4].DATAIN
data_from_cpu[4] => endofpacketvalue_reg[4].DATAIN
data_from_cpu[4] => tx_holding_reg[4].DATAIN
data_from_cpu[5] => Equal8.IN10
data_from_cpu[5] => epcs_slave_select_holding_reg[5].DATAIN
data_from_cpu[5] => endofpacketvalue_reg[5].DATAIN
data_from_cpu[5] => tx_holding_reg[5].DATAIN
data_from_cpu[6] => Equal8.IN9
data_from_cpu[6] => iTRDY_reg.DATAIN
data_from_cpu[6] => epcs_slave_select_holding_reg[6].DATAIN
data_from_cpu[6] => endofpacketvalue_reg[6].DATAIN
data_from_cpu[6] => tx_holding_reg[6].DATAIN
data_from_cpu[7] => Equal8.IN8
data_from_cpu[7] => iRRDY_reg.DATAIN
data_from_cpu[7] => epcs_slave_select_holding_reg[7].DATAIN
data_from_cpu[7] => endofpacketvalue_reg[7].DATAIN
data_from_cpu[7] => tx_holding_reg[7].DATAIN
data_from_cpu[8] => iE_reg.DATAIN
data_from_cpu[8] => epcs_slave_select_holding_reg[8].DATAIN
data_from_cpu[8] => endofpacketvalue_reg[8].DATAIN
data_from_cpu[9] => iEOP_reg.DATAIN
data_from_cpu[9] => epcs_slave_select_holding_reg[9].DATAIN
data_from_cpu[9] => endofpacketvalue_reg[9].DATAIN
data_from_cpu[10] => process_6.IN1
data_from_cpu[10] => SSO_reg.DATAIN
data_from_cpu[10] => epcs_slave_select_holding_reg[10].DATAIN
data_from_cpu[10] => endofpacketvalue_reg[10].DATAIN
data_from_cpu[11] => epcs_slave_select_holding_reg[11].DATAIN
data_from_cpu[11] => endofpacketvalue_reg[11].DATAIN
data_from_cpu[12] => epcs_slave_select_holding_reg[12].DATAIN
data_from_cpu[12] => endofpacketvalue_reg[12].DATAIN
data_from_cpu[13] => epcs_slave_select_holding_reg[13].DATAIN
data_from_cpu[13] => endofpacketvalue_reg[13].DATAIN
data_from_cpu[14] => epcs_slave_select_holding_reg[14].DATAIN
data_from_cpu[14] => endofpacketvalue_reg[14].DATAIN
data_from_cpu[15] => epcs_slave_select_holding_reg[15].DATAIN
data_from_cpu[15] => endofpacketvalue_reg[15].DATAIN
epcs_select => p1_rd_strobe.IN1
epcs_select => p1_wr_strobe.IN1
mem_addr[0] => Equal0.IN63
mem_addr[0] => Equal1.IN63
mem_addr[0] => Equal3.IN63
mem_addr[0] => Equal4.IN63
mem_addr[0] => Equal5.IN63
mem_addr[0] => Equal6.IN63
mem_addr[1] => Equal0.IN62
mem_addr[1] => Equal1.IN62
mem_addr[1] => Equal3.IN62
mem_addr[1] => Equal4.IN62
mem_addr[1] => Equal5.IN62
mem_addr[1] => Equal6.IN62
mem_addr[2] => Equal0.IN61
mem_addr[2] => Equal1.IN61
mem_addr[2] => Equal3.IN61
mem_addr[2] => Equal4.IN61
mem_addr[2] => Equal5.IN61
mem_addr[2] => Equal6.IN61
read_n => p1_rd_strobe.IN1
reset_n => MISO_reg.ACLR
reset_n => SCLK_reg.ACLR
reset_n => transmitting.ACLR
reset_n => tx_holding_primed.ACLR
reset_n => tx_holding_reg[0].ACLR
reset_n => tx_holding_reg[1].ACLR
reset_n => tx_holding_reg[2].ACLR
reset_n => tx_holding_reg[3].ACLR
reset_n => tx_holding_reg[4].ACLR
reset_n => tx_holding_reg[5].ACLR
reset_n => tx_holding_reg[6].ACLR
reset_n => tx_holding_reg[7].ACLR
reset_n => TOE.ACLR
reset_n => ROE.ACLR
reset_n => RRDY.ACLR
reset_n => EOP.ACLR
reset_n => rx_holding_reg[0].ACLR
reset_n => rx_holding_reg[1].ACLR
reset_n => rx_holding_reg[2].ACLR
reset_n => rx_holding_reg[3].ACLR
reset_n => rx_holding_reg[4].ACLR
reset_n => rx_holding_reg[5].ACLR
reset_n => rx_holding_reg[6].ACLR
reset_n => rx_holding_reg[7].ACLR
reset_n => shift_reg[0].ACLR
reset_n => shift_reg[1].ACLR
reset_n => shift_reg[2].ACLR
reset_n => shift_reg[3].ACLR
reset_n => shift_reg[4].ACLR
reset_n => shift_reg[5].ACLR
reset_n => shift_reg[6].ACLR
reset_n => shift_reg[7].ACLR
reset_n => data_to_cpu[0]~reg0.ACLR
reset_n => data_to_cpu[1]~reg0.ACLR
reset_n => data_to_cpu[2]~reg0.ACLR
reset_n => data_to_cpu[3]~reg0.ACLR
reset_n => data_to_cpu[4]~reg0.ACLR
reset_n => data_to_cpu[5]~reg0.ACLR
reset_n => data_to_cpu[6]~reg0.ACLR
reset_n => data_to_cpu[7]~reg0.ACLR
reset_n => data_to_cpu[8]~reg0.ACLR
reset_n => data_to_cpu[9]~reg0.ACLR
reset_n => data_to_cpu[10]~reg0.ACLR
reset_n => data_to_cpu[11]~reg0.ACLR
reset_n => data_to_cpu[12]~reg0.ACLR
reset_n => data_to_cpu[13]~reg0.ACLR
reset_n => data_to_cpu[14]~reg0.ACLR
reset_n => data_to_cpu[15]~reg0.ACLR
reset_n => irq_reg.ACLR
reset_n => rd_strobe.ACLR
reset_n => data_rd_strobe.ACLR
reset_n => wr_strobe.ACLR
reset_n => data_wr_strobe.ACLR
reset_n => SSO_reg.ACLR
reset_n => iROE_reg.ACLR
reset_n => iTOE_reg.ACLR
reset_n => iTRDY_reg.ACLR
reset_n => iRRDY_reg.ACLR
reset_n => iE_reg.ACLR
reset_n => iEOP_reg.ACLR
reset_n => epcs_slave_select_reg[0].PRESET
reset_n => epcs_slave_select_reg[1].ACLR
reset_n => epcs_slave_select_reg[2].ACLR
reset_n => epcs_slave_select_reg[3].ACLR
reset_n => epcs_slave_select_reg[4].ACLR
reset_n => epcs_slave_select_reg[5].ACLR
reset_n => epcs_slave_select_reg[6].ACLR
reset_n => epcs_slave_select_reg[7].ACLR
reset_n => epcs_slave_select_reg[8].ACLR
reset_n => epcs_slave_select_reg[9].ACLR
reset_n => epcs_slave_select_reg[10].ACLR
reset_n => epcs_slave_select_reg[11].ACLR
reset_n => epcs_slave_select_reg[12].ACLR
reset_n => epcs_slave_select_reg[13].ACLR
reset_n => epcs_slave_select_reg[14].ACLR
reset_n => epcs_slave_select_reg[15].ACLR
reset_n => epcs_slave_select_holding_reg[0].PRESET
reset_n => epcs_slave_select_holding_reg[1].ACLR
reset_n => epcs_slave_select_holding_reg[2].ACLR
reset_n => epcs_slave_select_holding_reg[3].ACLR
reset_n => epcs_slave_select_holding_reg[4].ACLR
reset_n => epcs_slave_select_holding_reg[5].ACLR
reset_n => epcs_slave_select_holding_reg[6].ACLR
reset_n => epcs_slave_select_holding_reg[7].ACLR
reset_n => epcs_slave_select_holding_reg[8].ACLR
reset_n => epcs_slave_select_holding_reg[9].ACLR
reset_n => epcs_slave_select_holding_reg[10].ACLR
reset_n => epcs_slave_select_holding_reg[11].ACLR
reset_n => epcs_slave_select_holding_reg[12].ACLR
reset_n => epcs_slave_select_holding_reg[13].ACLR
reset_n => epcs_slave_select_holding_reg[14].ACLR
reset_n => epcs_slave_select_holding_reg[15].ACLR
reset_n => slowcount[0].ACLR
reset_n => slowcount[1].ACLR
reset_n => endofpacketvalue_reg[0].ACLR
reset_n => endofpacketvalue_reg[1].ACLR
reset_n => endofpacketvalue_reg[2].ACLR
reset_n => endofpacketvalue_reg[3].ACLR
reset_n => endofpacketvalue_reg[4].ACLR
reset_n => endofpacketvalue_reg[5].ACLR
reset_n => endofpacketvalue_reg[6].ACLR
reset_n => endofpacketvalue_reg[7].ACLR
reset_n => endofpacketvalue_reg[8].ACLR
reset_n => endofpacketvalue_reg[9].ACLR
reset_n => endofpacketvalue_reg[10].ACLR
reset_n => endofpacketvalue_reg[11].ACLR
reset_n => endofpacketvalue_reg[12].ACLR
reset_n => endofpacketvalue_reg[13].ACLR
reset_n => endofpacketvalue_reg[14].ACLR
reset_n => endofpacketvalue_reg[15].ACLR
reset_n => stateZero.PRESET
reset_n => state[0].ACLR
reset_n => state[1].ACLR
reset_n => state[2].ACLR
reset_n => state[3].ACLR
reset_n => state[4].ACLR
write_n => p1_wr_strobe.IN1


|Quad|NiosII:inst|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_c551:auto_generated.address_a[0]
address_a[1] => altsyncram_c551:auto_generated.address_a[1]
address_a[2] => altsyncram_c551:auto_generated.address_a[2]
address_a[3] => altsyncram_c551:auto_generated.address_a[3]
address_a[4] => altsyncram_c551:auto_generated.address_a[4]
address_a[5] => altsyncram_c551:auto_generated.address_a[5]
address_a[6] => altsyncram_c551:auto_generated.address_a[6]
address_a[7] => altsyncram_c551:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c551:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|Quad|NiosII:inst|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom|altsyncram_c551:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0


|Quad|NiosII:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave
clk => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => jtag_uart_avalon_jtag_slave_address.DATAIN
cpu_data_master_address_to_slave[3] => Equal0.IN53
cpu_data_master_address_to_slave[4] => Equal0.IN52
cpu_data_master_address_to_slave[5] => Equal0.IN51
cpu_data_master_address_to_slave[6] => Equal0.IN50
cpu_data_master_address_to_slave[7] => Equal0.IN49
cpu_data_master_address_to_slave[8] => Equal0.IN48
cpu_data_master_address_to_slave[9] => Equal0.IN47
cpu_data_master_address_to_slave[10] => Equal0.IN46
cpu_data_master_address_to_slave[11] => Equal0.IN45
cpu_data_master_address_to_slave[12] => Equal0.IN44
cpu_data_master_address_to_slave[13] => Equal0.IN43
cpu_data_master_address_to_slave[14] => Equal0.IN42
cpu_data_master_address_to_slave[15] => Equal0.IN41
cpu_data_master_address_to_slave[16] => Equal0.IN40
cpu_data_master_address_to_slave[17] => Equal0.IN39
cpu_data_master_address_to_slave[18] => Equal0.IN38
cpu_data_master_address_to_slave[19] => Equal0.IN37
cpu_data_master_address_to_slave[20] => Equal0.IN36
cpu_data_master_address_to_slave[21] => Equal0.IN35
cpu_data_master_address_to_slave[22] => Equal0.IN34
cpu_data_master_address_to_slave[23] => Equal0.IN33
cpu_data_master_address_to_slave[24] => Equal0.IN32
cpu_data_master_address_to_slave[25] => Equal0.IN31
cpu_data_master_address_to_slave[26] => Equal0.IN30
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.IN0
cpu_data_master_read => internal_cpu_data_master_requests_jtag_uart_avalon_jtag_slave.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_jtag_uart_avalon_jtag_slave.IN1
cpu_data_master_read => jtag_uart_avalon_jtag_slave_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_jtag_uart_avalon_jtag_slave.IN1
cpu_data_master_write => jtag_uart_avalon_jtag_slave_in_a_write_cycle.IN1
cpu_data_master_writedata[0] => jtag_uart_avalon_jtag_slave_writedata[0].DATAIN
cpu_data_master_writedata[1] => jtag_uart_avalon_jtag_slave_writedata[1].DATAIN
cpu_data_master_writedata[2] => jtag_uart_avalon_jtag_slave_writedata[2].DATAIN
cpu_data_master_writedata[3] => jtag_uart_avalon_jtag_slave_writedata[3].DATAIN
cpu_data_master_writedata[4] => jtag_uart_avalon_jtag_slave_writedata[4].DATAIN
cpu_data_master_writedata[5] => jtag_uart_avalon_jtag_slave_writedata[5].DATAIN
cpu_data_master_writedata[6] => jtag_uart_avalon_jtag_slave_writedata[6].DATAIN
cpu_data_master_writedata[7] => jtag_uart_avalon_jtag_slave_writedata[7].DATAIN
cpu_data_master_writedata[8] => jtag_uart_avalon_jtag_slave_writedata[8].DATAIN
cpu_data_master_writedata[9] => jtag_uart_avalon_jtag_slave_writedata[9].DATAIN
cpu_data_master_writedata[10] => jtag_uart_avalon_jtag_slave_writedata[10].DATAIN
cpu_data_master_writedata[11] => jtag_uart_avalon_jtag_slave_writedata[11].DATAIN
cpu_data_master_writedata[12] => jtag_uart_avalon_jtag_slave_writedata[12].DATAIN
cpu_data_master_writedata[13] => jtag_uart_avalon_jtag_slave_writedata[13].DATAIN
cpu_data_master_writedata[14] => jtag_uart_avalon_jtag_slave_writedata[14].DATAIN
cpu_data_master_writedata[15] => jtag_uart_avalon_jtag_slave_writedata[15].DATAIN
cpu_data_master_writedata[16] => jtag_uart_avalon_jtag_slave_writedata[16].DATAIN
cpu_data_master_writedata[17] => jtag_uart_avalon_jtag_slave_writedata[17].DATAIN
cpu_data_master_writedata[18] => jtag_uart_avalon_jtag_slave_writedata[18].DATAIN
cpu_data_master_writedata[19] => jtag_uart_avalon_jtag_slave_writedata[19].DATAIN
cpu_data_master_writedata[20] => jtag_uart_avalon_jtag_slave_writedata[20].DATAIN
cpu_data_master_writedata[21] => jtag_uart_avalon_jtag_slave_writedata[21].DATAIN
cpu_data_master_writedata[22] => jtag_uart_avalon_jtag_slave_writedata[22].DATAIN
cpu_data_master_writedata[23] => jtag_uart_avalon_jtag_slave_writedata[23].DATAIN
cpu_data_master_writedata[24] => jtag_uart_avalon_jtag_slave_writedata[24].DATAIN
cpu_data_master_writedata[25] => jtag_uart_avalon_jtag_slave_writedata[25].DATAIN
cpu_data_master_writedata[26] => jtag_uart_avalon_jtag_slave_writedata[26].DATAIN
cpu_data_master_writedata[27] => jtag_uart_avalon_jtag_slave_writedata[27].DATAIN
cpu_data_master_writedata[28] => jtag_uart_avalon_jtag_slave_writedata[28].DATAIN
cpu_data_master_writedata[29] => jtag_uart_avalon_jtag_slave_writedata[29].DATAIN
cpu_data_master_writedata[30] => jtag_uart_avalon_jtag_slave_writedata[30].DATAIN
cpu_data_master_writedata[31] => jtag_uart_avalon_jtag_slave_writedata[31].DATAIN
jtag_uart_avalon_jtag_slave_dataavailable => jtag_uart_avalon_jtag_slave_dataavailable_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_irq => jtag_uart_avalon_jtag_slave_irq_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_readdata[0] => jtag_uart_avalon_jtag_slave_readdata_from_sa[0].DATAIN
jtag_uart_avalon_jtag_slave_readdata[1] => jtag_uart_avalon_jtag_slave_readdata_from_sa[1].DATAIN
jtag_uart_avalon_jtag_slave_readdata[2] => jtag_uart_avalon_jtag_slave_readdata_from_sa[2].DATAIN
jtag_uart_avalon_jtag_slave_readdata[3] => jtag_uart_avalon_jtag_slave_readdata_from_sa[3].DATAIN
jtag_uart_avalon_jtag_slave_readdata[4] => jtag_uart_avalon_jtag_slave_readdata_from_sa[4].DATAIN
jtag_uart_avalon_jtag_slave_readdata[5] => jtag_uart_avalon_jtag_slave_readdata_from_sa[5].DATAIN
jtag_uart_avalon_jtag_slave_readdata[6] => jtag_uart_avalon_jtag_slave_readdata_from_sa[6].DATAIN
jtag_uart_avalon_jtag_slave_readdata[7] => jtag_uart_avalon_jtag_slave_readdata_from_sa[7].DATAIN
jtag_uart_avalon_jtag_slave_readdata[8] => jtag_uart_avalon_jtag_slave_readdata_from_sa[8].DATAIN
jtag_uart_avalon_jtag_slave_readdata[9] => jtag_uart_avalon_jtag_slave_readdata_from_sa[9].DATAIN
jtag_uart_avalon_jtag_slave_readdata[10] => jtag_uart_avalon_jtag_slave_readdata_from_sa[10].DATAIN
jtag_uart_avalon_jtag_slave_readdata[11] => jtag_uart_avalon_jtag_slave_readdata_from_sa[11].DATAIN
jtag_uart_avalon_jtag_slave_readdata[12] => jtag_uart_avalon_jtag_slave_readdata_from_sa[12].DATAIN
jtag_uart_avalon_jtag_slave_readdata[13] => jtag_uart_avalon_jtag_slave_readdata_from_sa[13].DATAIN
jtag_uart_avalon_jtag_slave_readdata[14] => jtag_uart_avalon_jtag_slave_readdata_from_sa[14].DATAIN
jtag_uart_avalon_jtag_slave_readdata[15] => jtag_uart_avalon_jtag_slave_readdata_from_sa[15].DATAIN
jtag_uart_avalon_jtag_slave_readdata[16] => jtag_uart_avalon_jtag_slave_readdata_from_sa[16].DATAIN
jtag_uart_avalon_jtag_slave_readdata[17] => jtag_uart_avalon_jtag_slave_readdata_from_sa[17].DATAIN
jtag_uart_avalon_jtag_slave_readdata[18] => jtag_uart_avalon_jtag_slave_readdata_from_sa[18].DATAIN
jtag_uart_avalon_jtag_slave_readdata[19] => jtag_uart_avalon_jtag_slave_readdata_from_sa[19].DATAIN
jtag_uart_avalon_jtag_slave_readdata[20] => jtag_uart_avalon_jtag_slave_readdata_from_sa[20].DATAIN
jtag_uart_avalon_jtag_slave_readdata[21] => jtag_uart_avalon_jtag_slave_readdata_from_sa[21].DATAIN
jtag_uart_avalon_jtag_slave_readdata[22] => jtag_uart_avalon_jtag_slave_readdata_from_sa[22].DATAIN
jtag_uart_avalon_jtag_slave_readdata[23] => jtag_uart_avalon_jtag_slave_readdata_from_sa[23].DATAIN
jtag_uart_avalon_jtag_slave_readdata[24] => jtag_uart_avalon_jtag_slave_readdata_from_sa[24].DATAIN
jtag_uart_avalon_jtag_slave_readdata[25] => jtag_uart_avalon_jtag_slave_readdata_from_sa[25].DATAIN
jtag_uart_avalon_jtag_slave_readdata[26] => jtag_uart_avalon_jtag_slave_readdata_from_sa[26].DATAIN
jtag_uart_avalon_jtag_slave_readdata[27] => jtag_uart_avalon_jtag_slave_readdata_from_sa[27].DATAIN
jtag_uart_avalon_jtag_slave_readdata[28] => jtag_uart_avalon_jtag_slave_readdata_from_sa[28].DATAIN
jtag_uart_avalon_jtag_slave_readdata[29] => jtag_uart_avalon_jtag_slave_readdata_from_sa[29].DATAIN
jtag_uart_avalon_jtag_slave_readdata[30] => jtag_uart_avalon_jtag_slave_readdata_from_sa[30].DATAIN
jtag_uart_avalon_jtag_slave_readdata[31] => jtag_uart_avalon_jtag_slave_readdata_from_sa[31].DATAIN
jtag_uart_avalon_jtag_slave_readyfordata => jtag_uart_avalon_jtag_slave_readyfordata_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_read.IN1
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_write.IN1
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waitrequest_from_sa.DATAIN
reset_n => jtag_uart_avalon_jtag_slave_reset_n.DATAIN
reset_n => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.PRESET


|Quad|NiosII:inst|jtag_uart:the_jtag_uart
av_address => ien_AF.OUTPUTSELECT
av_address => ien_AE.OUTPUTSELECT
av_address => ac.OUTPUTSELECT
av_address => fifo_wr.OUTPUTSELECT
av_address => woverflow.OUTPUTSELECT
av_address => rvalid.OUTPUTSELECT
av_address => read_0.DATAB
av_address => fifo_rd.IN1
av_chipselect => internal_av_waitrequest.IN1
av_chipselect => process_2.IN0
av_chipselect => process_2.IN0
av_chipselect => fifo_rd.IN0
av_read_n => process_2.IN1
av_read_n => internal_av_waitrequest.IN0
av_read_n => fifo_rd.IN1
av_write_n => process_2.IN1
av_write_n => internal_av_waitrequest.IN1
av_writedata[0] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[0]
av_writedata[0] => ien_AF.DATAB
av_writedata[1] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[1]
av_writedata[1] => ien_AE.DATAB
av_writedata[2] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[2]
av_writedata[3] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[3]
av_writedata[4] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[4]
av_writedata[5] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[5]
av_writedata[6] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[6]
av_writedata[7] => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_wdata[7]
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => process_2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.clk
clk => dataavailable~reg0.CLK
clk => readyfordata~reg0.CLK
clk => internal_av_waitrequest.CLK
clk => woverflow.CLK
clk => ac.CLK
clk => ien_AF.CLK
clk => ien_AE.CLK
clk => read_0.CLK
clk => rvalid.CLK
clk => fifo_wr.CLK
clk => fifo_AF.CLK
clk => fifo_AE.CLK
clk => t_dav.CLK
clk => r_val.CLK
clk => pause_irq.CLK
clk => jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.clk
clk => alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic.clk
rst_n => jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.rst_n
rst_n => alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic.rst_n
rst_n => jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_clear
rst_n => jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.fifo_clear
rst_n => internal_av_waitrequest.PRESET
rst_n => woverflow.ACLR
rst_n => ac.ACLR
rst_n => ien_AF.ACLR
rst_n => ien_AE.ACLR
rst_n => read_0.ACLR
rst_n => rvalid.ACLR
rst_n => fifo_wr.ACLR
rst_n => fifo_AF.ACLR
rst_n => fifo_AE.ACLR
rst_n => dataavailable~reg0.ACLR
rst_n => readyfordata~reg0.ACLR
rst_n => pause_irq.ACLR
rst_n => t_dav.PRESET
rst_n => r_val.ACLR


|Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w
clk => scfifo:wfifo.clock
fifo_clear => scfifo:wfifo.aclr
fifo_wdata[0] => scfifo:wfifo.data[0]
fifo_wdata[1] => scfifo:wfifo.data[1]
fifo_wdata[2] => scfifo:wfifo.data[2]
fifo_wdata[3] => scfifo:wfifo.data[3]
fifo_wdata[4] => scfifo:wfifo.data[4]
fifo_wdata[5] => scfifo:wfifo.data[5]
fifo_wdata[6] => scfifo:wfifo.data[6]
fifo_wdata[7] => scfifo:wfifo.data[7]
fifo_wr => scfifo:wfifo.wrreq
rd_wfifo => scfifo:wfifo.rdreq


|Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
data[0] => scfifo_jr21:auto_generated.data[0]
data[1] => scfifo_jr21:auto_generated.data[1]
data[2] => scfifo_jr21:auto_generated.data[2]
data[3] => scfifo_jr21:auto_generated.data[3]
data[4] => scfifo_jr21:auto_generated.data[4]
data[5] => scfifo_jr21:auto_generated.data[5]
data[6] => scfifo_jr21:auto_generated.data[6]
data[7] => scfifo_jr21:auto_generated.data[7]
wrreq => scfifo_jr21:auto_generated.wrreq
rdreq => scfifo_jr21:auto_generated.rdreq
clock => scfifo_jr21:auto_generated.clock
aclr => scfifo_jr21:auto_generated.aclr
sclr => ~NO_FANOUT~


|Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated
aclr => a_dpfifo_q131:dpfifo.aclr
clock => a_dpfifo_q131:dpfifo.clock
data[0] => a_dpfifo_q131:dpfifo.data[0]
data[1] => a_dpfifo_q131:dpfifo.data[1]
data[2] => a_dpfifo_q131:dpfifo.data[2]
data[3] => a_dpfifo_q131:dpfifo.data[3]
data[4] => a_dpfifo_q131:dpfifo.data[4]
data[5] => a_dpfifo_q131:dpfifo.data[5]
data[6] => a_dpfifo_q131:dpfifo.data[6]
data[7] => a_dpfifo_q131:dpfifo.data[7]
rdreq => a_dpfifo_q131:dpfifo.rreq
wrreq => a_dpfifo_q131:dpfifo.wreq


|Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_1ob:rd_ptr_count.aclr
aclr => cntr_1ob:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_nl21:FIFOram.inclock
clock => dpram_nl21:FIFOram.outclock
clock => cntr_1ob:rd_ptr_count.clock
clock => cntr_1ob:wr_ptr.clock
data[0] => dpram_nl21:FIFOram.data[0]
data[1] => dpram_nl21:FIFOram.data[1]
data[2] => dpram_nl21:FIFOram.data[2]
data[3] => dpram_nl21:FIFOram.data[3]
data[4] => dpram_nl21:FIFOram.data[4]
data[5] => dpram_nl21:FIFOram.data[5]
data[6] => dpram_nl21:FIFOram.data[6]
data[7] => dpram_nl21:FIFOram.data[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_1ob:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_1ob:rd_ptr_count.sclr
sclr => cntr_1ob:wr_ptr.sclr
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_nl21:FIFOram.wren
wreq => cntr_1ob:wr_ptr.cnt_en


|Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_do7:count_usedw.aclr
clock => cntr_do7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_do7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_do7:count_usedw.updown


|Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram
data[0] => altsyncram_r1m1:altsyncram1.data_a[0]
data[1] => altsyncram_r1m1:altsyncram1.data_a[1]
data[2] => altsyncram_r1m1:altsyncram1.data_a[2]
data[3] => altsyncram_r1m1:altsyncram1.data_a[3]
data[4] => altsyncram_r1m1:altsyncram1.data_a[4]
data[5] => altsyncram_r1m1:altsyncram1.data_a[5]
data[6] => altsyncram_r1m1:altsyncram1.data_a[6]
data[7] => altsyncram_r1m1:altsyncram1.data_a[7]
inclock => altsyncram_r1m1:altsyncram1.clock0
outclock => altsyncram_r1m1:altsyncram1.clock1
outclocken => altsyncram_r1m1:altsyncram1.clocken1
rdaddress[0] => altsyncram_r1m1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_r1m1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_r1m1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_r1m1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_r1m1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_r1m1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_r1m1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_r1m1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_r1m1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_r1m1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_r1m1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_r1m1:altsyncram1.address_a[5]
wren => altsyncram_r1m1:altsyncram1.wren_a


|Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r
clk => scfifo:rfifo.clock
fifo_clear => scfifo:rfifo.aclr
fifo_rd => scfifo:rfifo.rdreq
rst_n => ~NO_FANOUT~
t_dat[0] => scfifo:rfifo.data[0]
t_dat[1] => scfifo:rfifo.data[1]
t_dat[2] => scfifo:rfifo.data[2]
t_dat[3] => scfifo:rfifo.data[3]
t_dat[4] => scfifo:rfifo.data[4]
t_dat[5] => scfifo:rfifo.data[5]
t_dat[6] => scfifo:rfifo.data[6]
t_dat[7] => scfifo:rfifo.data[7]
wr_rfifo => scfifo:rfifo.wrreq


|Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
data[0] => scfifo_jr21:auto_generated.data[0]
data[1] => scfifo_jr21:auto_generated.data[1]
data[2] => scfifo_jr21:auto_generated.data[2]
data[3] => scfifo_jr21:auto_generated.data[3]
data[4] => scfifo_jr21:auto_generated.data[4]
data[5] => scfifo_jr21:auto_generated.data[5]
data[6] => scfifo_jr21:auto_generated.data[6]
data[7] => scfifo_jr21:auto_generated.data[7]
wrreq => scfifo_jr21:auto_generated.wrreq
rdreq => scfifo_jr21:auto_generated.rdreq
clock => scfifo_jr21:auto_generated.clock
aclr => scfifo_jr21:auto_generated.aclr
sclr => ~NO_FANOUT~


|Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated
aclr => a_dpfifo_q131:dpfifo.aclr
clock => a_dpfifo_q131:dpfifo.clock
data[0] => a_dpfifo_q131:dpfifo.data[0]
data[1] => a_dpfifo_q131:dpfifo.data[1]
data[2] => a_dpfifo_q131:dpfifo.data[2]
data[3] => a_dpfifo_q131:dpfifo.data[3]
data[4] => a_dpfifo_q131:dpfifo.data[4]
data[5] => a_dpfifo_q131:dpfifo.data[5]
data[6] => a_dpfifo_q131:dpfifo.data[6]
data[7] => a_dpfifo_q131:dpfifo.data[7]
rdreq => a_dpfifo_q131:dpfifo.rreq
wrreq => a_dpfifo_q131:dpfifo.wreq


|Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_1ob:rd_ptr_count.aclr
aclr => cntr_1ob:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_nl21:FIFOram.inclock
clock => dpram_nl21:FIFOram.outclock
clock => cntr_1ob:rd_ptr_count.clock
clock => cntr_1ob:wr_ptr.clock
data[0] => dpram_nl21:FIFOram.data[0]
data[1] => dpram_nl21:FIFOram.data[1]
data[2] => dpram_nl21:FIFOram.data[2]
data[3] => dpram_nl21:FIFOram.data[3]
data[4] => dpram_nl21:FIFOram.data[4]
data[5] => dpram_nl21:FIFOram.data[5]
data[6] => dpram_nl21:FIFOram.data[6]
data[7] => dpram_nl21:FIFOram.data[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_1ob:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_1ob:rd_ptr_count.sclr
sclr => cntr_1ob:wr_ptr.sclr
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_nl21:FIFOram.wren
wreq => cntr_1ob:wr_ptr.cnt_en


|Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_do7:count_usedw.aclr
clock => cntr_do7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_do7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_do7:count_usedw.updown


|Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram
data[0] => altsyncram_r1m1:altsyncram1.data_a[0]
data[1] => altsyncram_r1m1:altsyncram1.data_a[1]
data[2] => altsyncram_r1m1:altsyncram1.data_a[2]
data[3] => altsyncram_r1m1:altsyncram1.data_a[3]
data[4] => altsyncram_r1m1:altsyncram1.data_a[4]
data[5] => altsyncram_r1m1:altsyncram1.data_a[5]
data[6] => altsyncram_r1m1:altsyncram1.data_a[6]
data[7] => altsyncram_r1m1:altsyncram1.data_a[7]
inclock => altsyncram_r1m1:altsyncram1.clock0
outclock => altsyncram_r1m1:altsyncram1.clock1
outclocken => altsyncram_r1m1:altsyncram1.clocken1
rdaddress[0] => altsyncram_r1m1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_r1m1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_r1m1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_r1m1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_r1m1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_r1m1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_r1m1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_r1m1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_r1m1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_r1m1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_r1m1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_r1m1:altsyncram1.address_a[5]
wren => altsyncram_r1m1:altsyncram1.wren_a


|Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Quad|NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
raw_tck => write_stalled.CLK
raw_tck => wdata[0].CLK
raw_tck => wdata[1].CLK
raw_tck => wdata[2].CLK
raw_tck => wdata[3].CLK
raw_tck => wdata[4].CLK
raw_tck => wdata[5].CLK
raw_tck => wdata[6].CLK
raw_tck => wdata[7].CLK
raw_tck => write.CLK
raw_tck => read.CLK
raw_tck => read_req.CLK
raw_tck => write_valid.CLK
raw_tck => count[0].CLK
raw_tck => count[1].CLK
raw_tck => count[2].CLK
raw_tck => count[3].CLK
raw_tck => count[4].CLK
raw_tck => count[5].CLK
raw_tck => count[6].CLK
raw_tck => count[7].CLK
raw_tck => count[8].CLK
raw_tck => count[9].CLK
raw_tck => state.CLK
raw_tck => user_saw_rvalid.CLK
raw_tck => td_shift[0].CLK
raw_tck => td_shift[1].CLK
raw_tck => td_shift[2].CLK
raw_tck => td_shift[3].CLK
raw_tck => td_shift[4].CLK
raw_tck => td_shift[5].CLK
raw_tck => td_shift[6].CLK
raw_tck => td_shift[7].CLK
raw_tck => td_shift[8].CLK
raw_tck => td_shift[9].CLK
raw_tck => td_shift[10].CLK
raw_tck => tck_t_dav.CLK
raw_tck => jupdate.CLK
raw_tck => tdo~reg0.CLK
tck => ~NO_FANOUT~
tdi => td_shift.OUTPUTSELECT
tdi => count.OUTPUTSELECT
tdi => state.OUTPUTSELECT
tdi => wdata.DATAB
tdi => always0.IN1
tdi => wdata.DATAB
tdi => td_shift.DATAB
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
usr1 => always0.IN0
clr => jupdate.ACLR
clr => tdo~reg0.ACLR
clr => write_stalled.ACLR
clr => wdata[0].ACLR
clr => wdata[1].ACLR
clr => wdata[2].ACLR
clr => wdata[3].ACLR
clr => wdata[4].ACLR
clr => wdata[5].ACLR
clr => wdata[6].ACLR
clr => wdata[7].ACLR
clr => write.ACLR
clr => read.ACLR
clr => read_req.ACLR
clr => write_valid.ACLR
clr => count[0].ACLR
clr => count[1].ACLR
clr => count[2].ACLR
clr => count[3].ACLR
clr => count[4].ACLR
clr => count[5].ACLR
clr => count[6].ACLR
clr => count[7].ACLR
clr => count[8].ACLR
clr => count[9].PRESET
clr => state.ACLR
clr => user_saw_rvalid.ACLR
clr => td_shift[0].ACLR
clr => td_shift[1].ACLR
clr => td_shift[2].ACLR
clr => td_shift[3].ACLR
clr => td_shift[4].ACLR
clr => td_shift[5].ACLR
clr => td_shift[6].ACLR
clr => td_shift[7].ACLR
clr => td_shift[8].ACLR
clr => td_shift[9].ACLR
clr => td_shift[10].ACLR
clr => tck_t_dav.ACLR
ena => always0.IN1
ir_in[0] => Decoder1.IN0
ir_in[0] => ir_out[0].DATAIN
jtag_state_cdr => state.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => write.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => user_saw_rvalid.OUTPUTSELECT
jtag_state_sdr => read.OUTPUTSELECT
jtag_state_sdr => write_valid.OUTPUTSELECT
jtag_state_sdr => read_req.OUTPUTSELECT
jtag_state_sdr => write_stalled.OUTPUTSELECT
jtag_state_sdr => state.OUTPUTSELECT
jtag_state_udr => jupdate.OUTPUTSELECT
clk => t_pause~reg0.CLK
clk => t_ena~reg0.CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rvalid.CLK
clk => rvalid0.CLK
clk => r_ena1.CLK
clk => jupdate2.CLK
clk => jupdate1.CLK
clk => write2.CLK
clk => write1.CLK
clk => read2.CLK
clk => read1.CLK
clk => rst2.CLK
clk => rst1.CLK
rst_n => t_pause~reg0.ACLR
rst_n => t_ena~reg0.ACLR
rst_n => rdata[0].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[7].ACLR
rst_n => rvalid.ACLR
rst_n => rvalid0.ACLR
rst_n => r_ena1.ACLR
rst_n => jupdate2.ACLR
rst_n => jupdate1.ACLR
rst_n => write2.ACLR
rst_n => write1.ACLR
rst_n => read2.ACLR
rst_n => read1.ACLR
rst_n => rst2.PRESET
rst_n => rst1.PRESET
r_val => r_ena.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => always2.IN1
t_dav => tck_t_dav.DATAIN


|Quad|NiosII:inst|out_test_s1_arbitrator:the_out_test_s1
clk => d1_out_test_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => out_test_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => out_test_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => out_test_s1_address[2].DATAIN
cpu_data_master_address_to_slave[5] => Equal0.IN53
cpu_data_master_address_to_slave[6] => Equal0.IN52
cpu_data_master_address_to_slave[7] => Equal0.IN51
cpu_data_master_address_to_slave[8] => Equal0.IN50
cpu_data_master_address_to_slave[9] => Equal0.IN49
cpu_data_master_address_to_slave[10] => Equal0.IN48
cpu_data_master_address_to_slave[11] => Equal0.IN47
cpu_data_master_address_to_slave[12] => Equal0.IN46
cpu_data_master_address_to_slave[13] => Equal0.IN45
cpu_data_master_address_to_slave[14] => Equal0.IN44
cpu_data_master_address_to_slave[15] => Equal0.IN43
cpu_data_master_address_to_slave[16] => Equal0.IN42
cpu_data_master_address_to_slave[17] => Equal0.IN41
cpu_data_master_address_to_slave[18] => Equal0.IN40
cpu_data_master_address_to_slave[19] => Equal0.IN39
cpu_data_master_address_to_slave[20] => Equal0.IN38
cpu_data_master_address_to_slave[21] => Equal0.IN37
cpu_data_master_address_to_slave[22] => Equal0.IN36
cpu_data_master_address_to_slave[23] => Equal0.IN35
cpu_data_master_address_to_slave[24] => Equal0.IN34
cpu_data_master_address_to_slave[25] => Equal0.IN33
cpu_data_master_address_to_slave[26] => Equal0.IN32
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_out_test_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_out_test_s1.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_out_test_s1.IN1
cpu_data_master_read => out_test_s1_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_out_test_s1.IN1
cpu_data_master_write => out_test_s1_write_n.IN1
cpu_data_master_writedata[0] => out_test_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => out_test_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => out_test_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => out_test_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => out_test_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => out_test_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => out_test_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => out_test_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => out_test_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => out_test_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => out_test_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => out_test_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => out_test_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => out_test_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => out_test_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => out_test_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => out_test_s1_writedata[16].DATAIN
cpu_data_master_writedata[17] => out_test_s1_writedata[17].DATAIN
cpu_data_master_writedata[18] => out_test_s1_writedata[18].DATAIN
cpu_data_master_writedata[19] => out_test_s1_writedata[19].DATAIN
cpu_data_master_writedata[20] => out_test_s1_writedata[20].DATAIN
cpu_data_master_writedata[21] => out_test_s1_writedata[21].DATAIN
cpu_data_master_writedata[22] => out_test_s1_writedata[22].DATAIN
cpu_data_master_writedata[23] => out_test_s1_writedata[23].DATAIN
cpu_data_master_writedata[24] => out_test_s1_writedata[24].DATAIN
cpu_data_master_writedata[25] => out_test_s1_writedata[25].DATAIN
cpu_data_master_writedata[26] => out_test_s1_writedata[26].DATAIN
cpu_data_master_writedata[27] => out_test_s1_writedata[27].DATAIN
cpu_data_master_writedata[28] => out_test_s1_writedata[28].DATAIN
cpu_data_master_writedata[29] => out_test_s1_writedata[29].DATAIN
cpu_data_master_writedata[30] => out_test_s1_writedata[30].DATAIN
cpu_data_master_writedata[31] => out_test_s1_writedata[31].DATAIN
out_test_s1_readdata[0] => out_test_s1_readdata_from_sa[0].DATAIN
out_test_s1_readdata[1] => out_test_s1_readdata_from_sa[1].DATAIN
out_test_s1_readdata[2] => out_test_s1_readdata_from_sa[2].DATAIN
out_test_s1_readdata[3] => out_test_s1_readdata_from_sa[3].DATAIN
out_test_s1_readdata[4] => out_test_s1_readdata_from_sa[4].DATAIN
out_test_s1_readdata[5] => out_test_s1_readdata_from_sa[5].DATAIN
out_test_s1_readdata[6] => out_test_s1_readdata_from_sa[6].DATAIN
out_test_s1_readdata[7] => out_test_s1_readdata_from_sa[7].DATAIN
out_test_s1_readdata[8] => out_test_s1_readdata_from_sa[8].DATAIN
out_test_s1_readdata[9] => out_test_s1_readdata_from_sa[9].DATAIN
out_test_s1_readdata[10] => out_test_s1_readdata_from_sa[10].DATAIN
out_test_s1_readdata[11] => out_test_s1_readdata_from_sa[11].DATAIN
out_test_s1_readdata[12] => out_test_s1_readdata_from_sa[12].DATAIN
out_test_s1_readdata[13] => out_test_s1_readdata_from_sa[13].DATAIN
out_test_s1_readdata[14] => out_test_s1_readdata_from_sa[14].DATAIN
out_test_s1_readdata[15] => out_test_s1_readdata_from_sa[15].DATAIN
out_test_s1_readdata[16] => out_test_s1_readdata_from_sa[16].DATAIN
out_test_s1_readdata[17] => out_test_s1_readdata_from_sa[17].DATAIN
out_test_s1_readdata[18] => out_test_s1_readdata_from_sa[18].DATAIN
out_test_s1_readdata[19] => out_test_s1_readdata_from_sa[19].DATAIN
out_test_s1_readdata[20] => out_test_s1_readdata_from_sa[20].DATAIN
out_test_s1_readdata[21] => out_test_s1_readdata_from_sa[21].DATAIN
out_test_s1_readdata[22] => out_test_s1_readdata_from_sa[22].DATAIN
out_test_s1_readdata[23] => out_test_s1_readdata_from_sa[23].DATAIN
out_test_s1_readdata[24] => out_test_s1_readdata_from_sa[24].DATAIN
out_test_s1_readdata[25] => out_test_s1_readdata_from_sa[25].DATAIN
out_test_s1_readdata[26] => out_test_s1_readdata_from_sa[26].DATAIN
out_test_s1_readdata[27] => out_test_s1_readdata_from_sa[27].DATAIN
out_test_s1_readdata[28] => out_test_s1_readdata_from_sa[28].DATAIN
out_test_s1_readdata[29] => out_test_s1_readdata_from_sa[29].DATAIN
out_test_s1_readdata[30] => out_test_s1_readdata_from_sa[30].DATAIN
out_test_s1_readdata[31] => out_test_s1_readdata_from_sa[31].DATAIN
reset_n => out_test_s1_reset_n.DATAIN
reset_n => d1_out_test_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR


|Quad|NiosII:inst|out_test:the_out_test
address[0] => Equal0.IN63
address[0] => Equal1.IN63
address[0] => Equal2.IN63
address[1] => Equal0.IN62
address[1] => Equal1.IN62
address[1] => Equal2.IN62
address[2] => Equal0.IN61
address[2] => Equal1.IN61
address[2] => Equal2.IN61
chipselect => wr_strobe.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
write_n => wr_strobe.IN1
writedata[0] => data_out.IN1
writedata[0] => A_WE_StdLogicVector.DATAB
writedata[0] => data_out.IN1
writedata[1] => data_out.IN1
writedata[1] => A_WE_StdLogicVector.DATAB
writedata[1] => data_out.IN1
writedata[2] => data_out.IN1
writedata[2] => A_WE_StdLogicVector.DATAB
writedata[2] => data_out.IN1
writedata[3] => data_out.IN1
writedata[3] => A_WE_StdLogicVector.DATAB
writedata[3] => data_out.IN1
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|Quad|NiosII:inst|pll_pll_slave_arbitrator:the_pll_pll_slave
NiosII_clock_2_out_address_to_slave[0] => ~NO_FANOUT~
NiosII_clock_2_out_address_to_slave[1] => ~NO_FANOUT~
NiosII_clock_2_out_address_to_slave[2] => pll_pll_slave_address[0].DATAIN
NiosII_clock_2_out_address_to_slave[3] => pll_pll_slave_address[1].DATAIN
NiosII_clock_2_out_read => internal_NiosII_clock_2_out_requests_pll_pll_slave.IN0
NiosII_clock_2_out_read => pll_pll_slave_read.IN1
NiosII_clock_2_out_write => internal_NiosII_clock_2_out_requests_pll_pll_slave.IN1
NiosII_clock_2_out_write => pll_pll_slave_write.IN1
NiosII_clock_2_out_writedata[0] => pll_pll_slave_writedata[0].DATAIN
NiosII_clock_2_out_writedata[1] => pll_pll_slave_writedata[1].DATAIN
NiosII_clock_2_out_writedata[2] => pll_pll_slave_writedata[2].DATAIN
NiosII_clock_2_out_writedata[3] => pll_pll_slave_writedata[3].DATAIN
NiosII_clock_2_out_writedata[4] => pll_pll_slave_writedata[4].DATAIN
NiosII_clock_2_out_writedata[5] => pll_pll_slave_writedata[5].DATAIN
NiosII_clock_2_out_writedata[6] => pll_pll_slave_writedata[6].DATAIN
NiosII_clock_2_out_writedata[7] => pll_pll_slave_writedata[7].DATAIN
NiosII_clock_2_out_writedata[8] => pll_pll_slave_writedata[8].DATAIN
NiosII_clock_2_out_writedata[9] => pll_pll_slave_writedata[9].DATAIN
NiosII_clock_2_out_writedata[10] => pll_pll_slave_writedata[10].DATAIN
NiosII_clock_2_out_writedata[11] => pll_pll_slave_writedata[11].DATAIN
NiosII_clock_2_out_writedata[12] => pll_pll_slave_writedata[12].DATAIN
NiosII_clock_2_out_writedata[13] => pll_pll_slave_writedata[13].DATAIN
NiosII_clock_2_out_writedata[14] => pll_pll_slave_writedata[14].DATAIN
NiosII_clock_2_out_writedata[15] => pll_pll_slave_writedata[15].DATAIN
NiosII_clock_2_out_writedata[16] => pll_pll_slave_writedata[16].DATAIN
NiosII_clock_2_out_writedata[17] => pll_pll_slave_writedata[17].DATAIN
NiosII_clock_2_out_writedata[18] => pll_pll_slave_writedata[18].DATAIN
NiosII_clock_2_out_writedata[19] => pll_pll_slave_writedata[19].DATAIN
NiosII_clock_2_out_writedata[20] => pll_pll_slave_writedata[20].DATAIN
NiosII_clock_2_out_writedata[21] => pll_pll_slave_writedata[21].DATAIN
NiosII_clock_2_out_writedata[22] => pll_pll_slave_writedata[22].DATAIN
NiosII_clock_2_out_writedata[23] => pll_pll_slave_writedata[23].DATAIN
NiosII_clock_2_out_writedata[24] => pll_pll_slave_writedata[24].DATAIN
NiosII_clock_2_out_writedata[25] => pll_pll_slave_writedata[25].DATAIN
NiosII_clock_2_out_writedata[26] => pll_pll_slave_writedata[26].DATAIN
NiosII_clock_2_out_writedata[27] => pll_pll_slave_writedata[27].DATAIN
NiosII_clock_2_out_writedata[28] => pll_pll_slave_writedata[28].DATAIN
NiosII_clock_2_out_writedata[29] => pll_pll_slave_writedata[29].DATAIN
NiosII_clock_2_out_writedata[30] => pll_pll_slave_writedata[30].DATAIN
NiosII_clock_2_out_writedata[31] => pll_pll_slave_writedata[31].DATAIN
clk => d1_pll_pll_slave_end_xfer~reg0.CLK
pll_pll_slave_readdata[0] => pll_pll_slave_readdata_from_sa[0].DATAIN
pll_pll_slave_readdata[1] => pll_pll_slave_readdata_from_sa[1].DATAIN
pll_pll_slave_readdata[2] => pll_pll_slave_readdata_from_sa[2].DATAIN
pll_pll_slave_readdata[3] => pll_pll_slave_readdata_from_sa[3].DATAIN
pll_pll_slave_readdata[4] => pll_pll_slave_readdata_from_sa[4].DATAIN
pll_pll_slave_readdata[5] => pll_pll_slave_readdata_from_sa[5].DATAIN
pll_pll_slave_readdata[6] => pll_pll_slave_readdata_from_sa[6].DATAIN
pll_pll_slave_readdata[7] => pll_pll_slave_readdata_from_sa[7].DATAIN
pll_pll_slave_readdata[8] => pll_pll_slave_readdata_from_sa[8].DATAIN
pll_pll_slave_readdata[9] => pll_pll_slave_readdata_from_sa[9].DATAIN
pll_pll_slave_readdata[10] => pll_pll_slave_readdata_from_sa[10].DATAIN
pll_pll_slave_readdata[11] => pll_pll_slave_readdata_from_sa[11].DATAIN
pll_pll_slave_readdata[12] => pll_pll_slave_readdata_from_sa[12].DATAIN
pll_pll_slave_readdata[13] => pll_pll_slave_readdata_from_sa[13].DATAIN
pll_pll_slave_readdata[14] => pll_pll_slave_readdata_from_sa[14].DATAIN
pll_pll_slave_readdata[15] => pll_pll_slave_readdata_from_sa[15].DATAIN
pll_pll_slave_readdata[16] => pll_pll_slave_readdata_from_sa[16].DATAIN
pll_pll_slave_readdata[17] => pll_pll_slave_readdata_from_sa[17].DATAIN
pll_pll_slave_readdata[18] => pll_pll_slave_readdata_from_sa[18].DATAIN
pll_pll_slave_readdata[19] => pll_pll_slave_readdata_from_sa[19].DATAIN
pll_pll_slave_readdata[20] => pll_pll_slave_readdata_from_sa[20].DATAIN
pll_pll_slave_readdata[21] => pll_pll_slave_readdata_from_sa[21].DATAIN
pll_pll_slave_readdata[22] => pll_pll_slave_readdata_from_sa[22].DATAIN
pll_pll_slave_readdata[23] => pll_pll_slave_readdata_from_sa[23].DATAIN
pll_pll_slave_readdata[24] => pll_pll_slave_readdata_from_sa[24].DATAIN
pll_pll_slave_readdata[25] => pll_pll_slave_readdata_from_sa[25].DATAIN
pll_pll_slave_readdata[26] => pll_pll_slave_readdata_from_sa[26].DATAIN
pll_pll_slave_readdata[27] => pll_pll_slave_readdata_from_sa[27].DATAIN
pll_pll_slave_readdata[28] => pll_pll_slave_readdata_from_sa[28].DATAIN
pll_pll_slave_readdata[29] => pll_pll_slave_readdata_from_sa[29].DATAIN
pll_pll_slave_readdata[30] => pll_pll_slave_readdata_from_sa[30].DATAIN
pll_pll_slave_readdata[31] => pll_pll_slave_readdata_from_sa[31].DATAIN
reset_n => d1_pll_pll_slave_end_xfer~reg0.PRESET
reset_n => pll_pll_slave_reset.DATAIN


|Quad|NiosII:inst|pll:the_pll
address[0] => w_select_control.IN0
address[0] => w_select_status.IN0
address[1] => w_select_control.IN1
address[1] => w_select_status.IN1
areset => wire_sd1_areset.IN1
clk => pll_stdsync_sv6:stdsync2.clk
clk => prev_reset.CLK
clk => pfdena_reg.CLK
clk => pll_altpll_8ra2:sd1.inclk[0]
read => wire_w_lg_read17w.IN1
read => wire_w_lg_read23w.IN1
reset => prev_reset.ACLR
reset => pfdena_reg.PRESET
reset => pll_stdsync_sv6:stdsync2.reset_n
write => wire_pfdena_reg_ena.IN1
writedata[0] => w_reset.IN1
writedata[1] => pfdena_reg.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|Quad|NiosII:inst|pll:the_pll|pll_stdsync_sv6:stdsync2
clk => pll_dffpipe_l2c:dffpipe3.clock
din => pll_dffpipe_l2c:dffpipe3.d[0]
reset_n => pll_dffpipe_l2c:dffpipe3.clrn


|Quad|NiosII:inst|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3
clock => dffe6a[0].CLK
clock => dffe5a[0].CLK
clock => dffe4a[0].CLK
clrn => dffe6a[0].ACLR
clrn => dffe4a[0].ACLR
clrn => dffe5a[0].ACLR
d[0] => dffe4a[0].DATAIN


|Quad|NiosII:inst|pll:the_pll|pll_altpll_8ra2:sd1
areset => pll_lock_sync.ACLR
areset => pll7.ARESET
inclk[0] => pll7.CLK
inclk[1] => pll7.CLK1


|Quad|NiosII:inst|sample_time_s1_arbitrator:the_sample_time_s1
clk => d1_sample_time_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => sample_time_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => sample_time_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => sample_time_s1_address[2].DATAIN
cpu_data_master_address_to_slave[5] => Equal0.IN53
cpu_data_master_address_to_slave[6] => Equal0.IN52
cpu_data_master_address_to_slave[7] => Equal0.IN51
cpu_data_master_address_to_slave[8] => Equal0.IN50
cpu_data_master_address_to_slave[9] => Equal0.IN49
cpu_data_master_address_to_slave[10] => Equal0.IN48
cpu_data_master_address_to_slave[11] => Equal0.IN47
cpu_data_master_address_to_slave[12] => Equal0.IN46
cpu_data_master_address_to_slave[13] => Equal0.IN45
cpu_data_master_address_to_slave[14] => Equal0.IN44
cpu_data_master_address_to_slave[15] => Equal0.IN43
cpu_data_master_address_to_slave[16] => Equal0.IN42
cpu_data_master_address_to_slave[17] => Equal0.IN41
cpu_data_master_address_to_slave[18] => Equal0.IN40
cpu_data_master_address_to_slave[19] => Equal0.IN39
cpu_data_master_address_to_slave[20] => Equal0.IN38
cpu_data_master_address_to_slave[21] => Equal0.IN37
cpu_data_master_address_to_slave[22] => Equal0.IN36
cpu_data_master_address_to_slave[23] => Equal0.IN35
cpu_data_master_address_to_slave[24] => Equal0.IN34
cpu_data_master_address_to_slave[25] => Equal0.IN33
cpu_data_master_address_to_slave[26] => Equal0.IN32
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_sample_time_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_sample_time_s1.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_sample_time_s1.IN1
cpu_data_master_read => sample_time_s1_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_sample_time_s1.IN1
cpu_data_master_write => sample_time_s1_write_n.IN1
cpu_data_master_writedata[0] => sample_time_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => sample_time_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => sample_time_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => sample_time_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => sample_time_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => sample_time_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => sample_time_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => sample_time_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => sample_time_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => sample_time_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => sample_time_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => sample_time_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => sample_time_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => sample_time_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => sample_time_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => sample_time_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => sample_time_s1_reset_n.DATAIN
reset_n => d1_sample_time_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sample_time_s1_irq => sample_time_s1_irq_from_sa.DATAIN
sample_time_s1_readdata[0] => sample_time_s1_readdata_from_sa[0].DATAIN
sample_time_s1_readdata[1] => sample_time_s1_readdata_from_sa[1].DATAIN
sample_time_s1_readdata[2] => sample_time_s1_readdata_from_sa[2].DATAIN
sample_time_s1_readdata[3] => sample_time_s1_readdata_from_sa[3].DATAIN
sample_time_s1_readdata[4] => sample_time_s1_readdata_from_sa[4].DATAIN
sample_time_s1_readdata[5] => sample_time_s1_readdata_from_sa[5].DATAIN
sample_time_s1_readdata[6] => sample_time_s1_readdata_from_sa[6].DATAIN
sample_time_s1_readdata[7] => sample_time_s1_readdata_from_sa[7].DATAIN
sample_time_s1_readdata[8] => sample_time_s1_readdata_from_sa[8].DATAIN
sample_time_s1_readdata[9] => sample_time_s1_readdata_from_sa[9].DATAIN
sample_time_s1_readdata[10] => sample_time_s1_readdata_from_sa[10].DATAIN
sample_time_s1_readdata[11] => sample_time_s1_readdata_from_sa[11].DATAIN
sample_time_s1_readdata[12] => sample_time_s1_readdata_from_sa[12].DATAIN
sample_time_s1_readdata[13] => sample_time_s1_readdata_from_sa[13].DATAIN
sample_time_s1_readdata[14] => sample_time_s1_readdata_from_sa[14].DATAIN
sample_time_s1_readdata[15] => sample_time_s1_readdata_from_sa[15].DATAIN


|Quad|NiosII:inst|sample_time:the_sample_time
address[0] => Equal1.IN63
address[0] => Equal2.IN63
address[0] => Equal3.IN63
address[0] => Equal4.IN63
address[1] => Equal1.IN62
address[1] => Equal2.IN62
address[1] => Equal3.IN62
address[1] => Equal4.IN62
address[2] => Equal1.IN61
address[2] => Equal2.IN61
address[2] => Equal3.IN61
address[2] => Equal4.IN61
chipselect => period_h_wr_strobe.IN0
clk => control_register.CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => timeout_occurred.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => counter_is_running.CLK
clk => force_reload.CLK
clk => internal_counter[0].CLK
clk => internal_counter[1].CLK
clk => internal_counter[2].CLK
clk => internal_counter[3].CLK
clk => internal_counter[4].CLK
clk => internal_counter[5].CLK
clk => internal_counter[6].CLK
clk => internal_counter[7].CLK
clk => internal_counter[8].CLK
clk => internal_counter[9].CLK
clk => internal_counter[10].CLK
clk => internal_counter[11].CLK
clk => internal_counter[12].CLK
clk => internal_counter[13].CLK
clk => internal_counter[14].CLK
clk => internal_counter[15].CLK
clk => internal_counter[16].CLK
clk => internal_counter[17].CLK
clk => internal_counter[18].CLK
clk => internal_counter[19].CLK
reset_n => internal_counter[0].PRESET
reset_n => internal_counter[1].PRESET
reset_n => internal_counter[2].PRESET
reset_n => internal_counter[3].PRESET
reset_n => internal_counter[4].PRESET
reset_n => internal_counter[5].ACLR
reset_n => internal_counter[6].PRESET
reset_n => internal_counter[7].ACLR
reset_n => internal_counter[8].ACLR
reset_n => internal_counter[9].PRESET
reset_n => internal_counter[10].PRESET
reset_n => internal_counter[11].PRESET
reset_n => internal_counter[12].ACLR
reset_n => internal_counter[13].PRESET
reset_n => internal_counter[14].ACLR
reset_n => internal_counter[15].PRESET
reset_n => internal_counter[16].ACLR
reset_n => internal_counter[17].PRESET
reset_n => internal_counter[18].ACLR
reset_n => internal_counter[19].PRESET
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => force_reload.ACLR
reset_n => counter_is_running.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => timeout_occurred.ACLR
reset_n => control_register.ACLR
write_n => period_h_wr_strobe.IN1
writedata[0] => control_register.DATAIN
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~


|Quad|NiosII:inst|sdram_s1_arbitrator:the_sdram_s1
NiosII_clock_0_out_address_to_slave[0] => ~NO_FANOUT~
NiosII_clock_0_out_address_to_slave[1] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_address_to_slave[2] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_address_to_slave[3] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_address_to_slave[4] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_address_to_slave[5] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_address_to_slave[6] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_address_to_slave[7] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_address_to_slave[8] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_address_to_slave[9] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_address_to_slave[10] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_address_to_slave[11] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_address_to_slave[12] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_address_to_slave[13] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_address_to_slave[14] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_address_to_slave[15] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_address_to_slave[16] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_address_to_slave[17] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_address_to_slave[18] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_address_to_slave[19] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_address_to_slave[20] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_address_to_slave[21] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_address_to_slave[22] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_address_to_slave[23] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_address_to_slave[24] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_byteenable[0] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_byteenable[1] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_read => internal_NiosII_clock_0_out_requests_sdram_s1.IN0
NiosII_clock_0_out_read => internal_NiosII_clock_0_out_qualified_request_sdram_s1.IN1
NiosII_clock_0_out_read => sdram_s1_in_a_read_cycle.IN1
NiosII_clock_0_out_write => internal_NiosII_clock_0_out_requests_sdram_s1.IN1
NiosII_clock_0_out_write => sdram_s1_in_a_write_cycle.IN1
NiosII_clock_0_out_writedata[0] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_writedata[1] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_writedata[2] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_writedata[3] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_writedata[4] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_writedata[5] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_writedata[6] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_writedata[7] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_writedata[8] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_writedata[9] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_writedata[10] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_writedata[11] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_writedata[12] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_writedata[13] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_writedata[14] => A_WE_StdLogicVector.DATAB
NiosII_clock_0_out_writedata[15] => A_WE_StdLogicVector.DATAB
NiosII_clock_1_out_address_to_slave[0] => ~NO_FANOUT~
NiosII_clock_1_out_address_to_slave[1] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_address_to_slave[2] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_address_to_slave[3] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_address_to_slave[4] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_address_to_slave[5] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_address_to_slave[6] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_address_to_slave[7] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_address_to_slave[8] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_address_to_slave[9] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_address_to_slave[10] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_address_to_slave[11] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_address_to_slave[12] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_address_to_slave[13] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_address_to_slave[14] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_address_to_slave[15] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_address_to_slave[16] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_address_to_slave[17] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_address_to_slave[18] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_address_to_slave[19] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_address_to_slave[20] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_address_to_slave[21] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_address_to_slave[22] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_address_to_slave[23] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_address_to_slave[24] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_byteenable[0] => A_WE_StdLogicVector.DATAB
NiosII_clock_1_out_byteenable[1] => A_WE_StdLogicVector.DATAB
NiosII_clock_1_out_read => internal_NiosII_clock_1_out_requests_sdram_s1.IN0
NiosII_clock_1_out_read => internal_NiosII_clock_1_out_qualified_request_sdram_s1.IN1
NiosII_clock_1_out_read => sdram_s1_in_a_read_cycle.IN1
NiosII_clock_1_out_write => internal_NiosII_clock_1_out_requests_sdram_s1.IN1
NiosII_clock_1_out_write => sdram_s1_in_a_write_cycle.IN1
NiosII_clock_1_out_writedata[0] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_writedata[1] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_writedata[2] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_writedata[3] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_writedata[4] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_writedata[5] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_writedata[6] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_writedata[7] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_writedata[8] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_writedata[9] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_writedata[10] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_writedata[11] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_writedata[12] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_writedata[13] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_writedata[14] => A_WE_StdLogicVector.DATAA
NiosII_clock_1_out_writedata[15] => A_WE_StdLogicVector.DATAA
clk => rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1.clk
clk => d1_sdram_s1_end_xfer~reg0.CLK
clk => sdram_s1_reg_firsttransfer.CLK
clk => sdram_s1_arb_addend[0].CLK
clk => sdram_s1_arb_addend[1].CLK
clk => sdram_s1_saved_chosen_master_vector[0].CLK
clk => sdram_s1_saved_chosen_master_vector[1].CLK
clk => last_cycle_NiosII_clock_0_out_granted_slave_sdram_s1.CLK
clk => last_cycle_NiosII_clock_1_out_granted_slave_sdram_s1.CLK
clk => sdram_s1_slavearbiterlockenable.CLK
clk => sdram_s1_arb_share_counter.CLK
clk => d1_reasons_to_wait.CLK
clk => rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1.clk
reset_n => rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1.reset_n
reset_n => rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1.reset_n
reset_n => sdram_s1_reset_n.DATAIN
reset_n => d1_sdram_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => sdram_s1_arb_share_counter.ACLR
reset_n => sdram_s1_slavearbiterlockenable.ACLR
reset_n => last_cycle_NiosII_clock_1_out_granted_slave_sdram_s1.ACLR
reset_n => last_cycle_NiosII_clock_0_out_granted_slave_sdram_s1.ACLR
reset_n => sdram_s1_saved_chosen_master_vector[0].ACLR
reset_n => sdram_s1_saved_chosen_master_vector[1].ACLR
reset_n => sdram_s1_arb_addend[0].PRESET
reset_n => sdram_s1_arb_addend[1].ACLR
reset_n => sdram_s1_reg_firsttransfer.PRESET
sdram_s1_readdata[0] => sdram_s1_readdata_from_sa[0].DATAIN
sdram_s1_readdata[1] => sdram_s1_readdata_from_sa[1].DATAIN
sdram_s1_readdata[2] => sdram_s1_readdata_from_sa[2].DATAIN
sdram_s1_readdata[3] => sdram_s1_readdata_from_sa[3].DATAIN
sdram_s1_readdata[4] => sdram_s1_readdata_from_sa[4].DATAIN
sdram_s1_readdata[5] => sdram_s1_readdata_from_sa[5].DATAIN
sdram_s1_readdata[6] => sdram_s1_readdata_from_sa[6].DATAIN
sdram_s1_readdata[7] => sdram_s1_readdata_from_sa[7].DATAIN
sdram_s1_readdata[8] => sdram_s1_readdata_from_sa[8].DATAIN
sdram_s1_readdata[9] => sdram_s1_readdata_from_sa[9].DATAIN
sdram_s1_readdata[10] => sdram_s1_readdata_from_sa[10].DATAIN
sdram_s1_readdata[11] => sdram_s1_readdata_from_sa[11].DATAIN
sdram_s1_readdata[12] => sdram_s1_readdata_from_sa[12].DATAIN
sdram_s1_readdata[13] => sdram_s1_readdata_from_sa[13].DATAIN
sdram_s1_readdata[14] => sdram_s1_readdata_from_sa[14].DATAIN
sdram_s1_readdata[15] => sdram_s1_readdata_from_sa[15].DATAIN
sdram_s1_readdatavalid => NiosII_clock_0_out_read_data_valid_sdram_s1.IN1
sdram_s1_readdatavalid => NiosII_clock_1_out_read_data_valid_sdram_s1.IN1
sdram_s1_readdatavalid => rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1.read
sdram_s1_readdatavalid => rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1.read
sdram_s1_waitrequest => sdram_s1_waits_for_read.IN1
sdram_s1_waitrequest => sdram_s1_waits_for_write.IN1
sdram_s1_waitrequest => sdram_s1_waitrequest_from_sa.DATAIN


|Quad|NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1
clear_fifo => process_1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => process_12.IN0
clear_fifo => process_13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => A_WE_StdLogicVector.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => process_1.IN0
read => process_2.IN1
read => process_4.IN1
read => process_6.IN1
read => process_8.IN1
read => process_10.IN1
read => process_12.IN1
read => process_12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => process_0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => process_0.IN1
sync_reset => process_2.IN1
sync_reset => process_4.IN1
sync_reset => process_6.IN1
sync_reset => process_8.IN1
sync_reset => process_10.IN1
sync_reset => process_12.IN1
sync_reset => process_12.IN1
write => process_0.IN1
write => process_0.IN1
write => process_1.IN1
write => process_1.IN1
write => process_2.IN1
write => process_2.IN1
write => process_4.IN1
write => process_4.IN1
write => process_6.IN1
write => process_6.IN1
write => process_8.IN1
write => process_8.IN1
write => process_10.IN1
write => process_10.IN1
write => process_12.IN1
write => process_12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => process_15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => process_13.IN1


|Quad|NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1
clear_fifo => process_1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => process_12.IN0
clear_fifo => process_13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => A_WE_StdLogicVector.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => process_1.IN0
read => process_2.IN1
read => process_4.IN1
read => process_6.IN1
read => process_8.IN1
read => process_10.IN1
read => process_12.IN1
read => process_12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => process_0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => process_0.IN1
sync_reset => process_2.IN1
sync_reset => process_4.IN1
sync_reset => process_6.IN1
sync_reset => process_8.IN1
sync_reset => process_10.IN1
sync_reset => process_12.IN1
sync_reset => process_12.IN1
write => process_0.IN1
write => process_0.IN1
write => process_1.IN1
write => process_1.IN1
write => process_2.IN1
write => process_2.IN1
write => process_4.IN1
write => process_4.IN1
write => process_6.IN1
write => process_6.IN1
write => process_8.IN1
write => process_8.IN1
write => process_10.IN1
write => process_10.IN1
write => process_12.IN1
write => process_12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => process_15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => process_13.IN1


|Quad|NiosII:inst|sdram:the_sdram
az_addr[0] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[18]
az_addr[1] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[19]
az_addr[2] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[20]
az_addr[3] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[21]
az_addr[4] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[22]
az_addr[5] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[23]
az_addr[6] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[24]
az_addr[7] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[25]
az_addr[8] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[26]
az_addr[9] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[27]
az_addr[10] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[28]
az_addr[11] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[29]
az_addr[12] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[30]
az_addr[13] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[31]
az_addr[14] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[32]
az_addr[15] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[33]
az_addr[16] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[34]
az_addr[17] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[35]
az_addr[18] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[36]
az_addr[19] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[37]
az_addr[20] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[38]
az_addr[21] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[39]
az_addr[22] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[40]
az_addr[23] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[41]
az_be_n[0] => module_input1[16].DATAA
az_be_n[1] => module_input1[17].DATAA
az_cs => ~NO_FANOUT~
az_data[0] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[0]
az_data[1] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[1]
az_data[2] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[2]
az_data[3] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[3]
az_data[4] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[4]
az_data[5] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[5]
az_data[6] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[6]
az_data[7] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[7]
az_data[8] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[8]
az_data[9] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[9]
az_data[10] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[10]
az_data[11] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[11]
az_data[12] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[12]
az_data[13] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[13]
az_data[14] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[14]
az_data[15] => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[15]
az_rd_n => module_input.IN0
az_wr_n => module_input1[17].OUTPUTSELECT
az_wr_n => module_input1[16].OUTPUTSELECT
az_wr_n => sdram_input_efifo_module:the_sdram_input_efifo_module.wr_data[42]
az_wr_n => module_input.IN1
clk => sdram_input_efifo_module:the_sdram_input_efifo_module.clk
clk => za_valid~reg0.CLK
clk => za_data[0]~reg0.CLK
clk => za_data[1]~reg0.CLK
clk => za_data[2]~reg0.CLK
clk => za_data[3]~reg0.CLK
clk => za_data[4]~reg0.CLK
clk => za_data[5]~reg0.CLK
clk => za_data[6]~reg0.CLK
clk => za_data[7]~reg0.CLK
clk => za_data[8]~reg0.CLK
clk => za_data[9]~reg0.CLK
clk => za_data[10]~reg0.CLK
clk => za_data[11]~reg0.CLK
clk => za_data[12]~reg0.CLK
clk => za_data[13]~reg0.CLK
clk => za_data[14]~reg0.CLK
clk => za_data[15]~reg0.CLK
clk => rd_valid[0].CLK
clk => rd_valid[1].CLK
clk => rd_valid[2].CLK
clk => active_dqm[0].CLK
clk => active_dqm[1].CLK
clk => active_data[0].CLK
clk => active_data[1].CLK
clk => active_data[2].CLK
clk => active_data[3].CLK
clk => active_data[4].CLK
clk => active_data[5].CLK
clk => active_data[6].CLK
clk => active_data[7].CLK
clk => active_data[8].CLK
clk => active_data[9].CLK
clk => active_data[10].CLK
clk => active_data[11].CLK
clk => active_data[12].CLK
clk => active_data[13].CLK
clk => active_data[14].CLK
clk => active_data[15].CLK
clk => active_addr[0].CLK
clk => active_addr[1].CLK
clk => active_addr[2].CLK
clk => active_addr[3].CLK
clk => active_addr[4].CLK
clk => active_addr[5].CLK
clk => active_addr[6].CLK
clk => active_addr[7].CLK
clk => active_addr[8].CLK
clk => active_addr[9].CLK
clk => active_addr[10].CLK
clk => active_addr[11].CLK
clk => active_addr[12].CLK
clk => active_addr[13].CLK
clk => active_addr[14].CLK
clk => active_addr[15].CLK
clk => active_addr[16].CLK
clk => active_addr[17].CLK
clk => active_addr[18].CLK
clk => active_addr[19].CLK
clk => active_addr[20].CLK
clk => active_addr[21].CLK
clk => active_addr[22].CLK
clk => active_addr[23].CLK
clk => active_rnw.CLK
clk => active_cs_n.CLK
clk => oe.CLK
clk => f_pop.CLK
clk => ack_refresh_request.CLK
clk => m_count[0].CLK
clk => m_count[1].CLK
clk => m_count[2].CLK
clk => m_dqm[0].CLK
clk => m_dqm[1].CLK
clk => m_data[0].CLK
clk => m_data[1].CLK
clk => m_data[2].CLK
clk => m_data[3].CLK
clk => m_data[4].CLK
clk => m_data[5].CLK
clk => m_data[6].CLK
clk => m_data[7].CLK
clk => m_data[8].CLK
clk => m_data[9].CLK
clk => m_data[10].CLK
clk => m_data[11].CLK
clk => m_data[12].CLK
clk => m_data[13].CLK
clk => m_data[14].CLK
clk => m_data[15].CLK
clk => m_addr[0].CLK
clk => m_addr[1].CLK
clk => m_addr[2].CLK
clk => m_addr[3].CLK
clk => m_addr[4].CLK
clk => m_addr[5].CLK
clk => m_addr[6].CLK
clk => m_addr[7].CLK
clk => m_addr[8].CLK
clk => m_addr[9].CLK
clk => m_addr[10].CLK
clk => m_addr[11].CLK
clk => m_addr[12].CLK
clk => m_bank[0].CLK
clk => m_bank[1].CLK
clk => m_cmd[0].CLK
clk => m_cmd[1].CLK
clk => m_cmd[2].CLK
clk => m_cmd[3].CLK
clk => m_next[0].CLK
clk => m_next[1].CLK
clk => m_next[2].CLK
clk => m_next[3].CLK
clk => m_next[4].CLK
clk => m_next[5].CLK
clk => m_next[6].CLK
clk => m_next[7].CLK
clk => m_next[8].CLK
clk => m_state[0].CLK
clk => m_state[1].CLK
clk => m_state[2].CLK
clk => m_state[3].CLK
clk => m_state[4].CLK
clk => m_state[5].CLK
clk => m_state[6].CLK
clk => m_state[7].CLK
clk => m_state[8].CLK
clk => i_refs[0].CLK
clk => i_refs[1].CLK
clk => i_refs[2].CLK
clk => i_count[0].CLK
clk => i_count[1].CLK
clk => i_count[2].CLK
clk => i_addr[0].CLK
clk => i_addr[1].CLK
clk => i_addr[2].CLK
clk => i_addr[3].CLK
clk => i_addr[4].CLK
clk => i_addr[5].CLK
clk => i_addr[6].CLK
clk => i_addr[7].CLK
clk => i_addr[8].CLK
clk => i_addr[9].CLK
clk => i_addr[10].CLK
clk => i_addr[11].CLK
clk => i_addr[12].CLK
clk => i_cmd[0].CLK
clk => i_cmd[1].CLK
clk => i_cmd[2].CLK
clk => i_cmd[3].CLK
clk => i_next[0].CLK
clk => i_next[1].CLK
clk => i_next[2].CLK
clk => i_state[0].CLK
clk => i_state[1].CLK
clk => i_state[2].CLK
clk => init_done.CLK
clk => refresh_request.CLK
clk => refresh_counter[0].CLK
clk => refresh_counter[1].CLK
clk => refresh_counter[2].CLK
clk => refresh_counter[3].CLK
clk => refresh_counter[4].CLK
clk => refresh_counter[5].CLK
clk => refresh_counter[6].CLK
clk => refresh_counter[7].CLK
clk => refresh_counter[8].CLK
clk => refresh_counter[9].CLK
clk => refresh_counter[10].CLK
clk => refresh_counter[11].CLK
clk => refresh_counter[12].CLK
clk => refresh_counter[13].CLK
reset_n => sdram_input_efifo_module:the_sdram_input_efifo_module.reset_n
reset_n => oe.ACLR
reset_n => f_pop.ACLR
reset_n => ack_refresh_request.ACLR
reset_n => m_count[0].ACLR
reset_n => m_count[1].ACLR
reset_n => m_count[2].ACLR
reset_n => m_dqm[0].ACLR
reset_n => m_dqm[1].ACLR
reset_n => m_data[0].ACLR
reset_n => m_data[1].ACLR
reset_n => m_data[2].ACLR
reset_n => m_data[3].ACLR
reset_n => m_data[4].ACLR
reset_n => m_data[5].ACLR
reset_n => m_data[6].ACLR
reset_n => m_data[7].ACLR
reset_n => m_data[8].ACLR
reset_n => m_data[9].ACLR
reset_n => m_data[10].ACLR
reset_n => m_data[11].ACLR
reset_n => m_data[12].ACLR
reset_n => m_data[13].ACLR
reset_n => m_data[14].ACLR
reset_n => m_data[15].ACLR
reset_n => m_addr[0].ACLR
reset_n => m_addr[1].ACLR
reset_n => m_addr[2].ACLR
reset_n => m_addr[3].ACLR
reset_n => m_addr[4].ACLR
reset_n => m_addr[5].ACLR
reset_n => m_addr[6].ACLR
reset_n => m_addr[7].ACLR
reset_n => m_addr[8].ACLR
reset_n => m_addr[9].ACLR
reset_n => m_addr[10].ACLR
reset_n => m_addr[11].ACLR
reset_n => m_addr[12].ACLR
reset_n => m_bank[0].ACLR
reset_n => m_bank[1].ACLR
reset_n => m_cmd[0].PRESET
reset_n => m_cmd[1].PRESET
reset_n => m_cmd[2].PRESET
reset_n => m_cmd[3].PRESET
reset_n => m_next[0].PRESET
reset_n => m_next[1].ACLR
reset_n => m_next[2].ACLR
reset_n => m_next[3].ACLR
reset_n => m_next[4].ACLR
reset_n => m_next[5].ACLR
reset_n => m_next[6].ACLR
reset_n => m_next[7].ACLR
reset_n => m_next[8].ACLR
reset_n => m_state[0].PRESET
reset_n => m_state[1].ACLR
reset_n => m_state[2].ACLR
reset_n => m_state[3].ACLR
reset_n => m_state[4].ACLR
reset_n => m_state[5].ACLR
reset_n => m_state[6].ACLR
reset_n => m_state[7].ACLR
reset_n => m_state[8].ACLR
reset_n => za_data[0]~reg0.ACLR
reset_n => za_data[1]~reg0.ACLR
reset_n => za_data[2]~reg0.ACLR
reset_n => za_data[3]~reg0.ACLR
reset_n => za_data[4]~reg0.ACLR
reset_n => za_data[5]~reg0.ACLR
reset_n => za_data[6]~reg0.ACLR
reset_n => za_data[7]~reg0.ACLR
reset_n => za_data[8]~reg0.ACLR
reset_n => za_data[9]~reg0.ACLR
reset_n => za_data[10]~reg0.ACLR
reset_n => za_data[11]~reg0.ACLR
reset_n => za_data[12]~reg0.ACLR
reset_n => za_data[13]~reg0.ACLR
reset_n => za_data[14]~reg0.ACLR
reset_n => za_data[15]~reg0.ACLR
reset_n => za_valid~reg0.ACLR
reset_n => refresh_counter[0].ACLR
reset_n => refresh_counter[1].ACLR
reset_n => refresh_counter[2].ACLR
reset_n => refresh_counter[3].ACLR
reset_n => refresh_counter[4].PRESET
reset_n => refresh_counter[5].ACLR
reset_n => refresh_counter[6].ACLR
reset_n => refresh_counter[7].ACLR
reset_n => refresh_counter[8].PRESET
reset_n => refresh_counter[9].PRESET
reset_n => refresh_counter[10].PRESET
reset_n => refresh_counter[11].ACLR
reset_n => refresh_counter[12].ACLR
reset_n => refresh_counter[13].PRESET
reset_n => refresh_request.ACLR
reset_n => init_done.ACLR
reset_n => i_count[0].ACLR
reset_n => i_count[1].ACLR
reset_n => i_count[2].ACLR
reset_n => i_addr[0].PRESET
reset_n => i_addr[1].PRESET
reset_n => i_addr[2].PRESET
reset_n => i_addr[3].PRESET
reset_n => i_addr[4].PRESET
reset_n => i_addr[5].PRESET
reset_n => i_addr[6].PRESET
reset_n => i_addr[7].PRESET
reset_n => i_addr[8].PRESET
reset_n => i_addr[9].PRESET
reset_n => i_addr[10].PRESET
reset_n => i_addr[11].PRESET
reset_n => i_addr[12].PRESET
reset_n => i_cmd[0].PRESET
reset_n => i_cmd[1].PRESET
reset_n => i_cmd[2].PRESET
reset_n => i_cmd[3].PRESET
reset_n => i_next[0].ACLR
reset_n => i_next[1].ACLR
reset_n => i_next[2].ACLR
reset_n => i_state[0].ACLR
reset_n => i_state[1].ACLR
reset_n => i_state[2].ACLR
reset_n => rd_valid[0].ACLR
reset_n => rd_valid[1].ACLR
reset_n => rd_valid[2].ACLR
reset_n => i_refs[2].ENA
reset_n => i_refs[1].ENA
reset_n => i_refs[0].ENA
reset_n => active_cs_n.ENA
reset_n => active_rnw.ENA
reset_n => active_addr[23].ENA
reset_n => active_addr[22].ENA
reset_n => active_addr[21].ENA
reset_n => active_addr[20].ENA
reset_n => active_addr[19].ENA
reset_n => active_addr[18].ENA
reset_n => active_addr[17].ENA
reset_n => active_addr[16].ENA
reset_n => active_addr[15].ENA
reset_n => active_addr[14].ENA
reset_n => active_addr[13].ENA
reset_n => active_addr[12].ENA
reset_n => active_addr[11].ENA
reset_n => active_addr[10].ENA
reset_n => active_addr[9].ENA
reset_n => active_addr[8].ENA
reset_n => active_addr[7].ENA
reset_n => active_addr[6].ENA
reset_n => active_addr[5].ENA
reset_n => active_addr[4].ENA
reset_n => active_addr[3].ENA
reset_n => active_addr[2].ENA
reset_n => active_addr[1].ENA
reset_n => active_addr[0].ENA
reset_n => active_data[15].ENA
reset_n => active_data[14].ENA
reset_n => active_data[13].ENA
reset_n => active_data[12].ENA
reset_n => active_data[11].ENA
reset_n => active_data[10].ENA
reset_n => active_data[9].ENA
reset_n => active_data[8].ENA
reset_n => active_data[7].ENA
reset_n => active_data[6].ENA
reset_n => active_data[5].ENA
reset_n => active_data[4].ENA
reset_n => active_data[3].ENA
reset_n => active_data[2].ENA
reset_n => active_data[1].ENA
reset_n => active_data[0].ENA
reset_n => active_dqm[1].ENA
reset_n => active_dqm[0].ENA
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]


|Quad|NiosII:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entry_1[41].CLK
clk => entry_1[42].CLK
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entry_0[41].CLK
clk => entry_0[42].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN4
rd => Mux1.IN4
rd => Mux2.IN2
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN5
wr => Mux1.IN5
wr => Mux2.IN3
wr => Mux3.IN5
wr => process_2.IN1
wr_data[0] => entry_0.DATAB
wr_data[0] => entry_1.DATAA
wr_data[1] => entry_0.DATAB
wr_data[1] => entry_1.DATAA
wr_data[2] => entry_0.DATAB
wr_data[2] => entry_1.DATAA
wr_data[3] => entry_0.DATAB
wr_data[3] => entry_1.DATAA
wr_data[4] => entry_0.DATAB
wr_data[4] => entry_1.DATAA
wr_data[5] => entry_0.DATAB
wr_data[5] => entry_1.DATAA
wr_data[6] => entry_0.DATAB
wr_data[6] => entry_1.DATAA
wr_data[7] => entry_0.DATAB
wr_data[7] => entry_1.DATAA
wr_data[8] => entry_0.DATAB
wr_data[8] => entry_1.DATAA
wr_data[9] => entry_0.DATAB
wr_data[9] => entry_1.DATAA
wr_data[10] => entry_0.DATAB
wr_data[10] => entry_1.DATAA
wr_data[11] => entry_0.DATAB
wr_data[11] => entry_1.DATAA
wr_data[12] => entry_0.DATAB
wr_data[12] => entry_1.DATAA
wr_data[13] => entry_0.DATAB
wr_data[13] => entry_1.DATAA
wr_data[14] => entry_0.DATAB
wr_data[14] => entry_1.DATAA
wr_data[15] => entry_0.DATAB
wr_data[15] => entry_1.DATAA
wr_data[16] => entry_0.DATAB
wr_data[16] => entry_1.DATAA
wr_data[17] => entry_0.DATAB
wr_data[17] => entry_1.DATAA
wr_data[18] => entry_0.DATAB
wr_data[18] => entry_1.DATAA
wr_data[19] => entry_0.DATAB
wr_data[19] => entry_1.DATAA
wr_data[20] => entry_0.DATAB
wr_data[20] => entry_1.DATAA
wr_data[21] => entry_0.DATAB
wr_data[21] => entry_1.DATAA
wr_data[22] => entry_0.DATAB
wr_data[22] => entry_1.DATAA
wr_data[23] => entry_0.DATAB
wr_data[23] => entry_1.DATAA
wr_data[24] => entry_0.DATAB
wr_data[24] => entry_1.DATAA
wr_data[25] => entry_0.DATAB
wr_data[25] => entry_1.DATAA
wr_data[26] => entry_0.DATAB
wr_data[26] => entry_1.DATAA
wr_data[27] => entry_0.DATAB
wr_data[27] => entry_1.DATAA
wr_data[28] => entry_0.DATAB
wr_data[28] => entry_1.DATAA
wr_data[29] => entry_0.DATAB
wr_data[29] => entry_1.DATAA
wr_data[30] => entry_0.DATAB
wr_data[30] => entry_1.DATAA
wr_data[31] => entry_0.DATAB
wr_data[31] => entry_1.DATAA
wr_data[32] => entry_0.DATAB
wr_data[32] => entry_1.DATAA
wr_data[33] => entry_0.DATAB
wr_data[33] => entry_1.DATAA
wr_data[34] => entry_0.DATAB
wr_data[34] => entry_1.DATAA
wr_data[35] => entry_0.DATAB
wr_data[35] => entry_1.DATAA
wr_data[36] => entry_0.DATAB
wr_data[36] => entry_1.DATAA
wr_data[37] => entry_0.DATAB
wr_data[37] => entry_1.DATAA
wr_data[38] => entry_0.DATAB
wr_data[38] => entry_1.DATAA
wr_data[39] => entry_0.DATAB
wr_data[39] => entry_1.DATAA
wr_data[40] => entry_0.DATAB
wr_data[40] => entry_1.DATAA
wr_data[41] => entry_0.DATAB
wr_data[41] => entry_1.DATAA
wr_data[42] => entry_0.DATAB
wr_data[42] => entry_1.DATAA


|Quad|NiosII:inst|sysid_control_slave_arbitrator:the_sysid_control_slave
clk => d1_sysid_control_slave_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => sysid_control_slave_address.DATAIN
cpu_data_master_address_to_slave[3] => Equal0.IN53
cpu_data_master_address_to_slave[4] => Equal0.IN52
cpu_data_master_address_to_slave[5] => Equal0.IN51
cpu_data_master_address_to_slave[6] => Equal0.IN50
cpu_data_master_address_to_slave[7] => Equal0.IN49
cpu_data_master_address_to_slave[8] => Equal0.IN48
cpu_data_master_address_to_slave[9] => Equal0.IN47
cpu_data_master_address_to_slave[10] => Equal0.IN46
cpu_data_master_address_to_slave[11] => Equal0.IN45
cpu_data_master_address_to_slave[12] => Equal0.IN44
cpu_data_master_address_to_slave[13] => Equal0.IN43
cpu_data_master_address_to_slave[14] => Equal0.IN42
cpu_data_master_address_to_slave[15] => Equal0.IN41
cpu_data_master_address_to_slave[16] => Equal0.IN40
cpu_data_master_address_to_slave[17] => Equal0.IN39
cpu_data_master_address_to_slave[18] => Equal0.IN38
cpu_data_master_address_to_slave[19] => Equal0.IN37
cpu_data_master_address_to_slave[20] => Equal0.IN36
cpu_data_master_address_to_slave[21] => Equal0.IN35
cpu_data_master_address_to_slave[22] => Equal0.IN34
cpu_data_master_address_to_slave[23] => Equal0.IN33
cpu_data_master_address_to_slave[24] => Equal0.IN32
cpu_data_master_address_to_slave[25] => Equal0.IN31
cpu_data_master_address_to_slave[26] => Equal0.IN30
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_sysid_control_slave.IN0
cpu_data_master_read => internal_cpu_data_master_requests_sysid_control_slave.IN0
cpu_data_master_read => internal_cpu_data_master_requests_sysid_control_slave.IN1
cpu_data_master_read => internal_cpu_data_master_qualified_request_sysid_control_slave.IN1
cpu_data_master_read => sysid_control_slave_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_sysid_control_slave.IN1
reset_n => sysid_control_slave_reset_n.DATAIN
reset_n => d1_sysid_control_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sysid_control_slave_readdata[0] => sysid_control_slave_readdata_from_sa[0].DATAIN
sysid_control_slave_readdata[1] => sysid_control_slave_readdata_from_sa[1].DATAIN
sysid_control_slave_readdata[2] => sysid_control_slave_readdata_from_sa[2].DATAIN
sysid_control_slave_readdata[3] => sysid_control_slave_readdata_from_sa[3].DATAIN
sysid_control_slave_readdata[4] => sysid_control_slave_readdata_from_sa[4].DATAIN
sysid_control_slave_readdata[5] => sysid_control_slave_readdata_from_sa[5].DATAIN
sysid_control_slave_readdata[6] => sysid_control_slave_readdata_from_sa[6].DATAIN
sysid_control_slave_readdata[7] => sysid_control_slave_readdata_from_sa[7].DATAIN
sysid_control_slave_readdata[8] => sysid_control_slave_readdata_from_sa[8].DATAIN
sysid_control_slave_readdata[9] => sysid_control_slave_readdata_from_sa[9].DATAIN
sysid_control_slave_readdata[10] => sysid_control_slave_readdata_from_sa[10].DATAIN
sysid_control_slave_readdata[11] => sysid_control_slave_readdata_from_sa[11].DATAIN
sysid_control_slave_readdata[12] => sysid_control_slave_readdata_from_sa[12].DATAIN
sysid_control_slave_readdata[13] => sysid_control_slave_readdata_from_sa[13].DATAIN
sysid_control_slave_readdata[14] => sysid_control_slave_readdata_from_sa[14].DATAIN
sysid_control_slave_readdata[15] => sysid_control_slave_readdata_from_sa[15].DATAIN
sysid_control_slave_readdata[16] => sysid_control_slave_readdata_from_sa[16].DATAIN
sysid_control_slave_readdata[17] => sysid_control_slave_readdata_from_sa[17].DATAIN
sysid_control_slave_readdata[18] => sysid_control_slave_readdata_from_sa[18].DATAIN
sysid_control_slave_readdata[19] => sysid_control_slave_readdata_from_sa[19].DATAIN
sysid_control_slave_readdata[20] => sysid_control_slave_readdata_from_sa[20].DATAIN
sysid_control_slave_readdata[21] => sysid_control_slave_readdata_from_sa[21].DATAIN
sysid_control_slave_readdata[22] => sysid_control_slave_readdata_from_sa[22].DATAIN
sysid_control_slave_readdata[23] => sysid_control_slave_readdata_from_sa[23].DATAIN
sysid_control_slave_readdata[24] => sysid_control_slave_readdata_from_sa[24].DATAIN
sysid_control_slave_readdata[25] => sysid_control_slave_readdata_from_sa[25].DATAIN
sysid_control_slave_readdata[26] => sysid_control_slave_readdata_from_sa[26].DATAIN
sysid_control_slave_readdata[27] => sysid_control_slave_readdata_from_sa[27].DATAIN
sysid_control_slave_readdata[28] => sysid_control_slave_readdata_from_sa[28].DATAIN
sysid_control_slave_readdata[29] => sysid_control_slave_readdata_from_sa[29].DATAIN
sysid_control_slave_readdata[30] => sysid_control_slave_readdata_from_sa[30].DATAIN
sysid_control_slave_readdata[31] => sysid_control_slave_readdata_from_sa[31].DATAIN


|Quad|NiosII:inst|sysid:the_sysid
address => readdata[0].DATAIN
address => readdata[30].DATAIN
address => readdata[28].DATAIN
address => readdata[26].DATAIN
address => readdata[25].DATAIN
address => readdata[24].DATAIN
address => readdata[23].DATAIN
address => readdata[22].DATAIN
address => readdata[18].DATAIN
address => readdata[16].DATAIN
address => readdata[15].DATAIN
address => readdata[14].DATAIN
address => readdata[11].DATAIN
address => readdata[9].DATAIN
address => readdata[8].DATAIN
address => readdata[6].DATAIN
address => readdata[5].DATAIN
address => readdata[2].DATAIN
address => readdata[1].DATAIN
clock => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|Quad|NiosII:inst|timer_ONOF_s1_arbitrator:the_timer_ONOF_s1
clk => d1_timer_ONOF_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => timer_ONOF_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => timer_ONOF_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => timer_ONOF_s1_address[2].DATAIN
cpu_data_master_address_to_slave[5] => Equal0.IN53
cpu_data_master_address_to_slave[6] => Equal0.IN52
cpu_data_master_address_to_slave[7] => Equal0.IN51
cpu_data_master_address_to_slave[8] => Equal0.IN50
cpu_data_master_address_to_slave[9] => Equal0.IN49
cpu_data_master_address_to_slave[10] => Equal0.IN48
cpu_data_master_address_to_slave[11] => Equal0.IN47
cpu_data_master_address_to_slave[12] => Equal0.IN46
cpu_data_master_address_to_slave[13] => Equal0.IN45
cpu_data_master_address_to_slave[14] => Equal0.IN44
cpu_data_master_address_to_slave[15] => Equal0.IN43
cpu_data_master_address_to_slave[16] => Equal0.IN42
cpu_data_master_address_to_slave[17] => Equal0.IN41
cpu_data_master_address_to_slave[18] => Equal0.IN40
cpu_data_master_address_to_slave[19] => Equal0.IN39
cpu_data_master_address_to_slave[20] => Equal0.IN38
cpu_data_master_address_to_slave[21] => Equal0.IN37
cpu_data_master_address_to_slave[22] => Equal0.IN36
cpu_data_master_address_to_slave[23] => Equal0.IN35
cpu_data_master_address_to_slave[24] => Equal0.IN34
cpu_data_master_address_to_slave[25] => Equal0.IN33
cpu_data_master_address_to_slave[26] => Equal0.IN32
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_timer_ONOF_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_timer_ONOF_s1.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_timer_ONOF_s1.IN1
cpu_data_master_read => timer_ONOF_s1_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_timer_ONOF_s1.IN1
cpu_data_master_write => timer_ONOF_s1_write_n.IN1
cpu_data_master_writedata[0] => timer_ONOF_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => timer_ONOF_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => timer_ONOF_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => timer_ONOF_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => timer_ONOF_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => timer_ONOF_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => timer_ONOF_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => timer_ONOF_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => timer_ONOF_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => timer_ONOF_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => timer_ONOF_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => timer_ONOF_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => timer_ONOF_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => timer_ONOF_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => timer_ONOF_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => timer_ONOF_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => timer_ONOF_s1_reset_n.DATAIN
reset_n => d1_timer_ONOF_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
timer_ONOF_s1_irq => timer_ONOF_s1_irq_from_sa.DATAIN
timer_ONOF_s1_readdata[0] => timer_ONOF_s1_readdata_from_sa[0].DATAIN
timer_ONOF_s1_readdata[1] => timer_ONOF_s1_readdata_from_sa[1].DATAIN
timer_ONOF_s1_readdata[2] => timer_ONOF_s1_readdata_from_sa[2].DATAIN
timer_ONOF_s1_readdata[3] => timer_ONOF_s1_readdata_from_sa[3].DATAIN
timer_ONOF_s1_readdata[4] => timer_ONOF_s1_readdata_from_sa[4].DATAIN
timer_ONOF_s1_readdata[5] => timer_ONOF_s1_readdata_from_sa[5].DATAIN
timer_ONOF_s1_readdata[6] => timer_ONOF_s1_readdata_from_sa[6].DATAIN
timer_ONOF_s1_readdata[7] => timer_ONOF_s1_readdata_from_sa[7].DATAIN
timer_ONOF_s1_readdata[8] => timer_ONOF_s1_readdata_from_sa[8].DATAIN
timer_ONOF_s1_readdata[9] => timer_ONOF_s1_readdata_from_sa[9].DATAIN
timer_ONOF_s1_readdata[10] => timer_ONOF_s1_readdata_from_sa[10].DATAIN
timer_ONOF_s1_readdata[11] => timer_ONOF_s1_readdata_from_sa[11].DATAIN
timer_ONOF_s1_readdata[12] => timer_ONOF_s1_readdata_from_sa[12].DATAIN
timer_ONOF_s1_readdata[13] => timer_ONOF_s1_readdata_from_sa[13].DATAIN
timer_ONOF_s1_readdata[14] => timer_ONOF_s1_readdata_from_sa[14].DATAIN
timer_ONOF_s1_readdata[15] => timer_ONOF_s1_readdata_from_sa[15].DATAIN


|Quad|NiosII:inst|timer_ONOF:the_timer_ONOF
address[0] => Equal1.IN63
address[0] => Equal2.IN63
address[0] => Equal3.IN63
address[0] => Equal4.IN63
address[1] => Equal1.IN62
address[1] => Equal2.IN62
address[1] => Equal3.IN62
address[1] => Equal4.IN62
address[2] => Equal1.IN61
address[2] => Equal2.IN61
address[2] => Equal3.IN61
address[2] => Equal4.IN61
chipselect => period_h_wr_strobe.IN0
clk => control_register.CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => timeout_occurred.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => counter_is_running.CLK
clk => force_reload.CLK
clk => internal_counter[0].CLK
clk => internal_counter[1].CLK
clk => internal_counter[2].CLK
clk => internal_counter[3].CLK
clk => internal_counter[4].CLK
clk => internal_counter[5].CLK
clk => internal_counter[6].CLK
clk => internal_counter[7].CLK
clk => internal_counter[8].CLK
clk => internal_counter[9].CLK
clk => internal_counter[10].CLK
clk => internal_counter[11].CLK
clk => internal_counter[12].CLK
clk => internal_counter[13].CLK
clk => internal_counter[14].CLK
clk => internal_counter[15].CLK
clk => internal_counter[16].CLK
clk => internal_counter[17].CLK
clk => internal_counter[18].CLK
clk => internal_counter[19].CLK
clk => internal_counter[20].CLK
clk => internal_counter[21].CLK
clk => internal_counter[22].CLK
clk => internal_counter[23].CLK
reset_n => internal_counter[0].PRESET
reset_n => internal_counter[1].PRESET
reset_n => internal_counter[2].PRESET
reset_n => internal_counter[3].PRESET
reset_n => internal_counter[4].PRESET
reset_n => internal_counter[5].PRESET
reset_n => internal_counter[6].PRESET
reset_n => internal_counter[7].ACLR
reset_n => internal_counter[8].ACLR
reset_n => internal_counter[9].PRESET
reset_n => internal_counter[10].PRESET
reset_n => internal_counter[11].ACLR
reset_n => internal_counter[12].PRESET
reset_n => internal_counter[13].ACLR
reset_n => internal_counter[14].ACLR
reset_n => internal_counter[15].PRESET
reset_n => internal_counter[16].ACLR
reset_n => internal_counter[17].ACLR
reset_n => internal_counter[18].ACLR
reset_n => internal_counter[19].PRESET
reset_n => internal_counter[20].PRESET
reset_n => internal_counter[21].ACLR
reset_n => internal_counter[22].ACLR
reset_n => internal_counter[23].PRESET
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => force_reload.ACLR
reset_n => counter_is_running.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => timeout_occurred.ACLR
reset_n => control_register.ACLR
write_n => period_h_wr_strobe.IN1
writedata[0] => control_register.DATAIN
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~


|Quad|NiosII:inst|uart_gps_s1_arbitrator:the_uart_gps_s1
clk => d1_uart_gps_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => uart_gps_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => uart_gps_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => uart_gps_s1_address[2].DATAIN
cpu_data_master_address_to_slave[5] => Equal0.IN53
cpu_data_master_address_to_slave[6] => Equal0.IN52
cpu_data_master_address_to_slave[7] => Equal0.IN51
cpu_data_master_address_to_slave[8] => Equal0.IN50
cpu_data_master_address_to_slave[9] => Equal0.IN49
cpu_data_master_address_to_slave[10] => Equal0.IN48
cpu_data_master_address_to_slave[11] => Equal0.IN47
cpu_data_master_address_to_slave[12] => Equal0.IN46
cpu_data_master_address_to_slave[13] => Equal0.IN45
cpu_data_master_address_to_slave[14] => Equal0.IN44
cpu_data_master_address_to_slave[15] => Equal0.IN43
cpu_data_master_address_to_slave[16] => Equal0.IN42
cpu_data_master_address_to_slave[17] => Equal0.IN41
cpu_data_master_address_to_slave[18] => Equal0.IN40
cpu_data_master_address_to_slave[19] => Equal0.IN39
cpu_data_master_address_to_slave[20] => Equal0.IN38
cpu_data_master_address_to_slave[21] => Equal0.IN37
cpu_data_master_address_to_slave[22] => Equal0.IN36
cpu_data_master_address_to_slave[23] => Equal0.IN35
cpu_data_master_address_to_slave[24] => Equal0.IN34
cpu_data_master_address_to_slave[25] => Equal0.IN33
cpu_data_master_address_to_slave[26] => Equal0.IN32
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_uart_gps_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_uart_gps_s1.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_uart_gps_s1.IN1
cpu_data_master_read => uart_gps_s1_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_uart_gps_s1.IN1
cpu_data_master_write => uart_gps_s1_in_a_write_cycle.IN1
cpu_data_master_writedata[0] => uart_gps_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => uart_gps_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => uart_gps_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => uart_gps_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => uart_gps_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => uart_gps_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => uart_gps_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => uart_gps_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => uart_gps_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => uart_gps_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => uart_gps_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => uart_gps_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => uart_gps_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => uart_gps_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => uart_gps_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => uart_gps_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => uart_gps_s1_reset_n.DATAIN
reset_n => d1_uart_gps_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
uart_gps_s1_dataavailable => uart_gps_s1_dataavailable_from_sa.DATAIN
uart_gps_s1_irq => uart_gps_s1_irq_from_sa.DATAIN
uart_gps_s1_readdata[0] => uart_gps_s1_readdata_from_sa[0].DATAIN
uart_gps_s1_readdata[1] => uart_gps_s1_readdata_from_sa[1].DATAIN
uart_gps_s1_readdata[2] => uart_gps_s1_readdata_from_sa[2].DATAIN
uart_gps_s1_readdata[3] => uart_gps_s1_readdata_from_sa[3].DATAIN
uart_gps_s1_readdata[4] => uart_gps_s1_readdata_from_sa[4].DATAIN
uart_gps_s1_readdata[5] => uart_gps_s1_readdata_from_sa[5].DATAIN
uart_gps_s1_readdata[6] => uart_gps_s1_readdata_from_sa[6].DATAIN
uart_gps_s1_readdata[7] => uart_gps_s1_readdata_from_sa[7].DATAIN
uart_gps_s1_readdata[8] => uart_gps_s1_readdata_from_sa[8].DATAIN
uart_gps_s1_readdata[9] => uart_gps_s1_readdata_from_sa[9].DATAIN
uart_gps_s1_readdata[10] => uart_gps_s1_readdata_from_sa[10].DATAIN
uart_gps_s1_readdata[11] => uart_gps_s1_readdata_from_sa[11].DATAIN
uart_gps_s1_readdata[12] => uart_gps_s1_readdata_from_sa[12].DATAIN
uart_gps_s1_readdata[13] => uart_gps_s1_readdata_from_sa[13].DATAIN
uart_gps_s1_readdata[14] => uart_gps_s1_readdata_from_sa[14].DATAIN
uart_gps_s1_readdata[15] => uart_gps_s1_readdata_from_sa[15].DATAIN
uart_gps_s1_readyfordata => uart_gps_s1_readyfordata_from_sa.DATAIN


|Quad|NiosII:inst|uart_gps:the_uart_gps
address[0] => uart_gps_regs:the_uart_gps_regs.address[0]
address[1] => uart_gps_regs:the_uart_gps_regs.address[1]
address[2] => uart_gps_regs:the_uart_gps_regs.address[2]
begintransfer => uart_gps_tx:the_uart_gps_tx.begintransfer
begintransfer => uart_gps_rx:the_uart_gps_rx.begintransfer
chipselect => uart_gps_regs:the_uart_gps_regs.chipselect
clk => uart_gps_tx:the_uart_gps_tx.clk
clk => uart_gps_rx:the_uart_gps_rx.clk
clk => uart_gps_regs:the_uart_gps_regs.clk
read_n => uart_gps_regs:the_uart_gps_regs.read_n
reset_n => uart_gps_tx:the_uart_gps_tx.reset_n
reset_n => uart_gps_rx:the_uart_gps_rx.reset_n
reset_n => uart_gps_regs:the_uart_gps_regs.reset_n
rxd => uart_gps_rx:the_uart_gps_rx.rxd
write_n => uart_gps_regs:the_uart_gps_regs.write_n
writedata[0] => uart_gps_regs:the_uart_gps_regs.writedata[0]
writedata[1] => uart_gps_regs:the_uart_gps_regs.writedata[1]
writedata[2] => uart_gps_regs:the_uart_gps_regs.writedata[2]
writedata[3] => uart_gps_regs:the_uart_gps_regs.writedata[3]
writedata[4] => uart_gps_regs:the_uart_gps_regs.writedata[4]
writedata[5] => uart_gps_regs:the_uart_gps_regs.writedata[5]
writedata[6] => uart_gps_regs:the_uart_gps_regs.writedata[6]
writedata[7] => uart_gps_regs:the_uart_gps_regs.writedata[7]
writedata[8] => uart_gps_regs:the_uart_gps_regs.writedata[8]
writedata[9] => uart_gps_regs:the_uart_gps_regs.writedata[9]
writedata[10] => uart_gps_regs:the_uart_gps_regs.writedata[10]
writedata[11] => uart_gps_regs:the_uart_gps_regs.writedata[11]
writedata[12] => uart_gps_regs:the_uart_gps_regs.writedata[12]
writedata[13] => uart_gps_regs:the_uart_gps_regs.writedata[13]
writedata[14] => uart_gps_regs:the_uart_gps_regs.writedata[14]
writedata[15] => uart_gps_regs:the_uart_gps_regs.writedata[15]


|Quad|NiosII:inst|uart_gps:the_uart_gps|uart_gps_tx:the_uart_gps_tx
baud_divisor[0] => baud_rate_counter.DATAB
baud_divisor[1] => baud_rate_counter.DATAB
baud_divisor[2] => baud_rate_counter.DATAB
baud_divisor[3] => baud_rate_counter.DATAB
baud_divisor[4] => baud_rate_counter.DATAB
baud_divisor[5] => baud_rate_counter.DATAB
baud_divisor[6] => baud_rate_counter.DATAB
baud_divisor[7] => baud_rate_counter.DATAB
baud_divisor[8] => baud_rate_counter.DATAB
baud_divisor[9] => baud_rate_counter.DATAB
begintransfer => tx_wr_strobe_onset.IN0
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9].CLK
clk => txd~reg0.CLK
clk => pre_txd.CLK
clk => baud_clk_en.CLK
clk => baud_rate_counter[0].CLK
clk => baud_rate_counter[1].CLK
clk => baud_rate_counter[2].CLK
clk => baud_rate_counter[3].CLK
clk => baud_rate_counter[4].CLK
clk => baud_rate_counter[5].CLK
clk => baud_rate_counter[6].CLK
clk => baud_rate_counter[7].CLK
clk => baud_rate_counter[8].CLK
clk => baud_rate_counter[9].CLK
clk => tx_shift_empty~reg0.CLK
clk => tx_overrun~reg0.CLK
clk => internal_tx_ready.CLK
clk => do_load_shifter.CLK
clk_en => do_load_shifter.ENA
clk_en => internal_tx_ready.ENA
clk_en => tx_overrun~reg0.ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0].ENA
clk_en => tx_shift_empty~reg0.ENA
clk_en => baud_rate_counter[9].ENA
clk_en => baud_rate_counter[8].ENA
clk_en => baud_rate_counter[7].ENA
clk_en => baud_rate_counter[6].ENA
clk_en => baud_rate_counter[5].ENA
clk_en => baud_rate_counter[4].ENA
clk_en => baud_rate_counter[3].ENA
clk_en => baud_rate_counter[2].ENA
clk_en => baud_rate_counter[1].ENA
clk_en => baud_rate_counter[0].ENA
clk_en => baud_clk_en.ENA
clk_en => txd~reg0.ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1].ENA
do_force_break => txd.IN1
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9].ACLR
reset_n => tx_overrun~reg0.ACLR
reset_n => internal_tx_ready.PRESET
reset_n => tx_shift_empty~reg0.PRESET
reset_n => txd~reg0.PRESET
reset_n => do_load_shifter.ACLR
reset_n => baud_rate_counter[0].ACLR
reset_n => baud_rate_counter[1].ACLR
reset_n => baud_rate_counter[2].ACLR
reset_n => baud_rate_counter[3].ACLR
reset_n => baud_rate_counter[4].ACLR
reset_n => baud_rate_counter[5].ACLR
reset_n => baud_rate_counter[6].ACLR
reset_n => baud_rate_counter[7].ACLR
reset_n => baud_rate_counter[8].ACLR
reset_n => baud_rate_counter[9].ACLR
reset_n => baud_clk_en.ACLR
reset_n => pre_txd.PRESET
status_wr_strobe => tx_overrun.OUTPUTSELECT
tx_data[0] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1].DATAB
tx_data[1] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2].DATAB
tx_data[2] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3].DATAB
tx_data[3] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4].DATAB
tx_data[4] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5].DATAB
tx_data[5] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6].DATAB
tx_data[6] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7].DATAB
tx_data[7] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8].DATAB
tx_wr_strobe => tx_wr_strobe_onset.IN1


|Quad|NiosII:inst|uart_gps:the_uart_gps|uart_gps_rx:the_uart_gps_rx
baud_divisor[0] => baud_load_value[0].DATAA
baud_divisor[0] => uart_gps_rx_stimulus_source:the_uart_gps_rx_stimulus_source.baud_divisor[0]
baud_divisor[1] => baud_load_value[1].DATAA
baud_divisor[1] => uart_gps_rx_stimulus_source:the_uart_gps_rx_stimulus_source.baud_divisor[1]
baud_divisor[1] => baud_load_value[0].DATAB
baud_divisor[2] => baud_load_value[2].DATAA
baud_divisor[2] => uart_gps_rx_stimulus_source:the_uart_gps_rx_stimulus_source.baud_divisor[2]
baud_divisor[2] => baud_load_value[1].DATAB
baud_divisor[3] => baud_load_value[3].DATAA
baud_divisor[3] => uart_gps_rx_stimulus_source:the_uart_gps_rx_stimulus_source.baud_divisor[3]
baud_divisor[3] => baud_load_value[2].DATAB
baud_divisor[4] => baud_load_value[4].DATAA
baud_divisor[4] => uart_gps_rx_stimulus_source:the_uart_gps_rx_stimulus_source.baud_divisor[4]
baud_divisor[4] => baud_load_value[3].DATAB
baud_divisor[5] => baud_load_value[5].DATAA
baud_divisor[5] => uart_gps_rx_stimulus_source:the_uart_gps_rx_stimulus_source.baud_divisor[5]
baud_divisor[5] => baud_load_value[4].DATAB
baud_divisor[6] => baud_load_value[6].DATAA
baud_divisor[6] => uart_gps_rx_stimulus_source:the_uart_gps_rx_stimulus_source.baud_divisor[6]
baud_divisor[6] => baud_load_value[5].DATAB
baud_divisor[7] => baud_load_value[7].DATAA
baud_divisor[7] => uart_gps_rx_stimulus_source:the_uart_gps_rx_stimulus_source.baud_divisor[7]
baud_divisor[7] => baud_load_value[6].DATAB
baud_divisor[8] => baud_load_value[8].DATAA
baud_divisor[8] => uart_gps_rx_stimulus_source:the_uart_gps_rx_stimulus_source.baud_divisor[8]
baud_divisor[8] => baud_load_value[7].DATAB
baud_divisor[9] => baud_load_value[9].DATAA
baud_divisor[9] => uart_gps_rx_stimulus_source:the_uart_gps_rx_stimulus_source.baud_divisor[9]
baud_divisor[9] => baud_load_value[8].DATAB
begintransfer => rx_rd_strobe_onset.IN0
clk => uart_gps_rx_stimulus_source:the_uart_gps_rx_stimulus_source.clk
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9].CLK
clk => internal_rx_char_ready.CLK
clk => rx_overrun~reg0.CLK
clk => break_detect~reg0.CLK
clk => framing_error~reg0.CLK
clk => rx_data[0]~reg0.CLK
clk => rx_data[1]~reg0.CLK
clk => rx_data[2]~reg0.CLK
clk => rx_data[3]~reg0.CLK
clk => rx_data[4]~reg0.CLK
clk => rx_data[5]~reg0.CLK
clk => rx_data[6]~reg0.CLK
clk => rx_data[7]~reg0.CLK
clk => delayed_unxrx_in_processxx3.CLK
clk => do_start_rx.CLK
clk => baud_clk_en.CLK
clk => baud_rate_counter[0].CLK
clk => baud_rate_counter[1].CLK
clk => baud_rate_counter[2].CLK
clk => baud_rate_counter[3].CLK
clk => baud_rate_counter[4].CLK
clk => baud_rate_counter[5].CLK
clk => baud_rate_counter[6].CLK
clk => baud_rate_counter[7].CLK
clk => baud_rate_counter[8].CLK
clk => baud_rate_counter[9].CLK
clk => delayed_unxsync_rxdxx2.CLK
clk => delayed_unxsync_rxdxx1.CLK
clk => altera_std_synchronizer:the_altera_std_synchronizer.clk
clk_en => uart_gps_rx_stimulus_source:the_uart_gps_rx_stimulus_source.clk_en
clk_en => delayed_unxsync_rxdxx1.ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0].ENA
clk_en => delayed_unxsync_rxdxx2.ENA
clk_en => baud_rate_counter[9].ENA
clk_en => baud_rate_counter[8].ENA
clk_en => baud_rate_counter[7].ENA
clk_en => baud_rate_counter[6].ENA
clk_en => baud_rate_counter[5].ENA
clk_en => baud_rate_counter[4].ENA
clk_en => baud_rate_counter[3].ENA
clk_en => baud_rate_counter[2].ENA
clk_en => baud_rate_counter[1].ENA
clk_en => baud_rate_counter[0].ENA
clk_en => baud_clk_en.ENA
clk_en => do_start_rx.ENA
clk_en => delayed_unxrx_in_processxx3.ENA
clk_en => framing_error~reg0.ENA
clk_en => break_detect~reg0.ENA
clk_en => rx_overrun~reg0.ENA
clk_en => internal_rx_char_ready.ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1].ENA
reset_n => uart_gps_rx_stimulus_source:the_uart_gps_rx_stimulus_source.reset_n
reset_n => altera_std_synchronizer:the_altera_std_synchronizer.reset_n
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => break_detect~reg0.ACLR
reset_n => framing_error~reg0.ACLR
reset_n => internal_rx_char_ready.ACLR
reset_n => rx_overrun~reg0.ACLR
reset_n => delayed_unxsync_rxdxx1.ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9].ACLR
reset_n => delayed_unxsync_rxdxx2.ACLR
reset_n => baud_rate_counter[0].ACLR
reset_n => baud_rate_counter[1].ACLR
reset_n => baud_rate_counter[2].ACLR
reset_n => baud_rate_counter[3].ACLR
reset_n => baud_rate_counter[4].ACLR
reset_n => baud_rate_counter[5].ACLR
reset_n => baud_rate_counter[6].ACLR
reset_n => baud_rate_counter[7].ACLR
reset_n => baud_rate_counter[8].ACLR
reset_n => baud_rate_counter[9].ACLR
reset_n => baud_clk_en.ACLR
reset_n => do_start_rx.ACLR
reset_n => delayed_unxrx_in_processxx3.ACLR
rx_rd_strobe => rx_rd_strobe_onset.IN1
rxd => uart_gps_rx_stimulus_source:the_uart_gps_rx_stimulus_source.rxd
status_wr_strobe => framing_error.OUTPUTSELECT
status_wr_strobe => break_detect.OUTPUTSELECT
status_wr_strobe => rx_overrun.OUTPUTSELECT


|Quad|NiosII:inst|uart_gps:the_uart_gps|uart_gps_rx:the_uart_gps_rx|uart_gps_rx_stimulus_source:the_uart_gps_rx_stimulus_source
baud_divisor[0] => ~NO_FANOUT~
baud_divisor[1] => ~NO_FANOUT~
baud_divisor[2] => ~NO_FANOUT~
baud_divisor[3] => ~NO_FANOUT~
baud_divisor[4] => ~NO_FANOUT~
baud_divisor[5] => ~NO_FANOUT~
baud_divisor[6] => ~NO_FANOUT~
baud_divisor[7] => ~NO_FANOUT~
baud_divisor[8] => ~NO_FANOUT~
baud_divisor[9] => ~NO_FANOUT~
clk => ~NO_FANOUT~
clk_en => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
rx_char_ready => ~NO_FANOUT~
rxd => source_rxd.DATAIN


|Quad|NiosII:inst|uart_gps:the_uart_gps|uart_gps_rx:the_uart_gps_rx|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Quad|NiosII:inst|uart_gps:the_uart_gps|uart_gps_regs:the_uart_gps_regs
address[0] => Equal0.IN5
address[0] => Equal1.IN5
address[0] => Equal2.IN5
address[0] => Equal3.IN5
address[1] => Equal0.IN4
address[1] => Equal1.IN4
address[1] => Equal2.IN4
address[1] => Equal3.IN4
address[2] => Equal0.IN3
address[2] => Equal1.IN3
address[2] => Equal2.IN3
address[2] => Equal3.IN3
break_detect => status_reg[8].IN1
break_detect => qualified_irq.IN1
break_detect => selected_read_data.IN1
chipselect => rx_rd_strobe.IN0
chipselect => control_wr_strobe.IN0
clk => d1_tx_ready.CLK
clk => d1_rx_char_ready.CLK
clk => control_reg[0].CLK
clk => control_reg[1].CLK
clk => control_reg[2].CLK
clk => control_reg[3].CLK
clk => control_reg[4].CLK
clk => control_reg[5].CLK
clk => control_reg[6].CLK
clk => control_reg[7].CLK
clk => control_reg[8].CLK
clk => control_reg[9].CLK
clk => internal_tx_data[0].CLK
clk => internal_tx_data[1].CLK
clk => internal_tx_data[2].CLK
clk => internal_tx_data[3].CLK
clk => internal_tx_data[4].CLK
clk => internal_tx_data[5].CLK
clk => internal_tx_data[6].CLK
clk => internal_tx_data[7].CLK
clk => irq~reg0.CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk_en => readdata[15]~reg0.ENA
clk_en => readdata[14]~reg0.ENA
clk_en => readdata[13]~reg0.ENA
clk_en => readdata[12]~reg0.ENA
clk_en => readdata[11]~reg0.ENA
clk_en => readdata[10]~reg0.ENA
clk_en => readdata[9]~reg0.ENA
clk_en => readdata[8]~reg0.ENA
clk_en => readdata[7]~reg0.ENA
clk_en => readdata[6]~reg0.ENA
clk_en => readdata[5]~reg0.ENA
clk_en => readdata[4]~reg0.ENA
clk_en => readdata[3]~reg0.ENA
clk_en => readdata[2]~reg0.ENA
clk_en => readdata[1]~reg0.ENA
clk_en => readdata[0]~reg0.ENA
clk_en => irq~reg0.ENA
clk_en => d1_rx_char_ready.ENA
clk_en => d1_tx_ready.ENA
framing_error => any_error.IN1
framing_error => qualified_irq.IN1
framing_error => selected_read_data.IN1
parity_error => any_error.IN1
parity_error => qualified_irq.IN1
parity_error => selected_read_data.IN1
read_n => rx_rd_strobe.IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => control_reg[0].ACLR
reset_n => control_reg[1].ACLR
reset_n => control_reg[2].ACLR
reset_n => control_reg[3].ACLR
reset_n => control_reg[4].ACLR
reset_n => control_reg[5].ACLR
reset_n => control_reg[6].ACLR
reset_n => control_reg[7].ACLR
reset_n => control_reg[8].ACLR
reset_n => control_reg[9].ACLR
reset_n => d1_rx_char_ready.ACLR
reset_n => irq~reg0.ACLR
reset_n => d1_tx_ready.ACLR
reset_n => internal_tx_data[0].ACLR
reset_n => internal_tx_data[1].ACLR
reset_n => internal_tx_data[2].ACLR
reset_n => internal_tx_data[3].ACLR
reset_n => internal_tx_data[4].ACLR
reset_n => internal_tx_data[5].ACLR
reset_n => internal_tx_data[6].ACLR
reset_n => internal_tx_data[7].ACLR
rx_char_ready => qualified_irq.IN1
rx_char_ready => selected_read_data.IN1
rx_char_ready => d1_rx_char_ready.DATAIN
rx_data[0] => selected_read_data.IN1
rx_data[1] => selected_read_data.IN1
rx_data[2] => selected_read_data.IN1
rx_data[3] => selected_read_data.IN1
rx_data[4] => selected_read_data.IN1
rx_data[5] => selected_read_data.IN1
rx_data[6] => selected_read_data.IN1
rx_data[7] => selected_read_data.IN1
rx_overrun => any_error.IN0
rx_overrun => qualified_irq.IN1
rx_overrun => selected_read_data.IN1
tx_overrun => any_error.IN1
tx_overrun => qualified_irq.IN1
tx_overrun => selected_read_data.IN1
tx_ready => qualified_irq.IN1
tx_ready => selected_read_data.IN1
tx_ready => d1_tx_ready.DATAIN
tx_shift_empty => selected_read_data.IN1
tx_shift_empty => qualified_irq.IN1
write_n => control_wr_strobe.IN1
writedata[0] => internal_tx_data[0].DATAIN
writedata[0] => control_reg[0].DATAIN
writedata[1] => internal_tx_data[1].DATAIN
writedata[1] => control_reg[1].DATAIN
writedata[2] => internal_tx_data[2].DATAIN
writedata[2] => control_reg[2].DATAIN
writedata[3] => internal_tx_data[3].DATAIN
writedata[3] => control_reg[3].DATAIN
writedata[4] => internal_tx_data[4].DATAIN
writedata[4] => control_reg[4].DATAIN
writedata[5] => internal_tx_data[5].DATAIN
writedata[5] => control_reg[5].DATAIN
writedata[6] => internal_tx_data[6].DATAIN
writedata[6] => control_reg[6].DATAIN
writedata[7] => internal_tx_data[7].DATAIN
writedata[7] => control_reg[7].DATAIN
writedata[8] => control_reg[8].DATAIN
writedata[9] => control_reg[9].DATAIN
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~


|Quad|NiosII:inst|uart_xbee_s1_arbitrator:the_uart_xbee_s1
clk => d1_uart_xbee_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_data_master_address_to_slave[2] => uart_xbee_s1_address[0].DATAIN
cpu_data_master_address_to_slave[3] => uart_xbee_s1_address[1].DATAIN
cpu_data_master_address_to_slave[4] => uart_xbee_s1_address[2].DATAIN
cpu_data_master_address_to_slave[5] => Equal0.IN53
cpu_data_master_address_to_slave[6] => Equal0.IN52
cpu_data_master_address_to_slave[7] => Equal0.IN51
cpu_data_master_address_to_slave[8] => Equal0.IN50
cpu_data_master_address_to_slave[9] => Equal0.IN49
cpu_data_master_address_to_slave[10] => Equal0.IN48
cpu_data_master_address_to_slave[11] => Equal0.IN47
cpu_data_master_address_to_slave[12] => Equal0.IN46
cpu_data_master_address_to_slave[13] => Equal0.IN45
cpu_data_master_address_to_slave[14] => Equal0.IN44
cpu_data_master_address_to_slave[15] => Equal0.IN43
cpu_data_master_address_to_slave[16] => Equal0.IN42
cpu_data_master_address_to_slave[17] => Equal0.IN41
cpu_data_master_address_to_slave[18] => Equal0.IN40
cpu_data_master_address_to_slave[19] => Equal0.IN39
cpu_data_master_address_to_slave[20] => Equal0.IN38
cpu_data_master_address_to_slave[21] => Equal0.IN37
cpu_data_master_address_to_slave[22] => Equal0.IN36
cpu_data_master_address_to_slave[23] => Equal0.IN35
cpu_data_master_address_to_slave[24] => Equal0.IN34
cpu_data_master_address_to_slave[25] => Equal0.IN33
cpu_data_master_address_to_slave[26] => Equal0.IN32
cpu_data_master_latency_counter => internal_cpu_data_master_qualified_request_uart_xbee_s1.IN0
cpu_data_master_read => internal_cpu_data_master_requests_uart_xbee_s1.IN0
cpu_data_master_read => internal_cpu_data_master_qualified_request_uart_xbee_s1.IN1
cpu_data_master_read => uart_xbee_s1_in_a_read_cycle.IN1
cpu_data_master_write => internal_cpu_data_master_requests_uart_xbee_s1.IN1
cpu_data_master_write => uart_xbee_s1_in_a_write_cycle.IN1
cpu_data_master_writedata[0] => uart_xbee_s1_writedata[0].DATAIN
cpu_data_master_writedata[1] => uart_xbee_s1_writedata[1].DATAIN
cpu_data_master_writedata[2] => uart_xbee_s1_writedata[2].DATAIN
cpu_data_master_writedata[3] => uart_xbee_s1_writedata[3].DATAIN
cpu_data_master_writedata[4] => uart_xbee_s1_writedata[4].DATAIN
cpu_data_master_writedata[5] => uart_xbee_s1_writedata[5].DATAIN
cpu_data_master_writedata[6] => uart_xbee_s1_writedata[6].DATAIN
cpu_data_master_writedata[7] => uart_xbee_s1_writedata[7].DATAIN
cpu_data_master_writedata[8] => uart_xbee_s1_writedata[8].DATAIN
cpu_data_master_writedata[9] => uart_xbee_s1_writedata[9].DATAIN
cpu_data_master_writedata[10] => uart_xbee_s1_writedata[10].DATAIN
cpu_data_master_writedata[11] => uart_xbee_s1_writedata[11].DATAIN
cpu_data_master_writedata[12] => uart_xbee_s1_writedata[12].DATAIN
cpu_data_master_writedata[13] => uart_xbee_s1_writedata[13].DATAIN
cpu_data_master_writedata[14] => uart_xbee_s1_writedata[14].DATAIN
cpu_data_master_writedata[15] => uart_xbee_s1_writedata[15].DATAIN
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
reset_n => uart_xbee_s1_reset_n.DATAIN
reset_n => d1_uart_xbee_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
uart_xbee_s1_dataavailable => uart_xbee_s1_dataavailable_from_sa.DATAIN
uart_xbee_s1_irq => uart_xbee_s1_irq_from_sa.DATAIN
uart_xbee_s1_readdata[0] => uart_xbee_s1_readdata_from_sa[0].DATAIN
uart_xbee_s1_readdata[1] => uart_xbee_s1_readdata_from_sa[1].DATAIN
uart_xbee_s1_readdata[2] => uart_xbee_s1_readdata_from_sa[2].DATAIN
uart_xbee_s1_readdata[3] => uart_xbee_s1_readdata_from_sa[3].DATAIN
uart_xbee_s1_readdata[4] => uart_xbee_s1_readdata_from_sa[4].DATAIN
uart_xbee_s1_readdata[5] => uart_xbee_s1_readdata_from_sa[5].DATAIN
uart_xbee_s1_readdata[6] => uart_xbee_s1_readdata_from_sa[6].DATAIN
uart_xbee_s1_readdata[7] => uart_xbee_s1_readdata_from_sa[7].DATAIN
uart_xbee_s1_readdata[8] => uart_xbee_s1_readdata_from_sa[8].DATAIN
uart_xbee_s1_readdata[9] => uart_xbee_s1_readdata_from_sa[9].DATAIN
uart_xbee_s1_readdata[10] => uart_xbee_s1_readdata_from_sa[10].DATAIN
uart_xbee_s1_readdata[11] => uart_xbee_s1_readdata_from_sa[11].DATAIN
uart_xbee_s1_readdata[12] => uart_xbee_s1_readdata_from_sa[12].DATAIN
uart_xbee_s1_readdata[13] => uart_xbee_s1_readdata_from_sa[13].DATAIN
uart_xbee_s1_readdata[14] => uart_xbee_s1_readdata_from_sa[14].DATAIN
uart_xbee_s1_readdata[15] => uart_xbee_s1_readdata_from_sa[15].DATAIN
uart_xbee_s1_readyfordata => uart_xbee_s1_readyfordata_from_sa.DATAIN


|Quad|NiosII:inst|uart_xbee:the_uart_xbee
address[0] => uart_xbee_regs:the_uart_xbee_regs.address[0]
address[1] => uart_xbee_regs:the_uart_xbee_regs.address[1]
address[2] => uart_xbee_regs:the_uart_xbee_regs.address[2]
begintransfer => uart_xbee_tx:the_uart_xbee_tx.begintransfer
begintransfer => uart_xbee_rx:the_uart_xbee_rx.begintransfer
chipselect => uart_xbee_regs:the_uart_xbee_regs.chipselect
clk => uart_xbee_tx:the_uart_xbee_tx.clk
clk => uart_xbee_rx:the_uart_xbee_rx.clk
clk => uart_xbee_regs:the_uart_xbee_regs.clk
read_n => uart_xbee_regs:the_uart_xbee_regs.read_n
reset_n => uart_xbee_tx:the_uart_xbee_tx.reset_n
reset_n => uart_xbee_rx:the_uart_xbee_rx.reset_n
reset_n => uart_xbee_regs:the_uart_xbee_regs.reset_n
rxd => uart_xbee_rx:the_uart_xbee_rx.rxd
write_n => uart_xbee_regs:the_uart_xbee_regs.write_n
writedata[0] => uart_xbee_regs:the_uart_xbee_regs.writedata[0]
writedata[1] => uart_xbee_regs:the_uart_xbee_regs.writedata[1]
writedata[2] => uart_xbee_regs:the_uart_xbee_regs.writedata[2]
writedata[3] => uart_xbee_regs:the_uart_xbee_regs.writedata[3]
writedata[4] => uart_xbee_regs:the_uart_xbee_regs.writedata[4]
writedata[5] => uart_xbee_regs:the_uart_xbee_regs.writedata[5]
writedata[6] => uart_xbee_regs:the_uart_xbee_regs.writedata[6]
writedata[7] => uart_xbee_regs:the_uart_xbee_regs.writedata[7]
writedata[8] => uart_xbee_regs:the_uart_xbee_regs.writedata[8]
writedata[9] => uart_xbee_regs:the_uart_xbee_regs.writedata[9]
writedata[10] => uart_xbee_regs:the_uart_xbee_regs.writedata[10]
writedata[11] => uart_xbee_regs:the_uart_xbee_regs.writedata[11]
writedata[12] => uart_xbee_regs:the_uart_xbee_regs.writedata[12]
writedata[13] => uart_xbee_regs:the_uart_xbee_regs.writedata[13]
writedata[14] => uart_xbee_regs:the_uart_xbee_regs.writedata[14]
writedata[15] => uart_xbee_regs:the_uart_xbee_regs.writedata[15]


|Quad|NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_tx:the_uart_xbee_tx
baud_divisor[0] => baud_rate_counter.DATAB
baud_divisor[1] => baud_rate_counter.DATAB
baud_divisor[2] => baud_rate_counter.DATAB
baud_divisor[3] => baud_rate_counter.DATAB
baud_divisor[4] => baud_rate_counter.DATAB
baud_divisor[5] => baud_rate_counter.DATAB
baud_divisor[6] => baud_rate_counter.DATAB
baud_divisor[7] => baud_rate_counter.DATAB
baud_divisor[8] => baud_rate_counter.DATAB
baud_divisor[9] => baud_rate_counter.DATAB
begintransfer => tx_wr_strobe_onset.IN0
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9].CLK
clk => txd~reg0.CLK
clk => pre_txd.CLK
clk => baud_clk_en.CLK
clk => baud_rate_counter[0].CLK
clk => baud_rate_counter[1].CLK
clk => baud_rate_counter[2].CLK
clk => baud_rate_counter[3].CLK
clk => baud_rate_counter[4].CLK
clk => baud_rate_counter[5].CLK
clk => baud_rate_counter[6].CLK
clk => baud_rate_counter[7].CLK
clk => baud_rate_counter[8].CLK
clk => baud_rate_counter[9].CLK
clk => tx_shift_empty~reg0.CLK
clk => tx_overrun~reg0.CLK
clk => internal_tx_ready.CLK
clk => do_load_shifter.CLK
clk_en => do_load_shifter.ENA
clk_en => internal_tx_ready.ENA
clk_en => tx_overrun~reg0.ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0].ENA
clk_en => tx_shift_empty~reg0.ENA
clk_en => baud_rate_counter[9].ENA
clk_en => baud_rate_counter[8].ENA
clk_en => baud_rate_counter[7].ENA
clk_en => baud_rate_counter[6].ENA
clk_en => baud_rate_counter[5].ENA
clk_en => baud_rate_counter[4].ENA
clk_en => baud_rate_counter[3].ENA
clk_en => baud_rate_counter[2].ENA
clk_en => baud_rate_counter[1].ENA
clk_en => baud_rate_counter[0].ENA
clk_en => baud_clk_en.ENA
clk_en => txd~reg0.ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1].ENA
do_force_break => txd.IN1
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9].ACLR
reset_n => tx_overrun~reg0.ACLR
reset_n => internal_tx_ready.PRESET
reset_n => tx_shift_empty~reg0.PRESET
reset_n => txd~reg0.PRESET
reset_n => do_load_shifter.ACLR
reset_n => baud_rate_counter[0].ACLR
reset_n => baud_rate_counter[1].ACLR
reset_n => baud_rate_counter[2].ACLR
reset_n => baud_rate_counter[3].ACLR
reset_n => baud_rate_counter[4].ACLR
reset_n => baud_rate_counter[5].ACLR
reset_n => baud_rate_counter[6].ACLR
reset_n => baud_rate_counter[7].ACLR
reset_n => baud_rate_counter[8].ACLR
reset_n => baud_rate_counter[9].ACLR
reset_n => baud_clk_en.ACLR
reset_n => pre_txd.PRESET
status_wr_strobe => tx_overrun.OUTPUTSELECT
tx_data[0] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1].DATAB
tx_data[1] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2].DATAB
tx_data[2] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3].DATAB
tx_data[3] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4].DATAB
tx_data[4] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5].DATAB
tx_data[5] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6].DATAB
tx_data[6] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7].DATAB
tx_data[7] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8].DATAB
tx_wr_strobe => tx_wr_strobe_onset.IN1


|Quad|NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_rx:the_uart_xbee_rx
baud_divisor[0] => baud_load_value[0].DATAA
baud_divisor[0] => uart_xbee_rx_stimulus_source:the_uart_xbee_rx_stimulus_source.baud_divisor[0]
baud_divisor[1] => baud_load_value[1].DATAA
baud_divisor[1] => uart_xbee_rx_stimulus_source:the_uart_xbee_rx_stimulus_source.baud_divisor[1]
baud_divisor[1] => baud_load_value[0].DATAB
baud_divisor[2] => baud_load_value[2].DATAA
baud_divisor[2] => uart_xbee_rx_stimulus_source:the_uart_xbee_rx_stimulus_source.baud_divisor[2]
baud_divisor[2] => baud_load_value[1].DATAB
baud_divisor[3] => baud_load_value[3].DATAA
baud_divisor[3] => uart_xbee_rx_stimulus_source:the_uart_xbee_rx_stimulus_source.baud_divisor[3]
baud_divisor[3] => baud_load_value[2].DATAB
baud_divisor[4] => baud_load_value[4].DATAA
baud_divisor[4] => uart_xbee_rx_stimulus_source:the_uart_xbee_rx_stimulus_source.baud_divisor[4]
baud_divisor[4] => baud_load_value[3].DATAB
baud_divisor[5] => baud_load_value[5].DATAA
baud_divisor[5] => uart_xbee_rx_stimulus_source:the_uart_xbee_rx_stimulus_source.baud_divisor[5]
baud_divisor[5] => baud_load_value[4].DATAB
baud_divisor[6] => baud_load_value[6].DATAA
baud_divisor[6] => uart_xbee_rx_stimulus_source:the_uart_xbee_rx_stimulus_source.baud_divisor[6]
baud_divisor[6] => baud_load_value[5].DATAB
baud_divisor[7] => baud_load_value[7].DATAA
baud_divisor[7] => uart_xbee_rx_stimulus_source:the_uart_xbee_rx_stimulus_source.baud_divisor[7]
baud_divisor[7] => baud_load_value[6].DATAB
baud_divisor[8] => baud_load_value[8].DATAA
baud_divisor[8] => uart_xbee_rx_stimulus_source:the_uart_xbee_rx_stimulus_source.baud_divisor[8]
baud_divisor[8] => baud_load_value[7].DATAB
baud_divisor[9] => baud_load_value[9].DATAA
baud_divisor[9] => uart_xbee_rx_stimulus_source:the_uart_xbee_rx_stimulus_source.baud_divisor[9]
baud_divisor[9] => baud_load_value[8].DATAB
begintransfer => rx_rd_strobe_onset.IN0
clk => uart_xbee_rx_stimulus_source:the_uart_xbee_rx_stimulus_source.clk
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8].CLK
clk => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9].CLK
clk => internal_rx_char_ready.CLK
clk => rx_overrun~reg0.CLK
clk => break_detect~reg0.CLK
clk => framing_error~reg0.CLK
clk => rx_data[0]~reg0.CLK
clk => rx_data[1]~reg0.CLK
clk => rx_data[2]~reg0.CLK
clk => rx_data[3]~reg0.CLK
clk => rx_data[4]~reg0.CLK
clk => rx_data[5]~reg0.CLK
clk => rx_data[6]~reg0.CLK
clk => rx_data[7]~reg0.CLK
clk => delayed_unxrx_in_processxx3.CLK
clk => do_start_rx.CLK
clk => baud_clk_en.CLK
clk => baud_rate_counter[0].CLK
clk => baud_rate_counter[1].CLK
clk => baud_rate_counter[2].CLK
clk => baud_rate_counter[3].CLK
clk => baud_rate_counter[4].CLK
clk => baud_rate_counter[5].CLK
clk => baud_rate_counter[6].CLK
clk => baud_rate_counter[7].CLK
clk => baud_rate_counter[8].CLK
clk => baud_rate_counter[9].CLK
clk => delayed_unxsync_rxdxx2.CLK
clk => delayed_unxsync_rxdxx1.CLK
clk => altera_std_synchronizer:the_altera_std_synchronizer.clk
clk_en => uart_xbee_rx_stimulus_source:the_uart_xbee_rx_stimulus_source.clk_en
clk_en => delayed_unxsync_rxdxx1.ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0].ENA
clk_en => delayed_unxsync_rxdxx2.ENA
clk_en => baud_rate_counter[9].ENA
clk_en => baud_rate_counter[8].ENA
clk_en => baud_rate_counter[7].ENA
clk_en => baud_rate_counter[6].ENA
clk_en => baud_rate_counter[5].ENA
clk_en => baud_rate_counter[4].ENA
clk_en => baud_rate_counter[3].ENA
clk_en => baud_rate_counter[2].ENA
clk_en => baud_rate_counter[1].ENA
clk_en => baud_rate_counter[0].ENA
clk_en => baud_clk_en.ENA
clk_en => do_start_rx.ENA
clk_en => delayed_unxrx_in_processxx3.ENA
clk_en => framing_error~reg0.ENA
clk_en => break_detect~reg0.ENA
clk_en => rx_overrun~reg0.ENA
clk_en => internal_rx_char_ready.ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2].ENA
clk_en => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1].ENA
reset_n => uart_xbee_rx_stimulus_source:the_uart_xbee_rx_stimulus_source.reset_n
reset_n => altera_std_synchronizer:the_altera_std_synchronizer.reset_n
reset_n => rx_data[0]~reg0.ACLR
reset_n => rx_data[1]~reg0.ACLR
reset_n => rx_data[2]~reg0.ACLR
reset_n => rx_data[3]~reg0.ACLR
reset_n => rx_data[4]~reg0.ACLR
reset_n => rx_data[5]~reg0.ACLR
reset_n => rx_data[6]~reg0.ACLR
reset_n => rx_data[7]~reg0.ACLR
reset_n => break_detect~reg0.ACLR
reset_n => framing_error~reg0.ACLR
reset_n => internal_rx_char_ready.ACLR
reset_n => rx_overrun~reg0.ACLR
reset_n => delayed_unxsync_rxdxx1.ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8].ACLR
reset_n => unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9].ACLR
reset_n => delayed_unxsync_rxdxx2.ACLR
reset_n => baud_rate_counter[0].ACLR
reset_n => baud_rate_counter[1].ACLR
reset_n => baud_rate_counter[2].ACLR
reset_n => baud_rate_counter[3].ACLR
reset_n => baud_rate_counter[4].ACLR
reset_n => baud_rate_counter[5].ACLR
reset_n => baud_rate_counter[6].ACLR
reset_n => baud_rate_counter[7].ACLR
reset_n => baud_rate_counter[8].ACLR
reset_n => baud_rate_counter[9].ACLR
reset_n => baud_clk_en.ACLR
reset_n => do_start_rx.ACLR
reset_n => delayed_unxrx_in_processxx3.ACLR
rx_rd_strobe => rx_rd_strobe_onset.IN1
rxd => uart_xbee_rx_stimulus_source:the_uart_xbee_rx_stimulus_source.rxd
status_wr_strobe => framing_error.OUTPUTSELECT
status_wr_strobe => break_detect.OUTPUTSELECT
status_wr_strobe => rx_overrun.OUTPUTSELECT


|Quad|NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_rx:the_uart_xbee_rx|uart_xbee_rx_stimulus_source:the_uart_xbee_rx_stimulus_source
baud_divisor[0] => ~NO_FANOUT~
baud_divisor[1] => ~NO_FANOUT~
baud_divisor[2] => ~NO_FANOUT~
baud_divisor[3] => ~NO_FANOUT~
baud_divisor[4] => ~NO_FANOUT~
baud_divisor[5] => ~NO_FANOUT~
baud_divisor[6] => ~NO_FANOUT~
baud_divisor[7] => ~NO_FANOUT~
baud_divisor[8] => ~NO_FANOUT~
baud_divisor[9] => ~NO_FANOUT~
clk => ~NO_FANOUT~
clk_en => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
rx_char_ready => ~NO_FANOUT~
rxd => source_rxd.DATAIN


|Quad|NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_rx:the_uart_xbee_rx|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN


|Quad|NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_regs:the_uart_xbee_regs
address[0] => Equal0.IN5
address[0] => Equal1.IN5
address[0] => Equal2.IN5
address[0] => Equal3.IN5
address[1] => Equal0.IN4
address[1] => Equal1.IN4
address[1] => Equal2.IN4
address[1] => Equal3.IN4
address[2] => Equal0.IN3
address[2] => Equal1.IN3
address[2] => Equal2.IN3
address[2] => Equal3.IN3
break_detect => status_reg[8].IN1
break_detect => qualified_irq.IN1
break_detect => selected_read_data.IN1
chipselect => rx_rd_strobe.IN0
chipselect => control_wr_strobe.IN0
clk => d1_tx_ready.CLK
clk => d1_rx_char_ready.CLK
clk => control_reg[0].CLK
clk => control_reg[1].CLK
clk => control_reg[2].CLK
clk => control_reg[3].CLK
clk => control_reg[4].CLK
clk => control_reg[5].CLK
clk => control_reg[6].CLK
clk => control_reg[7].CLK
clk => control_reg[8].CLK
clk => control_reg[9].CLK
clk => internal_tx_data[0].CLK
clk => internal_tx_data[1].CLK
clk => internal_tx_data[2].CLK
clk => internal_tx_data[3].CLK
clk => internal_tx_data[4].CLK
clk => internal_tx_data[5].CLK
clk => internal_tx_data[6].CLK
clk => internal_tx_data[7].CLK
clk => irq~reg0.CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk_en => readdata[15]~reg0.ENA
clk_en => readdata[14]~reg0.ENA
clk_en => readdata[13]~reg0.ENA
clk_en => readdata[12]~reg0.ENA
clk_en => readdata[11]~reg0.ENA
clk_en => readdata[10]~reg0.ENA
clk_en => readdata[9]~reg0.ENA
clk_en => readdata[8]~reg0.ENA
clk_en => readdata[7]~reg0.ENA
clk_en => readdata[6]~reg0.ENA
clk_en => readdata[5]~reg0.ENA
clk_en => readdata[4]~reg0.ENA
clk_en => readdata[3]~reg0.ENA
clk_en => readdata[2]~reg0.ENA
clk_en => readdata[1]~reg0.ENA
clk_en => readdata[0]~reg0.ENA
clk_en => irq~reg0.ENA
clk_en => d1_rx_char_ready.ENA
clk_en => d1_tx_ready.ENA
framing_error => any_error.IN1
framing_error => qualified_irq.IN1
framing_error => selected_read_data.IN1
parity_error => any_error.IN1
parity_error => qualified_irq.IN1
parity_error => selected_read_data.IN1
read_n => rx_rd_strobe.IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => control_reg[0].ACLR
reset_n => control_reg[1].ACLR
reset_n => control_reg[2].ACLR
reset_n => control_reg[3].ACLR
reset_n => control_reg[4].ACLR
reset_n => control_reg[5].ACLR
reset_n => control_reg[6].ACLR
reset_n => control_reg[7].ACLR
reset_n => control_reg[8].ACLR
reset_n => control_reg[9].ACLR
reset_n => d1_rx_char_ready.ACLR
reset_n => irq~reg0.ACLR
reset_n => d1_tx_ready.ACLR
reset_n => internal_tx_data[0].ACLR
reset_n => internal_tx_data[1].ACLR
reset_n => internal_tx_data[2].ACLR
reset_n => internal_tx_data[3].ACLR
reset_n => internal_tx_data[4].ACLR
reset_n => internal_tx_data[5].ACLR
reset_n => internal_tx_data[6].ACLR
reset_n => internal_tx_data[7].ACLR
rx_char_ready => qualified_irq.IN1
rx_char_ready => selected_read_data.IN1
rx_char_ready => d1_rx_char_ready.DATAIN
rx_data[0] => selected_read_data.IN1
rx_data[1] => selected_read_data.IN1
rx_data[2] => selected_read_data.IN1
rx_data[3] => selected_read_data.IN1
rx_data[4] => selected_read_data.IN1
rx_data[5] => selected_read_data.IN1
rx_data[6] => selected_read_data.IN1
rx_data[7] => selected_read_data.IN1
rx_overrun => any_error.IN0
rx_overrun => qualified_irq.IN1
rx_overrun => selected_read_data.IN1
tx_overrun => any_error.IN1
tx_overrun => qualified_irq.IN1
tx_overrun => selected_read_data.IN1
tx_ready => qualified_irq.IN1
tx_ready => selected_read_data.IN1
tx_ready => d1_tx_ready.DATAIN
tx_shift_empty => selected_read_data.IN1
tx_shift_empty => qualified_irq.IN1
write_n => control_wr_strobe.IN1
writedata[0] => internal_tx_data[0].DATAIN
writedata[0] => control_reg[0].DATAIN
writedata[1] => internal_tx_data[1].DATAIN
writedata[1] => control_reg[1].DATAIN
writedata[2] => internal_tx_data[2].DATAIN
writedata[2] => control_reg[2].DATAIN
writedata[3] => internal_tx_data[3].DATAIN
writedata[3] => control_reg[3].DATAIN
writedata[4] => internal_tx_data[4].DATAIN
writedata[4] => control_reg[4].DATAIN
writedata[5] => internal_tx_data[5].DATAIN
writedata[5] => control_reg[5].DATAIN
writedata[6] => internal_tx_data[6].DATAIN
writedata[6] => control_reg[6].DATAIN
writedata[7] => internal_tx_data[7].DATAIN
writedata[7] => control_reg[7].DATAIN
writedata[8] => control_reg[8].DATAIN
writedata[9] => control_reg[9].DATAIN
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~


|Quad|NiosII:inst|NiosII_reset_sys_clk_domain_synch_module:NiosII_reset_sys_clk_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|Quad|NiosII:inst|NiosII_reset_clk_50_domain_synch_module:NiosII_reset_clk_50_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|Quad|NiosII:inst|NiosII_reset_sdram_clk_domain_synch_module:NiosII_reset_sdram_clk_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


|Quad|DecoderPwm:inst6
pwm => s_pwm.DATAIN
clk => duty[0]~reg0.CLK
clk => duty[1]~reg0.CLK
clk => duty[2]~reg0.CLK
clk => duty[3]~reg0.CLK
clk => duty[4]~reg0.CLK
clk => duty[5]~reg0.CLK
clk => duty[6]~reg0.CLK
clk => duty[7]~reg0.CLK
clk => duty[8]~reg0.CLK
clk => duty[9]~reg0.CLK
clk => duty[10]~reg0.CLK
clk => duty[11]~reg0.CLK
clk => u_duty[0].CLK
clk => u_duty[1].CLK
clk => u_duty[2].CLK
clk => u_duty[3].CLK
clk => u_duty[4].CLK
clk => u_duty[5].CLK
clk => u_duty[6].CLK
clk => u_duty[7].CLK
clk => u_duty[8].CLK
clk => u_duty[9].CLK
clk => u_duty[10].CLK
clk => u_duty[11].CLK
clk => s_pwm.CLK
clk => reg.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => tick.CLK
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => tick.ACLR
rst => reg.ACLR
rst => s_pwm.ENA


|Quad|DecoderPwm:inst7
pwm => s_pwm.DATAIN
clk => duty[0]~reg0.CLK
clk => duty[1]~reg0.CLK
clk => duty[2]~reg0.CLK
clk => duty[3]~reg0.CLK
clk => duty[4]~reg0.CLK
clk => duty[5]~reg0.CLK
clk => duty[6]~reg0.CLK
clk => duty[7]~reg0.CLK
clk => duty[8]~reg0.CLK
clk => duty[9]~reg0.CLK
clk => duty[10]~reg0.CLK
clk => duty[11]~reg0.CLK
clk => u_duty[0].CLK
clk => u_duty[1].CLK
clk => u_duty[2].CLK
clk => u_duty[3].CLK
clk => u_duty[4].CLK
clk => u_duty[5].CLK
clk => u_duty[6].CLK
clk => u_duty[7].CLK
clk => u_duty[8].CLK
clk => u_duty[9].CLK
clk => u_duty[10].CLK
clk => u_duty[11].CLK
clk => s_pwm.CLK
clk => reg.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => tick.CLK
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => tick.ACLR
rst => reg.ACLR
rst => s_pwm.ENA


|Quad|DecoderPwm:inst8
pwm => s_pwm.DATAIN
clk => duty[0]~reg0.CLK
clk => duty[1]~reg0.CLK
clk => duty[2]~reg0.CLK
clk => duty[3]~reg0.CLK
clk => duty[4]~reg0.CLK
clk => duty[5]~reg0.CLK
clk => duty[6]~reg0.CLK
clk => duty[7]~reg0.CLK
clk => duty[8]~reg0.CLK
clk => duty[9]~reg0.CLK
clk => duty[10]~reg0.CLK
clk => duty[11]~reg0.CLK
clk => u_duty[0].CLK
clk => u_duty[1].CLK
clk => u_duty[2].CLK
clk => u_duty[3].CLK
clk => u_duty[4].CLK
clk => u_duty[5].CLK
clk => u_duty[6].CLK
clk => u_duty[7].CLK
clk => u_duty[8].CLK
clk => u_duty[9].CLK
clk => u_duty[10].CLK
clk => u_duty[11].CLK
clk => s_pwm.CLK
clk => reg.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => tick.CLK
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => tick.ACLR
rst => reg.ACLR
rst => s_pwm.ENA


|Quad|DecoderPwm:inst9
pwm => s_pwm.DATAIN
clk => duty[0]~reg0.CLK
clk => duty[1]~reg0.CLK
clk => duty[2]~reg0.CLK
clk => duty[3]~reg0.CLK
clk => duty[4]~reg0.CLK
clk => duty[5]~reg0.CLK
clk => duty[6]~reg0.CLK
clk => duty[7]~reg0.CLK
clk => duty[8]~reg0.CLK
clk => duty[9]~reg0.CLK
clk => duty[10]~reg0.CLK
clk => duty[11]~reg0.CLK
clk => u_duty[0].CLK
clk => u_duty[1].CLK
clk => u_duty[2].CLK
clk => u_duty[3].CLK
clk => u_duty[4].CLK
clk => u_duty[5].CLK
clk => u_duty[6].CLK
clk => u_duty[7].CLK
clk => u_duty[8].CLK
clk => u_duty[9].CLK
clk => u_duty[10].CLK
clk => u_duty[11].CLK
clk => s_pwm.CLK
clk => reg.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => tick.CLK
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => tick.ACLR
rst => reg.ACLR
rst => s_pwm.ENA


|Quad|SENSORS:inst1
CLK_BRD => syscon:Sys.CLK_I
RST_BRD => syscon:Sys.RST_I
I2C_SCLK <> i2c_core:I2C.I2C_SCL
I2C_SDAT <> i2c_core:I2C.I2C_SDA


|Quad|SENSORS:inst1|SysCon:Sys
CLK_I => RST_O~reg0.CLK
CLK_I => RSTi.CLK
CLK_I => CLK_O.DATAIN
RST_I => RSTi.PRESET


|Quad|SENSORS:inst1|SBAController:MasterController
RST_I => step.OUTPUTSELECT
RST_I => step.OUTPUTSELECT
RST_I => step.OUTPUTSELECT
RST_I => step.OUTPUTSELECT
RST_I => step.OUTPUTSELECT
RST_I => step.OUTPUTSELECT
RST_I => step.OUTPUTSELECT
RST_I => ret.OUTPUTSELECT
RST_I => ret.OUTPUTSELECT
RST_I => ret.OUTPUTSELECT
RST_I => ret.OUTPUTSELECT
RST_I => ret.OUTPUTSELECT
RST_I => ret.OUTPUTSELECT
RST_I => ret.OUTPUTSELECT
RST_I => adr.OUTPUTSELECT
RST_I => adr.OUTPUTSELECT
RST_I => adr.OUTPUTSELECT
RST_I => adr.OUTPUTSELECT
RST_I => adr.OUTPUTSELECT
RST_I => adr.OUTPUTSELECT
RST_I => adr.OUTPUTSELECT
RST_I => adr.OUTPUTSELECT
RST_I => adr.OUTPUTSELECT
RST_I => adr.OUTPUTSELECT
RST_I => we.OUTPUTSELECT
RST_I => stb.OUTPUTSELECT
RST_I => dato.OUTPUTSELECT
RST_I => dato.OUTPUTSELECT
RST_I => dato.OUTPUTSELECT
RST_I => dato.OUTPUTSELECT
RST_I => dato.OUTPUTSELECT
RST_I => dato.OUTPUTSELECT
RST_I => dato.OUTPUTSELECT
RST_I => dato.OUTPUTSELECT
RST_I => dato.OUTPUTSELECT
RST_I => dato.OUTPUTSELECT
RST_I => dato.OUTPUTSELECT
RST_I => dato.OUTPUTSELECT
RST_I => dato.OUTPUTSELECT
RST_I => dato.OUTPUTSELECT
RST_I => dato.OUTPUTSELECT
RST_I => dato.OUTPUTSELECT
RST_I => Dlytmp.OUTPUTSELECT
RST_I => Dlytmp.OUTPUTSELECT
RST_I => Dlytmp.OUTPUTSELECT
RST_I => Dlytmp.OUTPUTSELECT
RST_I => Dlytmp.OUTPUTSELECT
RST_I => Dlytmp.OUTPUTSELECT
RST_I => Dlytmp.OUTPUTSELECT
RST_I => Dlytmp.OUTPUTSELECT
RST_I => Dlytmp.OUTPUTSELECT
RST_I => Dlytmp.OUTPUTSELECT
RST_I => Dlytmp.OUTPUTSELECT
RST_I => Dlytmp.OUTPUTSELECT
RST_I => Dlytmp.OUTPUTSELECT
RST_I => Dlytmp.OUTPUTSELECT
RST_I => Dlytmp.OUTPUTSELECT
RST_I => Dlytmp.OUTPUTSELECT
RST_I => Dlytmp.OUTPUTSELECT
RST_I => Dlytmp.OUTPUTSELECT
RST_I => Dlytmp.OUTPUTSELECT
RST_I => Dlytmp.OUTPUTSELECT
RST_I => Dlytmp.OUTPUTSELECT
RST_I => Dlytmp.OUTPUTSELECT
RST_I => Dlytmp.OUTPUTSELECT
RST_I => Dlytmp.OUTPUTSELECT
RST_I => \Main:MagneY[0].ENA
RST_I => \Main:MagneY[1].ENA
RST_I => \Main:MagneY[2].ENA
RST_I => \Main:MagneY[3].ENA
RST_I => \Main:MagneY[4].ENA
RST_I => \Main:MagneY[5].ENA
RST_I => \Main:MagneY[6].ENA
RST_I => \Main:MagneY[7].ENA
RST_I => \Main:MagneY[8].ENA
RST_I => \Main:MagneY[9].ENA
RST_I => \Main:MagneY[10].ENA
RST_I => \Main:MagneY[11].ENA
RST_I => \Main:MagneY[12].ENA
RST_I => \Main:MagneY[13].ENA
RST_I => \Main:MagneY[14].ENA
RST_I => \Main:MagneY[15].ENA
RST_I => \Main:MagneZ[0].ENA
RST_I => \Main:MagneZ[1].ENA
RST_I => \Main:MagneZ[2].ENA
RST_I => \Main:MagneZ[3].ENA
RST_I => \Main:MagneZ[4].ENA
RST_I => \Main:MagneZ[5].ENA
RST_I => \Main:MagneZ[6].ENA
RST_I => \Main:MagneZ[7].ENA
RST_I => \Main:MagneZ[8].ENA
RST_I => \Main:MagneZ[9].ENA
RST_I => \Main:MagneZ[10].ENA
RST_I => \Main:MagneZ[11].ENA
RST_I => \Main:MagneZ[12].ENA
RST_I => \Main:MagneZ[13].ENA
RST_I => \Main:MagneZ[14].ENA
RST_I => \Main:MagneZ[15].ENA
RST_I => \Main:MagneX[0].ENA
RST_I => \Main:MagneX[1].ENA
RST_I => \Main:MagneX[2].ENA
RST_I => \Main:MagneX[3].ENA
RST_I => \Main:MagneX[4].ENA
RST_I => \Main:MagneX[5].ENA
RST_I => \Main:MagneX[6].ENA
RST_I => \Main:MagneX[7].ENA
RST_I => \Main:MagneX[8].ENA
RST_I => \Main:MagneX[9].ENA
RST_I => \Main:MagneX[10].ENA
RST_I => \Main:MagneX[11].ENA
RST_I => \Main:MagneX[12].ENA
RST_I => \Main:MagneX[13].ENA
RST_I => \Main:MagneX[14].ENA
RST_I => \Main:MagneX[15].ENA
RST_I => \Main:GyrosZ[0].ENA
RST_I => \Main:GyrosZ[1].ENA
RST_I => \Main:GyrosZ[2].ENA
RST_I => \Main:GyrosZ[3].ENA
RST_I => \Main:GyrosZ[4].ENA
RST_I => \Main:GyrosZ[5].ENA
RST_I => \Main:GyrosZ[6].ENA
RST_I => \Main:GyrosZ[7].ENA
RST_I => \Main:GyrosZ[8].ENA
RST_I => \Main:GyrosZ[9].ENA
RST_I => \Main:GyrosZ[10].ENA
RST_I => \Main:GyrosZ[11].ENA
RST_I => \Main:GyrosZ[12].ENA
RST_I => \Main:GyrosZ[13].ENA
RST_I => \Main:GyrosZ[14].ENA
RST_I => \Main:GyrosZ[15].ENA
RST_I => \Main:GyrosY[0].ENA
RST_I => \Main:GyrosY[1].ENA
RST_I => \Main:GyrosY[2].ENA
RST_I => \Main:GyrosY[3].ENA
RST_I => \Main:GyrosY[4].ENA
RST_I => \Main:GyrosY[5].ENA
RST_I => \Main:GyrosY[6].ENA
RST_I => \Main:GyrosY[7].ENA
RST_I => \Main:GyrosY[8].ENA
RST_I => \Main:GyrosY[9].ENA
RST_I => \Main:GyrosY[10].ENA
RST_I => \Main:GyrosY[11].ENA
RST_I => \Main:GyrosY[12].ENA
RST_I => \Main:GyrosY[13].ENA
RST_I => \Main:GyrosY[14].ENA
RST_I => \Main:GyrosY[15].ENA
RST_I => \Main:GyrosX[0].ENA
RST_I => \Main:GyrosX[1].ENA
RST_I => \Main:GyrosX[2].ENA
RST_I => \Main:GyrosX[3].ENA
RST_I => \Main:GyrosX[4].ENA
RST_I => \Main:GyrosX[5].ENA
RST_I => \Main:GyrosX[6].ENA
RST_I => \Main:GyrosX[7].ENA
RST_I => \Main:GyrosX[8].ENA
RST_I => \Main:GyrosX[9].ENA
RST_I => \Main:GyrosX[10].ENA
RST_I => \Main:GyrosX[11].ENA
RST_I => \Main:GyrosX[12].ENA
RST_I => \Main:GyrosX[13].ENA
RST_I => \Main:GyrosX[14].ENA
RST_I => \Main:GyrosX[15].ENA
RST_I => \Main:TempGy[0].ENA
RST_I => \Main:TempGy[1].ENA
RST_I => \Main:TempGy[2].ENA
RST_I => \Main:TempGy[3].ENA
RST_I => \Main:TempGy[4].ENA
RST_I => \Main:TempGy[5].ENA
RST_I => \Main:TempGy[6].ENA
RST_I => \Main:TempGy[7].ENA
RST_I => \Main:TempGy[8].ENA
RST_I => \Main:TempGy[9].ENA
RST_I => \Main:TempGy[10].ENA
RST_I => \Main:TempGy[11].ENA
RST_I => \Main:TempGy[12].ENA
RST_I => \Main:TempGy[13].ENA
RST_I => \Main:TempGy[14].ENA
RST_I => \Main:TempGy[15].ENA
RST_I => \Main:AceleZ[0].ENA
RST_I => \Main:AceleZ[1].ENA
RST_I => \Main:AceleZ[2].ENA
RST_I => \Main:AceleZ[3].ENA
RST_I => \Main:AceleZ[4].ENA
RST_I => \Main:AceleZ[5].ENA
RST_I => \Main:AceleZ[6].ENA
RST_I => \Main:AceleZ[7].ENA
RST_I => \Main:AceleZ[8].ENA
RST_I => \Main:AceleZ[9].ENA
RST_I => \Main:AceleZ[10].ENA
RST_I => \Main:AceleZ[11].ENA
RST_I => \Main:AceleZ[12].ENA
RST_I => \Main:AceleZ[13].ENA
RST_I => \Main:AceleZ[14].ENA
RST_I => \Main:AceleZ[15].ENA
RST_I => \Main:AceleY[0].ENA
RST_I => \Main:AceleY[1].ENA
RST_I => \Main:AceleY[2].ENA
RST_I => \Main:AceleY[3].ENA
RST_I => \Main:AceleY[4].ENA
RST_I => \Main:AceleY[5].ENA
RST_I => \Main:AceleY[6].ENA
RST_I => \Main:AceleY[7].ENA
RST_I => \Main:AceleY[8].ENA
RST_I => \Main:AceleY[9].ENA
RST_I => \Main:AceleY[10].ENA
RST_I => \Main:AceleY[11].ENA
RST_I => \Main:AceleY[12].ENA
RST_I => \Main:AceleY[13].ENA
RST_I => \Main:AceleY[14].ENA
RST_I => \Main:AceleY[15].ENA
RST_I => \Main:AceleX[0].ENA
RST_I => \Main:AceleX[1].ENA
RST_I => \Main:AceleX[2].ENA
RST_I => \Main:AceleX[3].ENA
RST_I => \Main:AceleX[4].ENA
RST_I => \Main:AceleX[5].ENA
RST_I => \Main:AceleX[6].ENA
RST_I => \Main:AceleX[7].ENA
RST_I => \Main:AceleX[8].ENA
RST_I => \Main:AceleX[9].ENA
RST_I => \Main:AceleX[10].ENA
RST_I => \Main:AceleX[11].ENA
RST_I => \Main:AceleX[12].ENA
RST_I => \Main:AceleX[13].ENA
RST_I => \Main:AceleX[14].ENA
RST_I => \Main:AceleX[15].ENA
CLK_I => DAT_O[0]~reg0.CLK
CLK_I => DAT_O[1]~reg0.CLK
CLK_I => DAT_O[2]~reg0.CLK
CLK_I => DAT_O[3]~reg0.CLK
CLK_I => DAT_O[4]~reg0.CLK
CLK_I => DAT_O[5]~reg0.CLK
CLK_I => DAT_O[6]~reg0.CLK
CLK_I => DAT_O[7]~reg0.CLK
CLK_I => DAT_O[8]~reg0.CLK
CLK_I => DAT_O[9]~reg0.CLK
CLK_I => DAT_O[10]~reg0.CLK
CLK_I => DAT_O[11]~reg0.CLK
CLK_I => DAT_O[12]~reg0.CLK
CLK_I => DAT_O[13]~reg0.CLK
CLK_I => DAT_O[14]~reg0.CLK
CLK_I => DAT_O[15]~reg0.CLK
CLK_I => WE_O~reg0.CLK
CLK_I => STB_O~reg0.CLK
CLK_I => adr[0].CLK
CLK_I => adr[1].CLK
CLK_I => adr[2].CLK
CLK_I => adr[3].CLK
CLK_I => adr[4].CLK
CLK_I => adr[5].CLK
CLK_I => adr[6].CLK
CLK_I => adr[7].CLK
CLK_I => adr[8].CLK
CLK_I => adr[9].CLK
CLK_I => ret[0].CLK
CLK_I => ret[1].CLK
CLK_I => ret[2].CLK
CLK_I => ret[3].CLK
CLK_I => ret[4].CLK
CLK_I => ret[5].CLK
CLK_I => ret[6].CLK
CLK_I => step[0].CLK
CLK_I => step[1].CLK
CLK_I => step[2].CLK
CLK_I => step[3].CLK
CLK_I => step[4].CLK
CLK_I => step[5].CLK
CLK_I => step[6].CLK
CLK_I => \Main:MagneY[0].CLK
CLK_I => \Main:MagneY[1].CLK
CLK_I => \Main:MagneY[2].CLK
CLK_I => \Main:MagneY[3].CLK
CLK_I => \Main:MagneY[4].CLK
CLK_I => \Main:MagneY[5].CLK
CLK_I => \Main:MagneY[6].CLK
CLK_I => \Main:MagneY[7].CLK
CLK_I => \Main:MagneY[8].CLK
CLK_I => \Main:MagneY[9].CLK
CLK_I => \Main:MagneY[10].CLK
CLK_I => \Main:MagneY[11].CLK
CLK_I => \Main:MagneY[12].CLK
CLK_I => \Main:MagneY[13].CLK
CLK_I => \Main:MagneY[14].CLK
CLK_I => \Main:MagneY[15].CLK
CLK_I => \Main:MagneZ[0].CLK
CLK_I => \Main:MagneZ[1].CLK
CLK_I => \Main:MagneZ[2].CLK
CLK_I => \Main:MagneZ[3].CLK
CLK_I => \Main:MagneZ[4].CLK
CLK_I => \Main:MagneZ[5].CLK
CLK_I => \Main:MagneZ[6].CLK
CLK_I => \Main:MagneZ[7].CLK
CLK_I => \Main:MagneZ[8].CLK
CLK_I => \Main:MagneZ[9].CLK
CLK_I => \Main:MagneZ[10].CLK
CLK_I => \Main:MagneZ[11].CLK
CLK_I => \Main:MagneZ[12].CLK
CLK_I => \Main:MagneZ[13].CLK
CLK_I => \Main:MagneZ[14].CLK
CLK_I => \Main:MagneZ[15].CLK
CLK_I => \Main:MagneX[0].CLK
CLK_I => \Main:MagneX[1].CLK
CLK_I => \Main:MagneX[2].CLK
CLK_I => \Main:MagneX[3].CLK
CLK_I => \Main:MagneX[4].CLK
CLK_I => \Main:MagneX[5].CLK
CLK_I => \Main:MagneX[6].CLK
CLK_I => \Main:MagneX[7].CLK
CLK_I => \Main:MagneX[8].CLK
CLK_I => \Main:MagneX[9].CLK
CLK_I => \Main:MagneX[10].CLK
CLK_I => \Main:MagneX[11].CLK
CLK_I => \Main:MagneX[12].CLK
CLK_I => \Main:MagneX[13].CLK
CLK_I => \Main:MagneX[14].CLK
CLK_I => \Main:MagneX[15].CLK
CLK_I => \Main:GyrosZ[0].CLK
CLK_I => \Main:GyrosZ[1].CLK
CLK_I => \Main:GyrosZ[2].CLK
CLK_I => \Main:GyrosZ[3].CLK
CLK_I => \Main:GyrosZ[4].CLK
CLK_I => \Main:GyrosZ[5].CLK
CLK_I => \Main:GyrosZ[6].CLK
CLK_I => \Main:GyrosZ[7].CLK
CLK_I => \Main:GyrosZ[8].CLK
CLK_I => \Main:GyrosZ[9].CLK
CLK_I => \Main:GyrosZ[10].CLK
CLK_I => \Main:GyrosZ[11].CLK
CLK_I => \Main:GyrosZ[12].CLK
CLK_I => \Main:GyrosZ[13].CLK
CLK_I => \Main:GyrosZ[14].CLK
CLK_I => \Main:GyrosZ[15].CLK
CLK_I => \Main:GyrosY[0].CLK
CLK_I => \Main:GyrosY[1].CLK
CLK_I => \Main:GyrosY[2].CLK
CLK_I => \Main:GyrosY[3].CLK
CLK_I => \Main:GyrosY[4].CLK
CLK_I => \Main:GyrosY[5].CLK
CLK_I => \Main:GyrosY[6].CLK
CLK_I => \Main:GyrosY[7].CLK
CLK_I => \Main:GyrosY[8].CLK
CLK_I => \Main:GyrosY[9].CLK
CLK_I => \Main:GyrosY[10].CLK
CLK_I => \Main:GyrosY[11].CLK
CLK_I => \Main:GyrosY[12].CLK
CLK_I => \Main:GyrosY[13].CLK
CLK_I => \Main:GyrosY[14].CLK
CLK_I => \Main:GyrosY[15].CLK
CLK_I => \Main:GyrosX[0].CLK
CLK_I => \Main:GyrosX[1].CLK
CLK_I => \Main:GyrosX[2].CLK
CLK_I => \Main:GyrosX[3].CLK
CLK_I => \Main:GyrosX[4].CLK
CLK_I => \Main:GyrosX[5].CLK
CLK_I => \Main:GyrosX[6].CLK
CLK_I => \Main:GyrosX[7].CLK
CLK_I => \Main:GyrosX[8].CLK
CLK_I => \Main:GyrosX[9].CLK
CLK_I => \Main:GyrosX[10].CLK
CLK_I => \Main:GyrosX[11].CLK
CLK_I => \Main:GyrosX[12].CLK
CLK_I => \Main:GyrosX[13].CLK
CLK_I => \Main:GyrosX[14].CLK
CLK_I => \Main:GyrosX[15].CLK
CLK_I => \Main:TempGy[0].CLK
CLK_I => \Main:TempGy[1].CLK
CLK_I => \Main:TempGy[2].CLK
CLK_I => \Main:TempGy[3].CLK
CLK_I => \Main:TempGy[4].CLK
CLK_I => \Main:TempGy[5].CLK
CLK_I => \Main:TempGy[6].CLK
CLK_I => \Main:TempGy[7].CLK
CLK_I => \Main:TempGy[8].CLK
CLK_I => \Main:TempGy[9].CLK
CLK_I => \Main:TempGy[10].CLK
CLK_I => \Main:TempGy[11].CLK
CLK_I => \Main:TempGy[12].CLK
CLK_I => \Main:TempGy[13].CLK
CLK_I => \Main:TempGy[14].CLK
CLK_I => \Main:TempGy[15].CLK
CLK_I => \Main:AceleZ[0].CLK
CLK_I => \Main:AceleZ[1].CLK
CLK_I => \Main:AceleZ[2].CLK
CLK_I => \Main:AceleZ[3].CLK
CLK_I => \Main:AceleZ[4].CLK
CLK_I => \Main:AceleZ[5].CLK
CLK_I => \Main:AceleZ[6].CLK
CLK_I => \Main:AceleZ[7].CLK
CLK_I => \Main:AceleZ[8].CLK
CLK_I => \Main:AceleZ[9].CLK
CLK_I => \Main:AceleZ[10].CLK
CLK_I => \Main:AceleZ[11].CLK
CLK_I => \Main:AceleZ[12].CLK
CLK_I => \Main:AceleZ[13].CLK
CLK_I => \Main:AceleZ[14].CLK
CLK_I => \Main:AceleZ[15].CLK
CLK_I => \Main:AceleY[0].CLK
CLK_I => \Main:AceleY[1].CLK
CLK_I => \Main:AceleY[2].CLK
CLK_I => \Main:AceleY[3].CLK
CLK_I => \Main:AceleY[4].CLK
CLK_I => \Main:AceleY[5].CLK
CLK_I => \Main:AceleY[6].CLK
CLK_I => \Main:AceleY[7].CLK
CLK_I => \Main:AceleY[8].CLK
CLK_I => \Main:AceleY[9].CLK
CLK_I => \Main:AceleY[10].CLK
CLK_I => \Main:AceleY[11].CLK
CLK_I => \Main:AceleY[12].CLK
CLK_I => \Main:AceleY[13].CLK
CLK_I => \Main:AceleY[14].CLK
CLK_I => \Main:AceleY[15].CLK
CLK_I => \Main:AceleX[0].CLK
CLK_I => \Main:AceleX[1].CLK
CLK_I => \Main:AceleX[2].CLK
CLK_I => \Main:AceleX[3].CLK
CLK_I => \Main:AceleX[4].CLK
CLK_I => \Main:AceleX[5].CLK
CLK_I => \Main:AceleX[6].CLK
CLK_I => \Main:AceleX[7].CLK
CLK_I => \Main:AceleX[8].CLK
CLK_I => \Main:AceleX[9].CLK
CLK_I => \Main:AceleX[10].CLK
CLK_I => \Main:AceleX[11].CLK
CLK_I => \Main:AceleX[12].CLK
CLK_I => \Main:AceleX[13].CLK
CLK_I => \Main:AceleX[14].CLK
CLK_I => \Main:AceleX[15].CLK
CLK_I => \Main:Dlytmp[0].CLK
CLK_I => \Main:Dlytmp[1].CLK
CLK_I => \Main:Dlytmp[2].CLK
CLK_I => \Main:Dlytmp[3].CLK
CLK_I => \Main:Dlytmp[4].CLK
CLK_I => \Main:Dlytmp[5].CLK
CLK_I => \Main:Dlytmp[6].CLK
CLK_I => \Main:Dlytmp[7].CLK
CLK_I => \Main:Dlytmp[8].CLK
CLK_I => \Main:Dlytmp[9].CLK
CLK_I => \Main:Dlytmp[10].CLK
CLK_I => \Main:Dlytmp[11].CLK
CLK_I => \Main:Dlytmp[12].CLK
CLK_I => \Main:Dlytmp[13].CLK
CLK_I => \Main:Dlytmp[14].CLK
CLK_I => \Main:Dlytmp[15].CLK
CLK_I => \Main:Dlytmp[16].CLK
CLK_I => \Main:Dlytmp[17].CLK
CLK_I => \Main:Dlytmp[18].CLK
CLK_I => \Main:Dlytmp[19].CLK
CLK_I => \Main:Dlytmp[20].CLK
CLK_I => \Main:Dlytmp[21].CLK
CLK_I => \Main:Dlytmp[22].CLK
CLK_I => \Main:Dlytmp[23].CLK
CLK_I => \Main:dato[0].CLK
CLK_I => \Main:dato[1].CLK
CLK_I => \Main:dato[2].CLK
CLK_I => \Main:dato[3].CLK
CLK_I => \Main:dato[4].CLK
CLK_I => \Main:dato[5].CLK
CLK_I => \Main:dato[6].CLK
CLK_I => \Main:dato[7].CLK
CLK_I => \Main:dato[8].CLK
CLK_I => \Main:dato[9].CLK
CLK_I => \Main:dato[10].CLK
CLK_I => \Main:dato[11].CLK
CLK_I => \Main:dato[12].CLK
CLK_I => \Main:dato[13].CLK
CLK_I => \Main:dato[14].CLK
CLK_I => \Main:dato[15].CLK
CLK_I => \Main:stb.CLK
CLK_I => \Main:we.CLK
DAT_I[0] => Mux67.IN0
DAT_I[0] => Mux75.IN0
DAT_I[0] => Mux83.IN0
DAT_I[0] => Mux91.IN0
DAT_I[0] => Mux99.IN0
DAT_I[0] => Mux107.IN0
DAT_I[0] => Mux115.IN0
DAT_I[0] => Mux123.IN0
DAT_I[0] => Mux131.IN0
DAT_I[0] => Mux139.IN0
DAT_I[0] => Mux147.IN0
DAT_I[0] => Mux155.IN0
DAT_I[0] => Mux163.IN0
DAT_I[0] => Mux171.IN0
DAT_I[0] => Mux179.IN0
DAT_I[0] => Mux187.IN0
DAT_I[0] => Mux195.IN0
DAT_I[0] => Mux203.IN0
DAT_I[0] => Mux211.IN0
DAT_I[0] => Mux219.IN0
DAT_I[1] => Mux66.IN0
DAT_I[1] => Mux74.IN0
DAT_I[1] => Mux82.IN0
DAT_I[1] => Mux90.IN0
DAT_I[1] => Mux98.IN0
DAT_I[1] => Mux106.IN0
DAT_I[1] => Mux114.IN0
DAT_I[1] => Mux122.IN0
DAT_I[1] => Mux130.IN0
DAT_I[1] => Mux138.IN0
DAT_I[1] => Mux146.IN0
DAT_I[1] => Mux154.IN0
DAT_I[1] => Mux162.IN0
DAT_I[1] => Mux170.IN0
DAT_I[1] => Mux178.IN0
DAT_I[1] => Mux186.IN0
DAT_I[1] => Mux194.IN0
DAT_I[1] => Mux202.IN0
DAT_I[1] => Mux210.IN0
DAT_I[1] => Mux218.IN0
DAT_I[2] => Mux65.IN0
DAT_I[2] => Mux73.IN0
DAT_I[2] => Mux81.IN0
DAT_I[2] => Mux89.IN0
DAT_I[2] => Mux97.IN0
DAT_I[2] => Mux105.IN0
DAT_I[2] => Mux113.IN0
DAT_I[2] => Mux121.IN0
DAT_I[2] => Mux129.IN0
DAT_I[2] => Mux137.IN0
DAT_I[2] => Mux145.IN0
DAT_I[2] => Mux153.IN0
DAT_I[2] => Mux161.IN0
DAT_I[2] => Mux169.IN0
DAT_I[2] => Mux177.IN0
DAT_I[2] => Mux185.IN0
DAT_I[2] => Mux193.IN0
DAT_I[2] => Mux201.IN0
DAT_I[2] => Mux209.IN0
DAT_I[2] => Mux217.IN0
DAT_I[3] => Mux64.IN0
DAT_I[3] => Mux72.IN0
DAT_I[3] => Mux80.IN0
DAT_I[3] => Mux88.IN0
DAT_I[3] => Mux96.IN0
DAT_I[3] => Mux104.IN0
DAT_I[3] => Mux112.IN0
DAT_I[3] => Mux120.IN0
DAT_I[3] => Mux128.IN0
DAT_I[3] => Mux136.IN0
DAT_I[3] => Mux144.IN0
DAT_I[3] => Mux152.IN0
DAT_I[3] => Mux160.IN0
DAT_I[3] => Mux168.IN0
DAT_I[3] => Mux176.IN0
DAT_I[3] => Mux184.IN0
DAT_I[3] => Mux192.IN0
DAT_I[3] => Mux200.IN0
DAT_I[3] => Mux208.IN0
DAT_I[3] => Mux216.IN0
DAT_I[4] => Mux63.IN0
DAT_I[4] => Mux71.IN0
DAT_I[4] => Mux79.IN0
DAT_I[4] => Mux87.IN0
DAT_I[4] => Mux95.IN0
DAT_I[4] => Mux103.IN0
DAT_I[4] => Mux111.IN0
DAT_I[4] => Mux119.IN0
DAT_I[4] => Mux127.IN0
DAT_I[4] => Mux135.IN0
DAT_I[4] => Mux143.IN0
DAT_I[4] => Mux151.IN0
DAT_I[4] => Mux159.IN0
DAT_I[4] => Mux167.IN0
DAT_I[4] => Mux175.IN0
DAT_I[4] => Mux183.IN0
DAT_I[4] => Mux191.IN0
DAT_I[4] => Mux199.IN0
DAT_I[4] => Mux207.IN0
DAT_I[4] => Mux215.IN0
DAT_I[5] => Mux62.IN0
DAT_I[5] => Mux70.IN0
DAT_I[5] => Mux78.IN0
DAT_I[5] => Mux86.IN0
DAT_I[5] => Mux94.IN0
DAT_I[5] => Mux102.IN0
DAT_I[5] => Mux110.IN0
DAT_I[5] => Mux118.IN0
DAT_I[5] => Mux126.IN0
DAT_I[5] => Mux134.IN0
DAT_I[5] => Mux142.IN0
DAT_I[5] => Mux150.IN0
DAT_I[5] => Mux158.IN0
DAT_I[5] => Mux166.IN0
DAT_I[5] => Mux174.IN0
DAT_I[5] => Mux182.IN0
DAT_I[5] => Mux190.IN0
DAT_I[5] => Mux198.IN0
DAT_I[5] => Mux206.IN0
DAT_I[5] => Mux214.IN0
DAT_I[6] => Mux61.IN0
DAT_I[6] => Mux69.IN0
DAT_I[6] => Mux77.IN0
DAT_I[6] => Mux85.IN0
DAT_I[6] => Mux93.IN0
DAT_I[6] => Mux101.IN0
DAT_I[6] => Mux109.IN0
DAT_I[6] => Mux117.IN0
DAT_I[6] => Mux125.IN0
DAT_I[6] => Mux133.IN0
DAT_I[6] => Mux141.IN0
DAT_I[6] => Mux149.IN0
DAT_I[6] => Mux157.IN0
DAT_I[6] => Mux165.IN0
DAT_I[6] => Mux173.IN0
DAT_I[6] => Mux181.IN0
DAT_I[6] => Mux189.IN0
DAT_I[6] => Mux197.IN0
DAT_I[6] => Mux205.IN0
DAT_I[6] => Mux213.IN0
DAT_I[7] => Mux60.IN0
DAT_I[7] => Mux68.IN0
DAT_I[7] => Mux76.IN0
DAT_I[7] => Mux84.IN0
DAT_I[7] => Mux92.IN0
DAT_I[7] => Mux100.IN0
DAT_I[7] => Mux108.IN0
DAT_I[7] => Mux116.IN0
DAT_I[7] => Mux124.IN0
DAT_I[7] => Mux132.IN0
DAT_I[7] => Mux140.IN0
DAT_I[7] => Mux148.IN0
DAT_I[7] => Mux156.IN0
DAT_I[7] => Mux164.IN0
DAT_I[7] => Mux172.IN0
DAT_I[7] => Mux180.IN0
DAT_I[7] => Mux188.IN0
DAT_I[7] => Mux196.IN0
DAT_I[7] => Mux204.IN0
DAT_I[7] => Mux212.IN0
DAT_I[8] => ~NO_FANOUT~
DAT_I[9] => ~NO_FANOUT~
DAT_I[10] => ~NO_FANOUT~
DAT_I[11] => ~NO_FANOUT~
DAT_I[12] => ~NO_FANOUT~
DAT_I[13] => ~NO_FANOUT~
DAT_I[14] => Main.IN0
DAT_I[15] => Main.IN1
ACK_I => Main.IN1
INT_I => ~NO_FANOUT~


|Quad|SENSORS:inst1|AddrSpace:Addr_Space
STB_I => STB_O.OUTPUTSELECT
STB_I => STB_O.OUTPUTSELECT
STB_I => STB_O.OUTPUTSELECT
STB_I => STB_O.OUTPUTSELECT
STB_I => STB_O.OUTPUTSELECT
STB_I => STB_O.OUTPUTSELECT
STB_I => STB_O.OUTPUTSELECT
STB_I => STB_O.OUTPUTSELECT
STB_I => STB_O.OUTPUTSELECT
STB_I => STB_O.OUTPUTSELECT
STB_I => STB_O.OUTPUTSELECT
ADR_I[0] => Equal0.IN19
ADR_I[0] => Equal1.IN19
ADR_I[0] => Equal2.IN19
ADR_I[0] => Equal3.IN19
ADR_I[0] => Equal4.IN19
ADR_I[0] => Equal5.IN19
ADR_I[0] => Equal6.IN19
ADR_I[0] => Equal7.IN19
ADR_I[0] => Equal8.IN19
ADR_I[0] => Equal9.IN19
ADR_I[0] => LessThan0.IN20
ADR_I[0] => LessThan1.IN20
ADR_I[1] => Equal0.IN18
ADR_I[1] => Equal1.IN18
ADR_I[1] => Equal2.IN18
ADR_I[1] => Equal3.IN18
ADR_I[1] => Equal4.IN18
ADR_I[1] => Equal5.IN18
ADR_I[1] => Equal6.IN18
ADR_I[1] => Equal7.IN18
ADR_I[1] => Equal8.IN18
ADR_I[1] => Equal9.IN18
ADR_I[1] => LessThan0.IN19
ADR_I[1] => LessThan1.IN19
ADR_I[2] => Equal0.IN17
ADR_I[2] => Equal1.IN17
ADR_I[2] => Equal2.IN17
ADR_I[2] => Equal3.IN17
ADR_I[2] => Equal4.IN17
ADR_I[2] => Equal5.IN17
ADR_I[2] => Equal6.IN17
ADR_I[2] => Equal7.IN17
ADR_I[2] => Equal8.IN17
ADR_I[2] => Equal9.IN17
ADR_I[2] => LessThan0.IN18
ADR_I[2] => LessThan1.IN18
ADR_I[3] => Equal0.IN16
ADR_I[3] => Equal1.IN16
ADR_I[3] => Equal2.IN16
ADR_I[3] => Equal3.IN16
ADR_I[3] => Equal4.IN16
ADR_I[3] => Equal5.IN16
ADR_I[3] => Equal6.IN16
ADR_I[3] => Equal7.IN16
ADR_I[3] => Equal8.IN16
ADR_I[3] => Equal9.IN16
ADR_I[3] => LessThan0.IN17
ADR_I[3] => LessThan1.IN17
ADR_I[4] => Equal0.IN15
ADR_I[4] => Equal1.IN15
ADR_I[4] => Equal2.IN15
ADR_I[4] => Equal3.IN15
ADR_I[4] => Equal4.IN15
ADR_I[4] => Equal5.IN15
ADR_I[4] => Equal6.IN15
ADR_I[4] => Equal7.IN15
ADR_I[4] => Equal8.IN15
ADR_I[4] => Equal9.IN15
ADR_I[4] => LessThan0.IN16
ADR_I[4] => LessThan1.IN16
ADR_I[5] => Equal0.IN14
ADR_I[5] => Equal1.IN14
ADR_I[5] => Equal2.IN14
ADR_I[5] => Equal3.IN14
ADR_I[5] => Equal4.IN14
ADR_I[5] => Equal5.IN14
ADR_I[5] => Equal6.IN14
ADR_I[5] => Equal7.IN14
ADR_I[5] => Equal8.IN14
ADR_I[5] => Equal9.IN14
ADR_I[5] => LessThan0.IN15
ADR_I[5] => LessThan1.IN15
ADR_I[6] => Equal0.IN13
ADR_I[6] => Equal1.IN13
ADR_I[6] => Equal2.IN13
ADR_I[6] => Equal3.IN13
ADR_I[6] => Equal4.IN13
ADR_I[6] => Equal5.IN13
ADR_I[6] => Equal6.IN13
ADR_I[6] => Equal7.IN13
ADR_I[6] => Equal8.IN13
ADR_I[6] => Equal9.IN13
ADR_I[6] => LessThan0.IN14
ADR_I[6] => LessThan1.IN14
ADR_I[7] => Equal0.IN12
ADR_I[7] => Equal1.IN12
ADR_I[7] => Equal2.IN12
ADR_I[7] => Equal3.IN12
ADR_I[7] => Equal4.IN12
ADR_I[7] => Equal5.IN12
ADR_I[7] => Equal6.IN12
ADR_I[7] => Equal7.IN12
ADR_I[7] => Equal8.IN12
ADR_I[7] => Equal9.IN12
ADR_I[7] => LessThan0.IN13
ADR_I[7] => LessThan1.IN13
ADR_I[8] => Equal0.IN11
ADR_I[8] => Equal1.IN11
ADR_I[8] => Equal2.IN11
ADR_I[8] => Equal3.IN11
ADR_I[8] => Equal4.IN11
ADR_I[8] => Equal5.IN11
ADR_I[8] => Equal6.IN11
ADR_I[8] => Equal7.IN11
ADR_I[8] => Equal8.IN11
ADR_I[8] => Equal9.IN11
ADR_I[8] => LessThan0.IN12
ADR_I[8] => LessThan1.IN12
ADR_I[9] => Equal0.IN10
ADR_I[9] => Equal1.IN10
ADR_I[9] => Equal2.IN10
ADR_I[9] => Equal3.IN10
ADR_I[9] => Equal4.IN10
ADR_I[9] => Equal5.IN10
ADR_I[9] => Equal6.IN10
ADR_I[9] => Equal7.IN10
ADR_I[9] => Equal8.IN10
ADR_I[9] => Equal9.IN10
ADR_I[9] => LessThan0.IN11
ADR_I[9] => LessThan1.IN11


|Quad|SENSORS:inst1|GPIO_Adapter:GPIO_AceleX
CLK_I => P_O[0]~reg0.CLK
CLK_I => P_O[1]~reg0.CLK
CLK_I => P_O[2]~reg0.CLK
CLK_I => P_O[3]~reg0.CLK
CLK_I => P_O[4]~reg0.CLK
CLK_I => P_O[5]~reg0.CLK
CLK_I => P_O[6]~reg0.CLK
CLK_I => P_O[7]~reg0.CLK
CLK_I => P_O[8]~reg0.CLK
CLK_I => P_O[9]~reg0.CLK
CLK_I => P_O[10]~reg0.CLK
CLK_I => P_O[11]~reg0.CLK
CLK_I => P_O[12]~reg0.CLK
CLK_I => P_O[13]~reg0.CLK
CLK_I => P_O[14]~reg0.CLK
CLK_I => P_O[15]~reg0.CLK
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
WE_I => process_0.IN0
STB_I => process_0.IN1
DAT_I[0] => P_O.DATAB
DAT_I[1] => P_O.DATAB
DAT_I[2] => P_O.DATAB
DAT_I[3] => P_O.DATAB
DAT_I[4] => P_O.DATAB
DAT_I[5] => P_O.DATAB
DAT_I[6] => P_O.DATAB
DAT_I[7] => P_O.DATAB
DAT_I[8] => P_O.DATAB
DAT_I[9] => P_O.DATAB
DAT_I[10] => P_O.DATAB
DAT_I[11] => P_O.DATAB
DAT_I[12] => P_O.DATAB
DAT_I[13] => P_O.DATAB
DAT_I[14] => P_O.DATAB
DAT_I[15] => P_O.DATAB
P_I[0] => DAT_O[0].DATAIN
P_I[1] => DAT_O[1].DATAIN
P_I[2] => DAT_O[2].DATAIN
P_I[3] => DAT_O[3].DATAIN
P_I[4] => DAT_O[4].DATAIN
P_I[5] => DAT_O[5].DATAIN
P_I[6] => DAT_O[6].DATAIN
P_I[7] => DAT_O[7].DATAIN
P_I[8] => DAT_O[8].DATAIN
P_I[9] => DAT_O[9].DATAIN
P_I[10] => DAT_O[10].DATAIN
P_I[11] => DAT_O[11].DATAIN
P_I[12] => DAT_O[12].DATAIN
P_I[13] => DAT_O[13].DATAIN
P_I[14] => DAT_O[14].DATAIN
P_I[15] => DAT_O[15].DATAIN


|Quad|SENSORS:inst1|DataIntf:DataInt_AceleX
STB_I => DAT_O[0].OE
STB_I => DAT_O[1].OE
STB_I => DAT_O[2].OE
STB_I => DAT_O[3].OE
STB_I => DAT_O[4].OE
STB_I => DAT_O[5].OE
STB_I => DAT_O[6].OE
STB_I => DAT_O[7].OE
STB_I => DAT_O[8].OE
STB_I => DAT_O[9].OE
STB_I => DAT_O[10].OE
STB_I => DAT_O[11].OE
STB_I => DAT_O[12].OE
STB_I => DAT_O[13].OE
STB_I => DAT_O[14].OE
STB_I => DAT_O[15].OE
DAT_I[0] => DAT_O[0].DATAIN
DAT_I[1] => DAT_O[1].DATAIN
DAT_I[2] => DAT_O[2].DATAIN
DAT_I[3] => DAT_O[3].DATAIN
DAT_I[4] => DAT_O[4].DATAIN
DAT_I[5] => DAT_O[5].DATAIN
DAT_I[6] => DAT_O[6].DATAIN
DAT_I[7] => DAT_O[7].DATAIN
DAT_I[8] => DAT_O[8].DATAIN
DAT_I[9] => DAT_O[9].DATAIN
DAT_I[10] => DAT_O[10].DATAIN
DAT_I[11] => DAT_O[11].DATAIN
DAT_I[12] => DAT_O[12].DATAIN
DAT_I[13] => DAT_O[13].DATAIN
DAT_I[14] => DAT_O[14].DATAIN
DAT_I[15] => DAT_O[15].DATAIN


|Quad|SENSORS:inst1|GPIO_Adapter:GPIO_AceleY
CLK_I => P_O[0]~reg0.CLK
CLK_I => P_O[1]~reg0.CLK
CLK_I => P_O[2]~reg0.CLK
CLK_I => P_O[3]~reg0.CLK
CLK_I => P_O[4]~reg0.CLK
CLK_I => P_O[5]~reg0.CLK
CLK_I => P_O[6]~reg0.CLK
CLK_I => P_O[7]~reg0.CLK
CLK_I => P_O[8]~reg0.CLK
CLK_I => P_O[9]~reg0.CLK
CLK_I => P_O[10]~reg0.CLK
CLK_I => P_O[11]~reg0.CLK
CLK_I => P_O[12]~reg0.CLK
CLK_I => P_O[13]~reg0.CLK
CLK_I => P_O[14]~reg0.CLK
CLK_I => P_O[15]~reg0.CLK
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
WE_I => process_0.IN0
STB_I => process_0.IN1
DAT_I[0] => P_O.DATAB
DAT_I[1] => P_O.DATAB
DAT_I[2] => P_O.DATAB
DAT_I[3] => P_O.DATAB
DAT_I[4] => P_O.DATAB
DAT_I[5] => P_O.DATAB
DAT_I[6] => P_O.DATAB
DAT_I[7] => P_O.DATAB
DAT_I[8] => P_O.DATAB
DAT_I[9] => P_O.DATAB
DAT_I[10] => P_O.DATAB
DAT_I[11] => P_O.DATAB
DAT_I[12] => P_O.DATAB
DAT_I[13] => P_O.DATAB
DAT_I[14] => P_O.DATAB
DAT_I[15] => P_O.DATAB
P_I[0] => DAT_O[0].DATAIN
P_I[1] => DAT_O[1].DATAIN
P_I[2] => DAT_O[2].DATAIN
P_I[3] => DAT_O[3].DATAIN
P_I[4] => DAT_O[4].DATAIN
P_I[5] => DAT_O[5].DATAIN
P_I[6] => DAT_O[6].DATAIN
P_I[7] => DAT_O[7].DATAIN
P_I[8] => DAT_O[8].DATAIN
P_I[9] => DAT_O[9].DATAIN
P_I[10] => DAT_O[10].DATAIN
P_I[11] => DAT_O[11].DATAIN
P_I[12] => DAT_O[12].DATAIN
P_I[13] => DAT_O[13].DATAIN
P_I[14] => DAT_O[14].DATAIN
P_I[15] => DAT_O[15].DATAIN


|Quad|SENSORS:inst1|DataIntf:DataInt_AceleY
STB_I => DAT_O[0].OE
STB_I => DAT_O[1].OE
STB_I => DAT_O[2].OE
STB_I => DAT_O[3].OE
STB_I => DAT_O[4].OE
STB_I => DAT_O[5].OE
STB_I => DAT_O[6].OE
STB_I => DAT_O[7].OE
STB_I => DAT_O[8].OE
STB_I => DAT_O[9].OE
STB_I => DAT_O[10].OE
STB_I => DAT_O[11].OE
STB_I => DAT_O[12].OE
STB_I => DAT_O[13].OE
STB_I => DAT_O[14].OE
STB_I => DAT_O[15].OE
DAT_I[0] => DAT_O[0].DATAIN
DAT_I[1] => DAT_O[1].DATAIN
DAT_I[2] => DAT_O[2].DATAIN
DAT_I[3] => DAT_O[3].DATAIN
DAT_I[4] => DAT_O[4].DATAIN
DAT_I[5] => DAT_O[5].DATAIN
DAT_I[6] => DAT_O[6].DATAIN
DAT_I[7] => DAT_O[7].DATAIN
DAT_I[8] => DAT_O[8].DATAIN
DAT_I[9] => DAT_O[9].DATAIN
DAT_I[10] => DAT_O[10].DATAIN
DAT_I[11] => DAT_O[11].DATAIN
DAT_I[12] => DAT_O[12].DATAIN
DAT_I[13] => DAT_O[13].DATAIN
DAT_I[14] => DAT_O[14].DATAIN
DAT_I[15] => DAT_O[15].DATAIN


|Quad|SENSORS:inst1|GPIO_Adapter:GPIO_AceleZ
CLK_I => P_O[0]~reg0.CLK
CLK_I => P_O[1]~reg0.CLK
CLK_I => P_O[2]~reg0.CLK
CLK_I => P_O[3]~reg0.CLK
CLK_I => P_O[4]~reg0.CLK
CLK_I => P_O[5]~reg0.CLK
CLK_I => P_O[6]~reg0.CLK
CLK_I => P_O[7]~reg0.CLK
CLK_I => P_O[8]~reg0.CLK
CLK_I => P_O[9]~reg0.CLK
CLK_I => P_O[10]~reg0.CLK
CLK_I => P_O[11]~reg0.CLK
CLK_I => P_O[12]~reg0.CLK
CLK_I => P_O[13]~reg0.CLK
CLK_I => P_O[14]~reg0.CLK
CLK_I => P_O[15]~reg0.CLK
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
WE_I => process_0.IN0
STB_I => process_0.IN1
DAT_I[0] => P_O.DATAB
DAT_I[1] => P_O.DATAB
DAT_I[2] => P_O.DATAB
DAT_I[3] => P_O.DATAB
DAT_I[4] => P_O.DATAB
DAT_I[5] => P_O.DATAB
DAT_I[6] => P_O.DATAB
DAT_I[7] => P_O.DATAB
DAT_I[8] => P_O.DATAB
DAT_I[9] => P_O.DATAB
DAT_I[10] => P_O.DATAB
DAT_I[11] => P_O.DATAB
DAT_I[12] => P_O.DATAB
DAT_I[13] => P_O.DATAB
DAT_I[14] => P_O.DATAB
DAT_I[15] => P_O.DATAB
P_I[0] => DAT_O[0].DATAIN
P_I[1] => DAT_O[1].DATAIN
P_I[2] => DAT_O[2].DATAIN
P_I[3] => DAT_O[3].DATAIN
P_I[4] => DAT_O[4].DATAIN
P_I[5] => DAT_O[5].DATAIN
P_I[6] => DAT_O[6].DATAIN
P_I[7] => DAT_O[7].DATAIN
P_I[8] => DAT_O[8].DATAIN
P_I[9] => DAT_O[9].DATAIN
P_I[10] => DAT_O[10].DATAIN
P_I[11] => DAT_O[11].DATAIN
P_I[12] => DAT_O[12].DATAIN
P_I[13] => DAT_O[13].DATAIN
P_I[14] => DAT_O[14].DATAIN
P_I[15] => DAT_O[15].DATAIN


|Quad|SENSORS:inst1|DataIntf:DataInt_AceleZ
STB_I => DAT_O[0].OE
STB_I => DAT_O[1].OE
STB_I => DAT_O[2].OE
STB_I => DAT_O[3].OE
STB_I => DAT_O[4].OE
STB_I => DAT_O[5].OE
STB_I => DAT_O[6].OE
STB_I => DAT_O[7].OE
STB_I => DAT_O[8].OE
STB_I => DAT_O[9].OE
STB_I => DAT_O[10].OE
STB_I => DAT_O[11].OE
STB_I => DAT_O[12].OE
STB_I => DAT_O[13].OE
STB_I => DAT_O[14].OE
STB_I => DAT_O[15].OE
DAT_I[0] => DAT_O[0].DATAIN
DAT_I[1] => DAT_O[1].DATAIN
DAT_I[2] => DAT_O[2].DATAIN
DAT_I[3] => DAT_O[3].DATAIN
DAT_I[4] => DAT_O[4].DATAIN
DAT_I[5] => DAT_O[5].DATAIN
DAT_I[6] => DAT_O[6].DATAIN
DAT_I[7] => DAT_O[7].DATAIN
DAT_I[8] => DAT_O[8].DATAIN
DAT_I[9] => DAT_O[9].DATAIN
DAT_I[10] => DAT_O[10].DATAIN
DAT_I[11] => DAT_O[11].DATAIN
DAT_I[12] => DAT_O[12].DATAIN
DAT_I[13] => DAT_O[13].DATAIN
DAT_I[14] => DAT_O[14].DATAIN
DAT_I[15] => DAT_O[15].DATAIN


|Quad|SENSORS:inst1|GPIO_Adapter:GPIO_TempGyro
CLK_I => P_O[0]~reg0.CLK
CLK_I => P_O[1]~reg0.CLK
CLK_I => P_O[2]~reg0.CLK
CLK_I => P_O[3]~reg0.CLK
CLK_I => P_O[4]~reg0.CLK
CLK_I => P_O[5]~reg0.CLK
CLK_I => P_O[6]~reg0.CLK
CLK_I => P_O[7]~reg0.CLK
CLK_I => P_O[8]~reg0.CLK
CLK_I => P_O[9]~reg0.CLK
CLK_I => P_O[10]~reg0.CLK
CLK_I => P_O[11]~reg0.CLK
CLK_I => P_O[12]~reg0.CLK
CLK_I => P_O[13]~reg0.CLK
CLK_I => P_O[14]~reg0.CLK
CLK_I => P_O[15]~reg0.CLK
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
WE_I => process_0.IN0
STB_I => process_0.IN1
DAT_I[0] => P_O.DATAB
DAT_I[1] => P_O.DATAB
DAT_I[2] => P_O.DATAB
DAT_I[3] => P_O.DATAB
DAT_I[4] => P_O.DATAB
DAT_I[5] => P_O.DATAB
DAT_I[6] => P_O.DATAB
DAT_I[7] => P_O.DATAB
DAT_I[8] => P_O.DATAB
DAT_I[9] => P_O.DATAB
DAT_I[10] => P_O.DATAB
DAT_I[11] => P_O.DATAB
DAT_I[12] => P_O.DATAB
DAT_I[13] => P_O.DATAB
DAT_I[14] => P_O.DATAB
DAT_I[15] => P_O.DATAB
P_I[0] => DAT_O[0].DATAIN
P_I[1] => DAT_O[1].DATAIN
P_I[2] => DAT_O[2].DATAIN
P_I[3] => DAT_O[3].DATAIN
P_I[4] => DAT_O[4].DATAIN
P_I[5] => DAT_O[5].DATAIN
P_I[6] => DAT_O[6].DATAIN
P_I[7] => DAT_O[7].DATAIN
P_I[8] => DAT_O[8].DATAIN
P_I[9] => DAT_O[9].DATAIN
P_I[10] => DAT_O[10].DATAIN
P_I[11] => DAT_O[11].DATAIN
P_I[12] => DAT_O[12].DATAIN
P_I[13] => DAT_O[13].DATAIN
P_I[14] => DAT_O[14].DATAIN
P_I[15] => DAT_O[15].DATAIN


|Quad|SENSORS:inst1|DataIntf:DataInt_TempGyro
STB_I => DAT_O[0].OE
STB_I => DAT_O[1].OE
STB_I => DAT_O[2].OE
STB_I => DAT_O[3].OE
STB_I => DAT_O[4].OE
STB_I => DAT_O[5].OE
STB_I => DAT_O[6].OE
STB_I => DAT_O[7].OE
STB_I => DAT_O[8].OE
STB_I => DAT_O[9].OE
STB_I => DAT_O[10].OE
STB_I => DAT_O[11].OE
STB_I => DAT_O[12].OE
STB_I => DAT_O[13].OE
STB_I => DAT_O[14].OE
STB_I => DAT_O[15].OE
DAT_I[0] => DAT_O[0].DATAIN
DAT_I[1] => DAT_O[1].DATAIN
DAT_I[2] => DAT_O[2].DATAIN
DAT_I[3] => DAT_O[3].DATAIN
DAT_I[4] => DAT_O[4].DATAIN
DAT_I[5] => DAT_O[5].DATAIN
DAT_I[6] => DAT_O[6].DATAIN
DAT_I[7] => DAT_O[7].DATAIN
DAT_I[8] => DAT_O[8].DATAIN
DAT_I[9] => DAT_O[9].DATAIN
DAT_I[10] => DAT_O[10].DATAIN
DAT_I[11] => DAT_O[11].DATAIN
DAT_I[12] => DAT_O[12].DATAIN
DAT_I[13] => DAT_O[13].DATAIN
DAT_I[14] => DAT_O[14].DATAIN
DAT_I[15] => DAT_O[15].DATAIN


|Quad|SENSORS:inst1|GPIO_Adapter:GPIO_GyrosX
CLK_I => P_O[0]~reg0.CLK
CLK_I => P_O[1]~reg0.CLK
CLK_I => P_O[2]~reg0.CLK
CLK_I => P_O[3]~reg0.CLK
CLK_I => P_O[4]~reg0.CLK
CLK_I => P_O[5]~reg0.CLK
CLK_I => P_O[6]~reg0.CLK
CLK_I => P_O[7]~reg0.CLK
CLK_I => P_O[8]~reg0.CLK
CLK_I => P_O[9]~reg0.CLK
CLK_I => P_O[10]~reg0.CLK
CLK_I => P_O[11]~reg0.CLK
CLK_I => P_O[12]~reg0.CLK
CLK_I => P_O[13]~reg0.CLK
CLK_I => P_O[14]~reg0.CLK
CLK_I => P_O[15]~reg0.CLK
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
WE_I => process_0.IN0
STB_I => process_0.IN1
DAT_I[0] => P_O.DATAB
DAT_I[1] => P_O.DATAB
DAT_I[2] => P_O.DATAB
DAT_I[3] => P_O.DATAB
DAT_I[4] => P_O.DATAB
DAT_I[5] => P_O.DATAB
DAT_I[6] => P_O.DATAB
DAT_I[7] => P_O.DATAB
DAT_I[8] => P_O.DATAB
DAT_I[9] => P_O.DATAB
DAT_I[10] => P_O.DATAB
DAT_I[11] => P_O.DATAB
DAT_I[12] => P_O.DATAB
DAT_I[13] => P_O.DATAB
DAT_I[14] => P_O.DATAB
DAT_I[15] => P_O.DATAB
P_I[0] => DAT_O[0].DATAIN
P_I[1] => DAT_O[1].DATAIN
P_I[2] => DAT_O[2].DATAIN
P_I[3] => DAT_O[3].DATAIN
P_I[4] => DAT_O[4].DATAIN
P_I[5] => DAT_O[5].DATAIN
P_I[6] => DAT_O[6].DATAIN
P_I[7] => DAT_O[7].DATAIN
P_I[8] => DAT_O[8].DATAIN
P_I[9] => DAT_O[9].DATAIN
P_I[10] => DAT_O[10].DATAIN
P_I[11] => DAT_O[11].DATAIN
P_I[12] => DAT_O[12].DATAIN
P_I[13] => DAT_O[13].DATAIN
P_I[14] => DAT_O[14].DATAIN
P_I[15] => DAT_O[15].DATAIN


|Quad|SENSORS:inst1|DataIntf:DataInt_GyrosX
STB_I => DAT_O[0].OE
STB_I => DAT_O[1].OE
STB_I => DAT_O[2].OE
STB_I => DAT_O[3].OE
STB_I => DAT_O[4].OE
STB_I => DAT_O[5].OE
STB_I => DAT_O[6].OE
STB_I => DAT_O[7].OE
STB_I => DAT_O[8].OE
STB_I => DAT_O[9].OE
STB_I => DAT_O[10].OE
STB_I => DAT_O[11].OE
STB_I => DAT_O[12].OE
STB_I => DAT_O[13].OE
STB_I => DAT_O[14].OE
STB_I => DAT_O[15].OE
DAT_I[0] => DAT_O[0].DATAIN
DAT_I[1] => DAT_O[1].DATAIN
DAT_I[2] => DAT_O[2].DATAIN
DAT_I[3] => DAT_O[3].DATAIN
DAT_I[4] => DAT_O[4].DATAIN
DAT_I[5] => DAT_O[5].DATAIN
DAT_I[6] => DAT_O[6].DATAIN
DAT_I[7] => DAT_O[7].DATAIN
DAT_I[8] => DAT_O[8].DATAIN
DAT_I[9] => DAT_O[9].DATAIN
DAT_I[10] => DAT_O[10].DATAIN
DAT_I[11] => DAT_O[11].DATAIN
DAT_I[12] => DAT_O[12].DATAIN
DAT_I[13] => DAT_O[13].DATAIN
DAT_I[14] => DAT_O[14].DATAIN
DAT_I[15] => DAT_O[15].DATAIN


|Quad|SENSORS:inst1|GPIO_Adapter:GPIO_GyrosY
CLK_I => P_O[0]~reg0.CLK
CLK_I => P_O[1]~reg0.CLK
CLK_I => P_O[2]~reg0.CLK
CLK_I => P_O[3]~reg0.CLK
CLK_I => P_O[4]~reg0.CLK
CLK_I => P_O[5]~reg0.CLK
CLK_I => P_O[6]~reg0.CLK
CLK_I => P_O[7]~reg0.CLK
CLK_I => P_O[8]~reg0.CLK
CLK_I => P_O[9]~reg0.CLK
CLK_I => P_O[10]~reg0.CLK
CLK_I => P_O[11]~reg0.CLK
CLK_I => P_O[12]~reg0.CLK
CLK_I => P_O[13]~reg0.CLK
CLK_I => P_O[14]~reg0.CLK
CLK_I => P_O[15]~reg0.CLK
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
WE_I => process_0.IN0
STB_I => process_0.IN1
DAT_I[0] => P_O.DATAB
DAT_I[1] => P_O.DATAB
DAT_I[2] => P_O.DATAB
DAT_I[3] => P_O.DATAB
DAT_I[4] => P_O.DATAB
DAT_I[5] => P_O.DATAB
DAT_I[6] => P_O.DATAB
DAT_I[7] => P_O.DATAB
DAT_I[8] => P_O.DATAB
DAT_I[9] => P_O.DATAB
DAT_I[10] => P_O.DATAB
DAT_I[11] => P_O.DATAB
DAT_I[12] => P_O.DATAB
DAT_I[13] => P_O.DATAB
DAT_I[14] => P_O.DATAB
DAT_I[15] => P_O.DATAB
P_I[0] => DAT_O[0].DATAIN
P_I[1] => DAT_O[1].DATAIN
P_I[2] => DAT_O[2].DATAIN
P_I[3] => DAT_O[3].DATAIN
P_I[4] => DAT_O[4].DATAIN
P_I[5] => DAT_O[5].DATAIN
P_I[6] => DAT_O[6].DATAIN
P_I[7] => DAT_O[7].DATAIN
P_I[8] => DAT_O[8].DATAIN
P_I[9] => DAT_O[9].DATAIN
P_I[10] => DAT_O[10].DATAIN
P_I[11] => DAT_O[11].DATAIN
P_I[12] => DAT_O[12].DATAIN
P_I[13] => DAT_O[13].DATAIN
P_I[14] => DAT_O[14].DATAIN
P_I[15] => DAT_O[15].DATAIN


|Quad|SENSORS:inst1|DataIntf:DataInt_GyrosY
STB_I => DAT_O[0].OE
STB_I => DAT_O[1].OE
STB_I => DAT_O[2].OE
STB_I => DAT_O[3].OE
STB_I => DAT_O[4].OE
STB_I => DAT_O[5].OE
STB_I => DAT_O[6].OE
STB_I => DAT_O[7].OE
STB_I => DAT_O[8].OE
STB_I => DAT_O[9].OE
STB_I => DAT_O[10].OE
STB_I => DAT_O[11].OE
STB_I => DAT_O[12].OE
STB_I => DAT_O[13].OE
STB_I => DAT_O[14].OE
STB_I => DAT_O[15].OE
DAT_I[0] => DAT_O[0].DATAIN
DAT_I[1] => DAT_O[1].DATAIN
DAT_I[2] => DAT_O[2].DATAIN
DAT_I[3] => DAT_O[3].DATAIN
DAT_I[4] => DAT_O[4].DATAIN
DAT_I[5] => DAT_O[5].DATAIN
DAT_I[6] => DAT_O[6].DATAIN
DAT_I[7] => DAT_O[7].DATAIN
DAT_I[8] => DAT_O[8].DATAIN
DAT_I[9] => DAT_O[9].DATAIN
DAT_I[10] => DAT_O[10].DATAIN
DAT_I[11] => DAT_O[11].DATAIN
DAT_I[12] => DAT_O[12].DATAIN
DAT_I[13] => DAT_O[13].DATAIN
DAT_I[14] => DAT_O[14].DATAIN
DAT_I[15] => DAT_O[15].DATAIN


|Quad|SENSORS:inst1|GPIO_Adapter:GPIO_GyrosZ
CLK_I => P_O[0]~reg0.CLK
CLK_I => P_O[1]~reg0.CLK
CLK_I => P_O[2]~reg0.CLK
CLK_I => P_O[3]~reg0.CLK
CLK_I => P_O[4]~reg0.CLK
CLK_I => P_O[5]~reg0.CLK
CLK_I => P_O[6]~reg0.CLK
CLK_I => P_O[7]~reg0.CLK
CLK_I => P_O[8]~reg0.CLK
CLK_I => P_O[9]~reg0.CLK
CLK_I => P_O[10]~reg0.CLK
CLK_I => P_O[11]~reg0.CLK
CLK_I => P_O[12]~reg0.CLK
CLK_I => P_O[13]~reg0.CLK
CLK_I => P_O[14]~reg0.CLK
CLK_I => P_O[15]~reg0.CLK
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
WE_I => process_0.IN0
STB_I => process_0.IN1
DAT_I[0] => P_O.DATAB
DAT_I[1] => P_O.DATAB
DAT_I[2] => P_O.DATAB
DAT_I[3] => P_O.DATAB
DAT_I[4] => P_O.DATAB
DAT_I[5] => P_O.DATAB
DAT_I[6] => P_O.DATAB
DAT_I[7] => P_O.DATAB
DAT_I[8] => P_O.DATAB
DAT_I[9] => P_O.DATAB
DAT_I[10] => P_O.DATAB
DAT_I[11] => P_O.DATAB
DAT_I[12] => P_O.DATAB
DAT_I[13] => P_O.DATAB
DAT_I[14] => P_O.DATAB
DAT_I[15] => P_O.DATAB
P_I[0] => DAT_O[0].DATAIN
P_I[1] => DAT_O[1].DATAIN
P_I[2] => DAT_O[2].DATAIN
P_I[3] => DAT_O[3].DATAIN
P_I[4] => DAT_O[4].DATAIN
P_I[5] => DAT_O[5].DATAIN
P_I[6] => DAT_O[6].DATAIN
P_I[7] => DAT_O[7].DATAIN
P_I[8] => DAT_O[8].DATAIN
P_I[9] => DAT_O[9].DATAIN
P_I[10] => DAT_O[10].DATAIN
P_I[11] => DAT_O[11].DATAIN
P_I[12] => DAT_O[12].DATAIN
P_I[13] => DAT_O[13].DATAIN
P_I[14] => DAT_O[14].DATAIN
P_I[15] => DAT_O[15].DATAIN


|Quad|SENSORS:inst1|DataIntf:DataInt_GyrosZ
STB_I => DAT_O[0].OE
STB_I => DAT_O[1].OE
STB_I => DAT_O[2].OE
STB_I => DAT_O[3].OE
STB_I => DAT_O[4].OE
STB_I => DAT_O[5].OE
STB_I => DAT_O[6].OE
STB_I => DAT_O[7].OE
STB_I => DAT_O[8].OE
STB_I => DAT_O[9].OE
STB_I => DAT_O[10].OE
STB_I => DAT_O[11].OE
STB_I => DAT_O[12].OE
STB_I => DAT_O[13].OE
STB_I => DAT_O[14].OE
STB_I => DAT_O[15].OE
DAT_I[0] => DAT_O[0].DATAIN
DAT_I[1] => DAT_O[1].DATAIN
DAT_I[2] => DAT_O[2].DATAIN
DAT_I[3] => DAT_O[3].DATAIN
DAT_I[4] => DAT_O[4].DATAIN
DAT_I[5] => DAT_O[5].DATAIN
DAT_I[6] => DAT_O[6].DATAIN
DAT_I[7] => DAT_O[7].DATAIN
DAT_I[8] => DAT_O[8].DATAIN
DAT_I[9] => DAT_O[9].DATAIN
DAT_I[10] => DAT_O[10].DATAIN
DAT_I[11] => DAT_O[11].DATAIN
DAT_I[12] => DAT_O[12].DATAIN
DAT_I[13] => DAT_O[13].DATAIN
DAT_I[14] => DAT_O[14].DATAIN
DAT_I[15] => DAT_O[15].DATAIN


|Quad|SENSORS:inst1|GPIO_Adapter:GPIO_MagneX
CLK_I => P_O[0]~reg0.CLK
CLK_I => P_O[1]~reg0.CLK
CLK_I => P_O[2]~reg0.CLK
CLK_I => P_O[3]~reg0.CLK
CLK_I => P_O[4]~reg0.CLK
CLK_I => P_O[5]~reg0.CLK
CLK_I => P_O[6]~reg0.CLK
CLK_I => P_O[7]~reg0.CLK
CLK_I => P_O[8]~reg0.CLK
CLK_I => P_O[9]~reg0.CLK
CLK_I => P_O[10]~reg0.CLK
CLK_I => P_O[11]~reg0.CLK
CLK_I => P_O[12]~reg0.CLK
CLK_I => P_O[13]~reg0.CLK
CLK_I => P_O[14]~reg0.CLK
CLK_I => P_O[15]~reg0.CLK
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
WE_I => process_0.IN0
STB_I => process_0.IN1
DAT_I[0] => P_O.DATAB
DAT_I[1] => P_O.DATAB
DAT_I[2] => P_O.DATAB
DAT_I[3] => P_O.DATAB
DAT_I[4] => P_O.DATAB
DAT_I[5] => P_O.DATAB
DAT_I[6] => P_O.DATAB
DAT_I[7] => P_O.DATAB
DAT_I[8] => P_O.DATAB
DAT_I[9] => P_O.DATAB
DAT_I[10] => P_O.DATAB
DAT_I[11] => P_O.DATAB
DAT_I[12] => P_O.DATAB
DAT_I[13] => P_O.DATAB
DAT_I[14] => P_O.DATAB
DAT_I[15] => P_O.DATAB
P_I[0] => DAT_O[0].DATAIN
P_I[1] => DAT_O[1].DATAIN
P_I[2] => DAT_O[2].DATAIN
P_I[3] => DAT_O[3].DATAIN
P_I[4] => DAT_O[4].DATAIN
P_I[5] => DAT_O[5].DATAIN
P_I[6] => DAT_O[6].DATAIN
P_I[7] => DAT_O[7].DATAIN
P_I[8] => DAT_O[8].DATAIN
P_I[9] => DAT_O[9].DATAIN
P_I[10] => DAT_O[10].DATAIN
P_I[11] => DAT_O[11].DATAIN
P_I[12] => DAT_O[12].DATAIN
P_I[13] => DAT_O[13].DATAIN
P_I[14] => DAT_O[14].DATAIN
P_I[15] => DAT_O[15].DATAIN


|Quad|SENSORS:inst1|DataIntf:DataInt_MagneX
STB_I => DAT_O[0].OE
STB_I => DAT_O[1].OE
STB_I => DAT_O[2].OE
STB_I => DAT_O[3].OE
STB_I => DAT_O[4].OE
STB_I => DAT_O[5].OE
STB_I => DAT_O[6].OE
STB_I => DAT_O[7].OE
STB_I => DAT_O[8].OE
STB_I => DAT_O[9].OE
STB_I => DAT_O[10].OE
STB_I => DAT_O[11].OE
STB_I => DAT_O[12].OE
STB_I => DAT_O[13].OE
STB_I => DAT_O[14].OE
STB_I => DAT_O[15].OE
DAT_I[0] => DAT_O[0].DATAIN
DAT_I[1] => DAT_O[1].DATAIN
DAT_I[2] => DAT_O[2].DATAIN
DAT_I[3] => DAT_O[3].DATAIN
DAT_I[4] => DAT_O[4].DATAIN
DAT_I[5] => DAT_O[5].DATAIN
DAT_I[6] => DAT_O[6].DATAIN
DAT_I[7] => DAT_O[7].DATAIN
DAT_I[8] => DAT_O[8].DATAIN
DAT_I[9] => DAT_O[9].DATAIN
DAT_I[10] => DAT_O[10].DATAIN
DAT_I[11] => DAT_O[11].DATAIN
DAT_I[12] => DAT_O[12].DATAIN
DAT_I[13] => DAT_O[13].DATAIN
DAT_I[14] => DAT_O[14].DATAIN
DAT_I[15] => DAT_O[15].DATAIN


|Quad|SENSORS:inst1|GPIO_Adapter:GPIO_MagneY
CLK_I => P_O[0]~reg0.CLK
CLK_I => P_O[1]~reg0.CLK
CLK_I => P_O[2]~reg0.CLK
CLK_I => P_O[3]~reg0.CLK
CLK_I => P_O[4]~reg0.CLK
CLK_I => P_O[5]~reg0.CLK
CLK_I => P_O[6]~reg0.CLK
CLK_I => P_O[7]~reg0.CLK
CLK_I => P_O[8]~reg0.CLK
CLK_I => P_O[9]~reg0.CLK
CLK_I => P_O[10]~reg0.CLK
CLK_I => P_O[11]~reg0.CLK
CLK_I => P_O[12]~reg0.CLK
CLK_I => P_O[13]~reg0.CLK
CLK_I => P_O[14]~reg0.CLK
CLK_I => P_O[15]~reg0.CLK
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
WE_I => process_0.IN0
STB_I => process_0.IN1
DAT_I[0] => P_O.DATAB
DAT_I[1] => P_O.DATAB
DAT_I[2] => P_O.DATAB
DAT_I[3] => P_O.DATAB
DAT_I[4] => P_O.DATAB
DAT_I[5] => P_O.DATAB
DAT_I[6] => P_O.DATAB
DAT_I[7] => P_O.DATAB
DAT_I[8] => P_O.DATAB
DAT_I[9] => P_O.DATAB
DAT_I[10] => P_O.DATAB
DAT_I[11] => P_O.DATAB
DAT_I[12] => P_O.DATAB
DAT_I[13] => P_O.DATAB
DAT_I[14] => P_O.DATAB
DAT_I[15] => P_O.DATAB
P_I[0] => DAT_O[0].DATAIN
P_I[1] => DAT_O[1].DATAIN
P_I[2] => DAT_O[2].DATAIN
P_I[3] => DAT_O[3].DATAIN
P_I[4] => DAT_O[4].DATAIN
P_I[5] => DAT_O[5].DATAIN
P_I[6] => DAT_O[6].DATAIN
P_I[7] => DAT_O[7].DATAIN
P_I[8] => DAT_O[8].DATAIN
P_I[9] => DAT_O[9].DATAIN
P_I[10] => DAT_O[10].DATAIN
P_I[11] => DAT_O[11].DATAIN
P_I[12] => DAT_O[12].DATAIN
P_I[13] => DAT_O[13].DATAIN
P_I[14] => DAT_O[14].DATAIN
P_I[15] => DAT_O[15].DATAIN


|Quad|SENSORS:inst1|DataIntf:DataInt_MagneY
STB_I => DAT_O[0].OE
STB_I => DAT_O[1].OE
STB_I => DAT_O[2].OE
STB_I => DAT_O[3].OE
STB_I => DAT_O[4].OE
STB_I => DAT_O[5].OE
STB_I => DAT_O[6].OE
STB_I => DAT_O[7].OE
STB_I => DAT_O[8].OE
STB_I => DAT_O[9].OE
STB_I => DAT_O[10].OE
STB_I => DAT_O[11].OE
STB_I => DAT_O[12].OE
STB_I => DAT_O[13].OE
STB_I => DAT_O[14].OE
STB_I => DAT_O[15].OE
DAT_I[0] => DAT_O[0].DATAIN
DAT_I[1] => DAT_O[1].DATAIN
DAT_I[2] => DAT_O[2].DATAIN
DAT_I[3] => DAT_O[3].DATAIN
DAT_I[4] => DAT_O[4].DATAIN
DAT_I[5] => DAT_O[5].DATAIN
DAT_I[6] => DAT_O[6].DATAIN
DAT_I[7] => DAT_O[7].DATAIN
DAT_I[8] => DAT_O[8].DATAIN
DAT_I[9] => DAT_O[9].DATAIN
DAT_I[10] => DAT_O[10].DATAIN
DAT_I[11] => DAT_O[11].DATAIN
DAT_I[12] => DAT_O[12].DATAIN
DAT_I[13] => DAT_O[13].DATAIN
DAT_I[14] => DAT_O[14].DATAIN
DAT_I[15] => DAT_O[15].DATAIN


|Quad|SENSORS:inst1|GPIO_Adapter:GPIO_MagneZ
CLK_I => P_O[0]~reg0.CLK
CLK_I => P_O[1]~reg0.CLK
CLK_I => P_O[2]~reg0.CLK
CLK_I => P_O[3]~reg0.CLK
CLK_I => P_O[4]~reg0.CLK
CLK_I => P_O[5]~reg0.CLK
CLK_I => P_O[6]~reg0.CLK
CLK_I => P_O[7]~reg0.CLK
CLK_I => P_O[8]~reg0.CLK
CLK_I => P_O[9]~reg0.CLK
CLK_I => P_O[10]~reg0.CLK
CLK_I => P_O[11]~reg0.CLK
CLK_I => P_O[12]~reg0.CLK
CLK_I => P_O[13]~reg0.CLK
CLK_I => P_O[14]~reg0.CLK
CLK_I => P_O[15]~reg0.CLK
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
RST_I => P_O.OUTPUTSELECT
WE_I => process_0.IN0
STB_I => process_0.IN1
DAT_I[0] => P_O.DATAB
DAT_I[1] => P_O.DATAB
DAT_I[2] => P_O.DATAB
DAT_I[3] => P_O.DATAB
DAT_I[4] => P_O.DATAB
DAT_I[5] => P_O.DATAB
DAT_I[6] => P_O.DATAB
DAT_I[7] => P_O.DATAB
DAT_I[8] => P_O.DATAB
DAT_I[9] => P_O.DATAB
DAT_I[10] => P_O.DATAB
DAT_I[11] => P_O.DATAB
DAT_I[12] => P_O.DATAB
DAT_I[13] => P_O.DATAB
DAT_I[14] => P_O.DATAB
DAT_I[15] => P_O.DATAB
P_I[0] => DAT_O[0].DATAIN
P_I[1] => DAT_O[1].DATAIN
P_I[2] => DAT_O[2].DATAIN
P_I[3] => DAT_O[3].DATAIN
P_I[4] => DAT_O[4].DATAIN
P_I[5] => DAT_O[5].DATAIN
P_I[6] => DAT_O[6].DATAIN
P_I[7] => DAT_O[7].DATAIN
P_I[8] => DAT_O[8].DATAIN
P_I[9] => DAT_O[9].DATAIN
P_I[10] => DAT_O[10].DATAIN
P_I[11] => DAT_O[11].DATAIN
P_I[12] => DAT_O[12].DATAIN
P_I[13] => DAT_O[13].DATAIN
P_I[14] => DAT_O[14].DATAIN
P_I[15] => DAT_O[15].DATAIN


|Quad|SENSORS:inst1|DataIntf:DataInt_MagneZ
STB_I => DAT_O[0].OE
STB_I => DAT_O[1].OE
STB_I => DAT_O[2].OE
STB_I => DAT_O[3].OE
STB_I => DAT_O[4].OE
STB_I => DAT_O[5].OE
STB_I => DAT_O[6].OE
STB_I => DAT_O[7].OE
STB_I => DAT_O[8].OE
STB_I => DAT_O[9].OE
STB_I => DAT_O[10].OE
STB_I => DAT_O[11].OE
STB_I => DAT_O[12].OE
STB_I => DAT_O[13].OE
STB_I => DAT_O[14].OE
STB_I => DAT_O[15].OE
DAT_I[0] => DAT_O[0].DATAIN
DAT_I[1] => DAT_O[1].DATAIN
DAT_I[2] => DAT_O[2].DATAIN
DAT_I[3] => DAT_O[3].DATAIN
DAT_I[4] => DAT_O[4].DATAIN
DAT_I[5] => DAT_O[5].DATAIN
DAT_I[6] => DAT_O[6].DATAIN
DAT_I[7] => DAT_O[7].DATAIN
DAT_I[8] => DAT_O[8].DATAIN
DAT_I[9] => DAT_O[9].DATAIN
DAT_I[10] => DAT_O[10].DATAIN
DAT_I[11] => DAT_O[11].DATAIN
DAT_I[12] => DAT_O[12].DATAIN
DAT_I[13] => DAT_O[13].DATAIN
DAT_I[14] => DAT_O[14].DATAIN
DAT_I[15] => DAT_O[15].DATAIN


|Quad|SENSORS:inst1|I2C_CORE:I2C
CLK_I => controlleri2c:U1.CLK_I
CLK_I => core_i2c:U2.CLK_I
RST_I => controlleri2c:U1.RST_I
RST_I => core_i2c:U2.RST_I
WE_I => controlleri2c:U1.WE_I
STB_I => controlleri2c:U1.STB_I
ADR_I[0] => controlleri2c:U1.ADR_I[0]
ADR_I[1] => controlleri2c:U1.ADR_I[1]
DAT_I[0] => controlleri2c:U1.DAT_I[0]
DAT_I[1] => controlleri2c:U1.DAT_I[1]
DAT_I[2] => controlleri2c:U1.DAT_I[2]
DAT_I[3] => controlleri2c:U1.DAT_I[3]
DAT_I[4] => controlleri2c:U1.DAT_I[4]
DAT_I[5] => controlleri2c:U1.DAT_I[5]
DAT_I[6] => controlleri2c:U1.DAT_I[6]
DAT_I[7] => controlleri2c:U1.DAT_I[7]
DAT_I[8] => controlleri2c:U1.DAT_I[8]
DAT_I[9] => controlleri2c:U1.DAT_I[9]
DAT_I[10] => controlleri2c:U1.DAT_I[10]
DAT_I[11] => controlleri2c:U1.DAT_I[11]
DAT_I[12] => controlleri2c:U1.DAT_I[12]
DAT_I[13] => controlleri2c:U1.DAT_I[13]
DAT_I[14] => controlleri2c:U1.DAT_I[14]
DAT_I[15] => controlleri2c:U1.DAT_I[15]
I2C_SCL <> core_i2c:U2.I2C_SCL
I2C_SDA <> core_i2c:U2.I2C_SDA


|Quad|SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1
CLK_I => RAM~16.CLK
CLK_I => RAM~0.CLK
CLK_I => RAM~1.CLK
CLK_I => RAM~2.CLK
CLK_I => RAM~3.CLK
CLK_I => RAM~4.CLK
CLK_I => RAM~5.CLK
CLK_I => RAM~6.CLK
CLK_I => RAM~7.CLK
CLK_I => RAM~8.CLK
CLK_I => RAM~9.CLK
CLK_I => RAM~10.CLK
CLK_I => RAM~11.CLK
CLK_I => RAM~12.CLK
CLK_I => RAM~13.CLK
CLK_I => RAM~14.CLK
CLK_I => RAM~15.CLK
CLK_I => FAddr.CLK
CLK_I => CountReg[0].CLK
CLK_I => CountReg[1].CLK
CLK_I => CountReg[2].CLK
CLK_I => CountReg[3].CLK
CLK_I => CountReg[4].CLK
CLK_I => CountReg[5].CLK
CLK_I => CountReg[6].CLK
CLK_I => CountReg[7].CLK
CLK_I => CountReg[8].CLK
CLK_I => iReg[0].CLK
CLK_I => iReg[1].CLK
CLK_I => iReg[2].CLK
CLK_I => iReg[3].CLK
CLK_I => iReg[4].CLK
CLK_I => iReg[5].CLK
CLK_I => iReg[6].CLK
CLK_I => iReg[7].CLK
CLK_I => iReg[8].CLK
CLK_I => RxSta.CLK
CLK_I => TxSta.CLK
CLK_I => Starti.CLK
CLK_I => WrRdi.CLK
CLK_I => datarcv.CLK
CLK_I => I2C_REG[2][0].CLK
CLK_I => I2C_REG[2][1].CLK
CLK_I => I2C_REG[2][2].CLK
CLK_I => I2C_REG[2][3].CLK
CLK_I => I2C_REG[2][4].CLK
CLK_I => I2C_REG[2][5].CLK
CLK_I => I2C_REG[2][6].CLK
CLK_I => I2C_REG[2][7].CLK
CLK_I => I2C_REG[1][0].CLK
CLK_I => I2C_REG[1][1].CLK
CLK_I => I2C_REG[1][2].CLK
CLK_I => I2C_REG[1][3].CLK
CLK_I => I2C_REG[1][4].CLK
CLK_I => I2C_REG[1][5].CLK
CLK_I => I2C_REG[1][6].CLK
CLK_I => I2C_REG[1][7].CLK
CLK_I => I2C_REG[1][8].CLK
CLK_I => I2C_REG[1][9].CLK
CLK_I => I2C_REG[1][10].CLK
CLK_I => I2C_REG[1][11].CLK
CLK_I => I2C_REG[1][12].CLK
CLK_I => I2C_REG[1][13].CLK
CLK_I => I2C_REG[1][14].CLK
CLK_I => I2C_REG[1][15].CLK
CLK_I => I2C_REG[0][0].CLK
CLK_I => I2C_REG[0][1].CLK
CLK_I => I2C_REG[0][3].CLK
CLK_I => I2C_REG[0][8].CLK
CLK_I => I2C_REG[0][9].CLK
CLK_I => I2C_REG[0][10].CLK
CLK_I => I2C_REG[0][11].CLK
CLK_I => I2C_REG[0][12].CLK
CLK_I => I2C_REG[0][13].CLK
CLK_I => I2C_REG[0][14].CLK
CLK_I => i2c_st~7.DATAIN
CLK_I => RAM.CLK0
RST_I => RxSta.ACLR
RST_I => TxSta.ACLR
RST_I => Starti.ACLR
RST_I => WrRdi.ACLR
RST_I => datarcv.ACLR
RST_I => I2C_REG[2][0].ACLR
RST_I => I2C_REG[2][1].ACLR
RST_I => I2C_REG[2][2].ACLR
RST_I => I2C_REG[2][3].ACLR
RST_I => I2C_REG[2][4].ACLR
RST_I => I2C_REG[2][5].ACLR
RST_I => I2C_REG[2][6].ACLR
RST_I => I2C_REG[2][7].ACLR
RST_I => I2C_REG[1][0].ACLR
RST_I => I2C_REG[1][1].ACLR
RST_I => I2C_REG[1][2].ACLR
RST_I => I2C_REG[1][3].ACLR
RST_I => I2C_REG[1][4].ACLR
RST_I => I2C_REG[1][5].ACLR
RST_I => I2C_REG[1][6].ACLR
RST_I => I2C_REG[1][7].ACLR
RST_I => I2C_REG[1][8].ACLR
RST_I => I2C_REG[1][9].ACLR
RST_I => I2C_REG[1][10].ACLR
RST_I => I2C_REG[1][11].ACLR
RST_I => I2C_REG[1][12].ACLR
RST_I => I2C_REG[1][13].ACLR
RST_I => I2C_REG[1][14].ACLR
RST_I => I2C_REG[1][15].ACLR
RST_I => I2C_REG[0][0].ACLR
RST_I => I2C_REG[0][1].ACLR
RST_I => I2C_REG[0][3].ACLR
RST_I => I2C_REG[0][8].ACLR
RST_I => I2C_REG[0][9].ACLR
RST_I => I2C_REG[0][10].ACLR
RST_I => I2C_REG[0][11].ACLR
RST_I => I2C_REG[0][12].ACLR
RST_I => I2C_REG[0][13].ACLR
RST_I => I2C_REG[0][14].ACLR
RST_I => i2c_st~9.DATAIN
RST_I => iReg[8].ENA
RST_I => iReg[7].ENA
RST_I => iReg[6].ENA
RST_I => iReg[5].ENA
RST_I => iReg[4].ENA
RST_I => iReg[3].ENA
RST_I => iReg[2].ENA
RST_I => iReg[1].ENA
RST_I => iReg[0].ENA
RST_I => CountReg[8].ENA
RST_I => CountReg[7].ENA
RST_I => CountReg[6].ENA
RST_I => CountReg[5].ENA
RST_I => CountReg[4].ENA
RST_I => CountReg[3].ENA
RST_I => CountReg[2].ENA
RST_I => CountReg[1].ENA
RST_I => CountReg[0].ENA
RST_I => FAddr.ENA
WE_I => Ctrl_SysReg.IN0
WE_I => adri_ram.IN1
STB_I => Ctrl_SysReg.IN1
ADR_I[0] => Decoder0.IN1
ADR_I[0] => Equal1.IN1
ADR_I[1] => Decoder0.IN0
ADR_I[1] => Equal1.IN0
DAT_I[0] => I2C_REG.DATAB
DAT_I[0] => I2C_REG.DATAB
DAT_I[0] => I2C_REG.DATAB
DAT_I[0] => dati_ram[0].DATAB
DAT_I[1] => I2C_REG.DATAB
DAT_I[1] => I2C_REG.DATAB
DAT_I[1] => I2C_REG.DATAB
DAT_I[1] => dati_ram[1].DATAB
DAT_I[2] => I2C_REG.DATAB
DAT_I[2] => I2C_REG.DATAB
DAT_I[2] => dati_ram[2].DATAB
DAT_I[3] => I2C_REG.DATAB
DAT_I[3] => I2C_REG.DATAB
DAT_I[3] => I2C_REG.DATAB
DAT_I[3] => dati_ram[3].DATAB
DAT_I[4] => I2C_REG.DATAB
DAT_I[4] => I2C_REG.DATAB
DAT_I[4] => dati_ram[4].DATAB
DAT_I[5] => I2C_REG.DATAB
DAT_I[5] => I2C_REG.DATAB
DAT_I[5] => dati_ram[5].DATAB
DAT_I[6] => I2C_REG.DATAB
DAT_I[6] => I2C_REG.DATAB
DAT_I[6] => dati_ram[6].DATAB
DAT_I[7] => I2C_REG.DATAB
DAT_I[7] => I2C_REG.DATAB
DAT_I[7] => dati_ram[7].DATAB
DAT_I[8] => I2C_REG.DATAB
DAT_I[8] => I2C_REG.DATAB
DAT_I[8] => adri_ram[0].DATAB
DAT_I[9] => I2C_REG.DATAB
DAT_I[9] => I2C_REG.DATAB
DAT_I[9] => adri_ram[1].DATAB
DAT_I[10] => I2C_REG.DATAB
DAT_I[10] => I2C_REG.DATAB
DAT_I[10] => adri_ram[2].DATAB
DAT_I[11] => I2C_REG.DATAB
DAT_I[11] => I2C_REG.DATAB
DAT_I[11] => adri_ram[3].DATAB
DAT_I[12] => I2C_REG.DATAB
DAT_I[12] => I2C_REG.DATAB
DAT_I[12] => adri_ram[4].DATAB
DAT_I[13] => I2C_REG.DATAB
DAT_I[13] => I2C_REG.DATAB
DAT_I[13] => adri_ram[5].DATAB
DAT_I[14] => I2C_REG.DATAB
DAT_I[14] => I2C_REG.DATAB
DAT_I[14] => adri_ram[6].DATAB
DAT_I[15] => I2C_REG.DATAB
DAT_I[15] => adri_ram[7].DATAB
I2C_DATA_I[0] => dati_ram[0].DATAA
I2C_DATA_I[1] => dati_ram[1].DATAA
I2C_DATA_I[2] => dati_ram[2].DATAA
I2C_DATA_I[3] => dati_ram[3].DATAA
I2C_DATA_I[4] => dati_ram[4].DATAA
I2C_DATA_I[5] => dati_ram[5].DATAA
I2C_DATA_I[6] => dati_ram[6].DATAA
I2C_DATA_I[7] => dati_ram[7].DATAA
I2C_DATASENT => i2c_st.OUTPUTSELECT
I2C_DATASENT => i2c_st.OUTPUTSELECT
I2C_DATASENT => i2c_st.OUTPUTSELECT
I2C_DATASENT => i2c_st.OUTPUTSELECT
I2C_DATASENT => i2c_st.OUTPUTSELECT
I2C_DATASENT => i2c_st.OUTPUTSELECT
I2C_DATASENT => Starti.OUTPUTSELECT
I2C_DATASENT => RxSta.OUTPUTSELECT
I2C_DATASENT => TxSta.OUTPUTSELECT
I2C_DATASENT => iReg.OUTPUTSELECT
I2C_DATASENT => iReg.OUTPUTSELECT
I2C_DATASENT => iReg.OUTPUTSELECT
I2C_DATASENT => iReg.OUTPUTSELECT
I2C_DATASENT => iReg.OUTPUTSELECT
I2C_DATASENT => iReg.OUTPUTSELECT
I2C_DATASENT => iReg.OUTPUTSELECT
I2C_DATASENT => iReg.OUTPUTSELECT
I2C_DATASENT => iReg.OUTPUTSELECT
I2C_DATARCV => i2c_st.OUTPUTSELECT
I2C_DATARCV => i2c_st.OUTPUTSELECT
I2C_DATARCV => Starti.OUTPUTSELECT
I2C_DATARCV => RxSta.OUTPUTSELECT
I2C_DATARCV => TxSta.OUTPUTSELECT
I2C_DATARCV => Selector12.IN4


|Quad|SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2
CLK_I => Q.CLK
CLK_I => Y[0].CLK
CLK_I => Y[1].CLK
CLK_I => Y[2].CLK
CLK_I => Y[3].CLK
CLK_I => Y[4].CLK
CLK_I => Y[5].CLK
CLK_I => Data_i.CLK
CLK_I => nSCK[0].CLK
CLK_I => nSCK[1].CLK
CLK_I => cmd_ok.CLK
CLK_I => SCLi.CLK
CLK_I => SDAi.CLK
CLK_I => TxData_ok.CLK
CLK_I => shift_data.CLK
CLK_I => RxData_ok.CLK
CLK_I => txi.CLK
CLK_I => load[0].CLK
CLK_I => load[1].CLK
CLK_I => load[2].CLK
CLK_I => load[3].CLK
CLK_I => NB[0].CLK
CLK_I => NB[1].CLK
CLK_I => NB[2].CLK
CLK_I => NB[3].CLK
CLK_I => NB[4].CLK
CLK_I => NB[5].CLK
CLK_I => NB[6].CLK
CLK_I => I2C_DATA_O[0]~reg0.CLK
CLK_I => I2C_DATA_O[1]~reg0.CLK
CLK_I => I2C_DATA_O[2]~reg0.CLK
CLK_I => I2C_DATA_O[3]~reg0.CLK
CLK_I => I2C_DATA_O[4]~reg0.CLK
CLK_I => I2C_DATA_O[5]~reg0.CLK
CLK_I => I2C_DATA_O[6]~reg0.CLK
CLK_I => I2C_DATA_O[7]~reg0.CLK
CLK_I => Data_rcv[0].CLK
CLK_I => Data_rcv[1].CLK
CLK_I => Data_rcv[2].CLK
CLK_I => Data_rcv[3].CLK
CLK_I => Data_rcv[4].CLK
CLK_I => Data_rcv[5].CLK
CLK_I => Data_rcv[6].CLK
CLK_I => Data_rcv[7].CLK
CLK_I => Tramainit[0].CLK
CLK_I => Tramainit[1].CLK
CLK_I => Tramainit[2].CLK
CLK_I => Tramainit[3].CLK
CLK_I => Tramainit[4].CLK
CLK_I => Tramainit[5].CLK
CLK_I => Tramainit[6].CLK
CLK_I => Tramainit[7].CLK
CLK_I => Tramainit[8].CLK
CLK_I => Tramainit[9].CLK
CLK_I => Tramainit[10].CLK
CLK_I => Tramainit[11].CLK
CLK_I => Tramainit[12].CLK
CLK_I => Tramainit[13].CLK
CLK_I => Tramainit[14].CLK
CLK_I => Tramainit[15].CLK
CLK_I => Tramainit[16].CLK
CLK_I => Tramainit[17].CLK
CLK_I => Tramainit[18].CLK
CLK_I => Tramainit[19].CLK
CLK_I => Tramainit[20].CLK
CLK_I => Tramainit[21].CLK
CLK_I => Tramainit[22].CLK
CLK_I => Tramainit[23].CLK
CLK_I => Tramainit[24].CLK
CLK_I => Tramainit[25].CLK
CLK_I => Tramainit[26].CLK
CLK_I => Tramainit[27].CLK
CLK_I => Tramainit[28].CLK
CLK_I => Tramainit[29].CLK
CLK_I => Tramainit[30].CLK
CLK_I => Tramainit[31].CLK
CLK_I => Tramainit[32].CLK
CLK_I => Tramainit[33].CLK
CLK_I => Tramainit[34].CLK
CLK_I => Tramainit[35].CLK
CLK_I => state_I2C~7.DATAIN
CLK_I => state~9.DATAIN
RST_I => Y.OUTPUTSELECT
RST_I => Y.OUTPUTSELECT
RST_I => Y.OUTPUTSELECT
RST_I => Y.OUTPUTSELECT
RST_I => Y.OUTPUTSELECT
RST_I => Y.OUTPUTSELECT
RST_I => Q.OUTPUTSELECT
RST_I => Data_i.ACLR
RST_I => nSCK[0].PRESET
RST_I => nSCK[1].PRESET
RST_I => cmd_ok.ACLR
RST_I => SCLi.PRESET
RST_I => SDAi.PRESET
RST_I => shift_data.ACLR
RST_I => RxData_ok.ACLR
RST_I => txi.ACLR
RST_I => load[0].ACLR
RST_I => load[1].ACLR
RST_I => load[2].ACLR
RST_I => load[3].ACLR
RST_I => NB[0].ACLR
RST_I => NB[1].ACLR
RST_I => NB[2].ACLR
RST_I => NB[3].ACLR
RST_I => NB[4].ACLR
RST_I => NB[5].ACLR
RST_I => NB[6].ACLR
RST_I => Data_rcv[0].ACLR
RST_I => Data_rcv[1].ACLR
RST_I => Data_rcv[2].ACLR
RST_I => Data_rcv[3].ACLR
RST_I => Data_rcv[4].ACLR
RST_I => Data_rcv[5].ACLR
RST_I => Data_rcv[6].ACLR
RST_I => Data_rcv[7].ACLR
RST_I => Tramainit[0].PRESET
RST_I => Tramainit[1].PRESET
RST_I => Tramainit[2].PRESET
RST_I => Tramainit[3].PRESET
RST_I => Tramainit[4].PRESET
RST_I => Tramainit[5].PRESET
RST_I => Tramainit[6].PRESET
RST_I => Tramainit[7].PRESET
RST_I => Tramainit[8].PRESET
RST_I => Tramainit[9].PRESET
RST_I => Tramainit[10].PRESET
RST_I => Tramainit[11].PRESET
RST_I => Tramainit[12].PRESET
RST_I => Tramainit[13].PRESET
RST_I => Tramainit[14].PRESET
RST_I => Tramainit[15].PRESET
RST_I => Tramainit[16].PRESET
RST_I => Tramainit[17].PRESET
RST_I => Tramainit[18].PRESET
RST_I => Tramainit[19].PRESET
RST_I => Tramainit[20].PRESET
RST_I => Tramainit[21].PRESET
RST_I => Tramainit[22].PRESET
RST_I => Tramainit[23].PRESET
RST_I => Tramainit[24].PRESET
RST_I => Tramainit[25].PRESET
RST_I => Tramainit[26].PRESET
RST_I => Tramainit[27].PRESET
RST_I => Tramainit[28].PRESET
RST_I => Tramainit[29].PRESET
RST_I => Tramainit[30].PRESET
RST_I => Tramainit[31].PRESET
RST_I => Tramainit[32].PRESET
RST_I => Tramainit[33].PRESET
RST_I => Tramainit[34].PRESET
RST_I => Tramainit[35].PRESET
RST_I => state_I2C~9.DATAIN
RST_I => state~11.DATAIN
RST_I => I2C_DATA_O[7]~reg0.ENA
RST_I => I2C_DATA_O[6]~reg0.ENA
RST_I => I2C_DATA_O[5]~reg0.ENA
RST_I => I2C_DATA_O[4]~reg0.ENA
RST_I => I2C_DATA_O[3]~reg0.ENA
RST_I => I2C_DATA_O[2]~reg0.ENA
RST_I => I2C_DATA_O[1]~reg0.ENA
RST_I => I2C_DATA_O[0]~reg0.ENA
RST_I => TxData_ok.ENA
I2C_WR => state.DATAB
I2C_WR => Tramainit.OUTPUTSELECT
I2C_WR => Tramainit.OUTPUTSELECT
I2C_WR => Tramainit.OUTPUTSELECT
I2C_WR => Tramainit.OUTPUTSELECT
I2C_WR => Tramainit.OUTPUTSELECT
I2C_WR => Tramainit.OUTPUTSELECT
I2C_WR => Tramainit.OUTPUTSELECT
I2C_WR => state.DATAB
I2C_ADR_I[0] => Tramainit.DATAA
I2C_ADR_I[0] => Tramainit.DATAB
I2C_ADR_I[1] => Tramainit.DATAA
I2C_ADR_I[1] => Tramainit.DATAB
I2C_ADR_I[2] => Tramainit.DATAA
I2C_ADR_I[2] => Tramainit.DATAB
I2C_ADR_I[3] => Tramainit.DATAA
I2C_ADR_I[3] => Tramainit.DATAB
I2C_ADR_I[4] => Tramainit.DATAA
I2C_ADR_I[4] => Tramainit.DATAB
I2C_ADR_I[5] => Tramainit.DATAA
I2C_ADR_I[5] => Tramainit.DATAB
I2C_ADR_I[6] => Tramainit.DATAA
I2C_ADR_I[6] => Tramainit.DATAB
I2C_REG_I[0] => Tramainit.DATAB
I2C_REG_I[1] => Tramainit.DATAB
I2C_REG_I[2] => Tramainit.DATAB
I2C_REG_I[3] => Tramainit.DATAB
I2C_REG_I[4] => Tramainit.DATAB
I2C_REG_I[5] => Tramainit.DATAB
I2C_REG_I[6] => Tramainit.DATAB
I2C_REG_I[7] => Tramainit.DATAB
I2C_REG_I[8] => ~NO_FANOUT~
I2C_REG_I[9] => ~NO_FANOUT~
I2C_REG_I[10] => ~NO_FANOUT~
I2C_REG_I[11] => ~NO_FANOUT~
I2C_REG_I[12] => ~NO_FANOUT~
I2C_REG_I[13] => ~NO_FANOUT~
I2C_REG_I[14] => ~NO_FANOUT~
I2C_REG_I[15] => ~NO_FANOUT~
I2C_DATA_I[0] => Tramainit.DATAB
I2C_DATA_I[1] => Tramainit.DATAB
I2C_DATA_I[2] => Tramainit.DATAB
I2C_DATA_I[3] => Tramainit.DATAB
I2C_DATA_I[4] => Tramainit.DATAB
I2C_DATA_I[5] => Tramainit.DATAB
I2C_DATA_I[6] => Tramainit.DATAB
I2C_DATA_I[7] => Tramainit.DATAB
I2C_DATA_I[8] => ~NO_FANOUT~
I2C_DATA_I[9] => ~NO_FANOUT~
I2C_DATA_I[10] => ~NO_FANOUT~
I2C_DATA_I[11] => ~NO_FANOUT~
I2C_DATA_I[12] => ~NO_FANOUT~
I2C_DATA_I[13] => ~NO_FANOUT~
I2C_DATA_I[14] => ~NO_FANOUT~
I2C_DATA_I[15] => ~NO_FANOUT~
I2C_START_I => SHIFT_I2C.IN1
I2C_START_I => state.OUTPUTSELECT
I2C_START_I => state.OUTPUTSELECT
I2C_START_I => Selector6.IN5
I2C_START_I => Selector7.IN5
I2C_START_I => Selector9.IN5
I2C_START_I => Selector16.IN5
I2C_START_I => Selector17.IN0
I2C_START_I => Selector5.IN2
I2C_START_I => Selector15.IN2
I2C_START_I => Selector8.IN2
I2C_SCL <> I2C_SCL
I2C_SDA <> I2C_SDA


|Quad|SENSORS:inst1|DataIntf:I2CDataIntf
STB_I => DAT_O[0].OE
STB_I => DAT_O[1].OE
STB_I => DAT_O[2].OE
STB_I => DAT_O[3].OE
STB_I => DAT_O[4].OE
STB_I => DAT_O[5].OE
STB_I => DAT_O[6].OE
STB_I => DAT_O[7].OE
STB_I => DAT_O[8].OE
STB_I => DAT_O[9].OE
STB_I => DAT_O[10].OE
STB_I => DAT_O[11].OE
STB_I => DAT_O[12].OE
STB_I => DAT_O[13].OE
STB_I => DAT_O[14].OE
STB_I => DAT_O[15].OE
DAT_I[0] => DAT_O[0].DATAIN
DAT_I[1] => DAT_O[1].DATAIN
DAT_I[2] => DAT_O[2].DATAIN
DAT_I[3] => DAT_O[3].DATAIN
DAT_I[4] => DAT_O[4].DATAIN
DAT_I[5] => DAT_O[5].DATAIN
DAT_I[6] => DAT_O[6].DATAIN
DAT_I[7] => DAT_O[7].DATAIN
DAT_I[8] => DAT_O[8].DATAIN
DAT_I[9] => DAT_O[9].DATAIN
DAT_I[10] => DAT_O[10].DATAIN
DAT_I[11] => DAT_O[11].DATAIN
DAT_I[12] => DAT_O[12].DATAIN
DAT_I[13] => DAT_O[13].DATAIN
DAT_I[14] => DAT_O[14].DATAIN
DAT_I[15] => DAT_O[15].DATAIN


|Quad|PWM:inst2
clk => pwm.CLK
clk => step[0].CLK
clk => step[1].CLK
clk => step[2].CLK
clk => step[3].CLK
clk => step[4].CLK
clk => step[5].CLK
clk => step[6].CLK
clk => step[7].CLK
clk => step[8].CLK
clk => step[9].CLK
clk => step[10].CLK
clk => step[11].CLK
clk => step[12].CLK
clk => step[13].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
dutty_cycle[0] => LessThan0.IN14
dutty_cycle[1] => LessThan0.IN13
dutty_cycle[2] => LessThan0.IN12
dutty_cycle[3] => LessThan0.IN11
dutty_cycle[4] => LessThan0.IN10
dutty_cycle[5] => LessThan0.IN9
dutty_cycle[6] => LessThan0.IN8
dutty_cycle[7] => LessThan0.IN7
dutty_cycle[8] => LessThan0.IN6
dutty_cycle[9] => LessThan0.IN5
dutty_cycle[10] => LessThan0.IN4
dutty_cycle[11] => LessThan0.IN3
dutty_cycle[12] => LessThan0.IN2
dutty_cycle[13] => LessThan0.IN1


|Quad|PWM:inst3
clk => pwm.CLK
clk => step[0].CLK
clk => step[1].CLK
clk => step[2].CLK
clk => step[3].CLK
clk => step[4].CLK
clk => step[5].CLK
clk => step[6].CLK
clk => step[7].CLK
clk => step[8].CLK
clk => step[9].CLK
clk => step[10].CLK
clk => step[11].CLK
clk => step[12].CLK
clk => step[13].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
dutty_cycle[0] => LessThan0.IN14
dutty_cycle[1] => LessThan0.IN13
dutty_cycle[2] => LessThan0.IN12
dutty_cycle[3] => LessThan0.IN11
dutty_cycle[4] => LessThan0.IN10
dutty_cycle[5] => LessThan0.IN9
dutty_cycle[6] => LessThan0.IN8
dutty_cycle[7] => LessThan0.IN7
dutty_cycle[8] => LessThan0.IN6
dutty_cycle[9] => LessThan0.IN5
dutty_cycle[10] => LessThan0.IN4
dutty_cycle[11] => LessThan0.IN3
dutty_cycle[12] => LessThan0.IN2
dutty_cycle[13] => LessThan0.IN1


|Quad|PWM:inst4
clk => pwm.CLK
clk => step[0].CLK
clk => step[1].CLK
clk => step[2].CLK
clk => step[3].CLK
clk => step[4].CLK
clk => step[5].CLK
clk => step[6].CLK
clk => step[7].CLK
clk => step[8].CLK
clk => step[9].CLK
clk => step[10].CLK
clk => step[11].CLK
clk => step[12].CLK
clk => step[13].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
dutty_cycle[0] => LessThan0.IN14
dutty_cycle[1] => LessThan0.IN13
dutty_cycle[2] => LessThan0.IN12
dutty_cycle[3] => LessThan0.IN11
dutty_cycle[4] => LessThan0.IN10
dutty_cycle[5] => LessThan0.IN9
dutty_cycle[6] => LessThan0.IN8
dutty_cycle[7] => LessThan0.IN7
dutty_cycle[8] => LessThan0.IN6
dutty_cycle[9] => LessThan0.IN5
dutty_cycle[10] => LessThan0.IN4
dutty_cycle[11] => LessThan0.IN3
dutty_cycle[12] => LessThan0.IN2
dutty_cycle[13] => LessThan0.IN1


|Quad|PWM:inst5
clk => pwm.CLK
clk => step[0].CLK
clk => step[1].CLK
clk => step[2].CLK
clk => step[3].CLK
clk => step[4].CLK
clk => step[5].CLK
clk => step[6].CLK
clk => step[7].CLK
clk => step[8].CLK
clk => step[9].CLK
clk => step[10].CLK
clk => step[11].CLK
clk => step[12].CLK
clk => step[13].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
dutty_cycle[0] => LessThan0.IN14
dutty_cycle[1] => LessThan0.IN13
dutty_cycle[2] => LessThan0.IN12
dutty_cycle[3] => LessThan0.IN11
dutty_cycle[4] => LessThan0.IN10
dutty_cycle[5] => LessThan0.IN9
dutty_cycle[6] => LessThan0.IN8
dutty_cycle[7] => LessThan0.IN7
dutty_cycle[8] => LessThan0.IN6
dutty_cycle[9] => LessThan0.IN5
dutty_cycle[10] => LessThan0.IN4
dutty_cycle[11] => LessThan0.IN3
dutty_cycle[12] => LessThan0.IN2
dutty_cycle[13] => LessThan0.IN1


|Quad|uart:inst11
clk => mod_m_counter:baud_gen_unit.clk
clk => wdata8_reg.CLK
clk => wdata8_s.CLK
clk => fifo:fifo_tx_unit.clk
clk => uart_tx:uart_tx_unit.clk
reset => mod_m_counter:baud_gen_unit.reset
reset => fifo:fifo_tx_unit.reset
reset => uart_tx:uart_tx_unit.reset
reset => wdata8_reg.ACLR
reset => wdata8_s.ACLR
w_data[0] => fifo:fifo_tx_unit.w_data[0]
w_data[1] => fifo:fifo_tx_unit.w_data[1]
w_data[2] => fifo:fifo_tx_unit.w_data[2]
w_data[3] => fifo:fifo_tx_unit.w_data[3]
w_data[4] => fifo:fifo_tx_unit.w_data[4]
w_data[5] => fifo:fifo_tx_unit.w_data[5]
w_data[6] => fifo:fifo_tx_unit.w_data[6]
w_data[7] => fifo:fifo_tx_unit.w_data[7]
w_data[8] => wdata8_s.DATAIN


|Quad|uart:inst11|mod_m_counter:baud_gen_unit
clk => r_reg[0].CLK
clk => r_reg[1].CLK
clk => r_reg[2].CLK
clk => r_reg[3].CLK
clk => r_reg[4].CLK
clk => r_reg[5].CLK
clk => r_reg[6].CLK
clk => r_reg[7].CLK
reset => r_reg[0].ACLR
reset => r_reg[1].ACLR
reset => r_reg[2].ACLR
reset => r_reg[3].ACLR
reset => r_reg[4].ACLR
reset => r_reg[5].ACLR
reset => r_reg[6].ACLR
reset => r_reg[7].ACLR


|Quad|uart:inst11|fifo:fifo_tx_unit
clk => empty_reg.CLK
clk => full_reg.CLK
clk => r_ptr_reg[0].CLK
clk => r_ptr_reg[1].CLK
clk => r_ptr_reg[2].CLK
clk => r_ptr_reg[3].CLK
clk => r_ptr_reg[4].CLK
clk => r_ptr_reg[5].CLK
clk => w_ptr_reg[0].CLK
clk => w_ptr_reg[1].CLK
clk => w_ptr_reg[2].CLK
clk => w_ptr_reg[3].CLK
clk => w_ptr_reg[4].CLK
clk => w_ptr_reg[5].CLK
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => array_reg[4][0].CLK
clk => array_reg[4][1].CLK
clk => array_reg[4][2].CLK
clk => array_reg[4][3].CLK
clk => array_reg[4][4].CLK
clk => array_reg[4][5].CLK
clk => array_reg[4][6].CLK
clk => array_reg[4][7].CLK
clk => array_reg[5][0].CLK
clk => array_reg[5][1].CLK
clk => array_reg[5][2].CLK
clk => array_reg[5][3].CLK
clk => array_reg[5][4].CLK
clk => array_reg[5][5].CLK
clk => array_reg[5][6].CLK
clk => array_reg[5][7].CLK
clk => array_reg[6][0].CLK
clk => array_reg[6][1].CLK
clk => array_reg[6][2].CLK
clk => array_reg[6][3].CLK
clk => array_reg[6][4].CLK
clk => array_reg[6][5].CLK
clk => array_reg[6][6].CLK
clk => array_reg[6][7].CLK
clk => array_reg[7][0].CLK
clk => array_reg[7][1].CLK
clk => array_reg[7][2].CLK
clk => array_reg[7][3].CLK
clk => array_reg[7][4].CLK
clk => array_reg[7][5].CLK
clk => array_reg[7][6].CLK
clk => array_reg[7][7].CLK
clk => array_reg[8][0].CLK
clk => array_reg[8][1].CLK
clk => array_reg[8][2].CLK
clk => array_reg[8][3].CLK
clk => array_reg[8][4].CLK
clk => array_reg[8][5].CLK
clk => array_reg[8][6].CLK
clk => array_reg[8][7].CLK
clk => array_reg[9][0].CLK
clk => array_reg[9][1].CLK
clk => array_reg[9][2].CLK
clk => array_reg[9][3].CLK
clk => array_reg[9][4].CLK
clk => array_reg[9][5].CLK
clk => array_reg[9][6].CLK
clk => array_reg[9][7].CLK
clk => array_reg[10][0].CLK
clk => array_reg[10][1].CLK
clk => array_reg[10][2].CLK
clk => array_reg[10][3].CLK
clk => array_reg[10][4].CLK
clk => array_reg[10][5].CLK
clk => array_reg[10][6].CLK
clk => array_reg[10][7].CLK
clk => array_reg[11][0].CLK
clk => array_reg[11][1].CLK
clk => array_reg[11][2].CLK
clk => array_reg[11][3].CLK
clk => array_reg[11][4].CLK
clk => array_reg[11][5].CLK
clk => array_reg[11][6].CLK
clk => array_reg[11][7].CLK
clk => array_reg[12][0].CLK
clk => array_reg[12][1].CLK
clk => array_reg[12][2].CLK
clk => array_reg[12][3].CLK
clk => array_reg[12][4].CLK
clk => array_reg[12][5].CLK
clk => array_reg[12][6].CLK
clk => array_reg[12][7].CLK
clk => array_reg[13][0].CLK
clk => array_reg[13][1].CLK
clk => array_reg[13][2].CLK
clk => array_reg[13][3].CLK
clk => array_reg[13][4].CLK
clk => array_reg[13][5].CLK
clk => array_reg[13][6].CLK
clk => array_reg[13][7].CLK
clk => array_reg[14][0].CLK
clk => array_reg[14][1].CLK
clk => array_reg[14][2].CLK
clk => array_reg[14][3].CLK
clk => array_reg[14][4].CLK
clk => array_reg[14][5].CLK
clk => array_reg[14][6].CLK
clk => array_reg[14][7].CLK
clk => array_reg[15][0].CLK
clk => array_reg[15][1].CLK
clk => array_reg[15][2].CLK
clk => array_reg[15][3].CLK
clk => array_reg[15][4].CLK
clk => array_reg[15][5].CLK
clk => array_reg[15][6].CLK
clk => array_reg[15][7].CLK
clk => array_reg[16][0].CLK
clk => array_reg[16][1].CLK
clk => array_reg[16][2].CLK
clk => array_reg[16][3].CLK
clk => array_reg[16][4].CLK
clk => array_reg[16][5].CLK
clk => array_reg[16][6].CLK
clk => array_reg[16][7].CLK
clk => array_reg[17][0].CLK
clk => array_reg[17][1].CLK
clk => array_reg[17][2].CLK
clk => array_reg[17][3].CLK
clk => array_reg[17][4].CLK
clk => array_reg[17][5].CLK
clk => array_reg[17][6].CLK
clk => array_reg[17][7].CLK
clk => array_reg[18][0].CLK
clk => array_reg[18][1].CLK
clk => array_reg[18][2].CLK
clk => array_reg[18][3].CLK
clk => array_reg[18][4].CLK
clk => array_reg[18][5].CLK
clk => array_reg[18][6].CLK
clk => array_reg[18][7].CLK
clk => array_reg[19][0].CLK
clk => array_reg[19][1].CLK
clk => array_reg[19][2].CLK
clk => array_reg[19][3].CLK
clk => array_reg[19][4].CLK
clk => array_reg[19][5].CLK
clk => array_reg[19][6].CLK
clk => array_reg[19][7].CLK
clk => array_reg[20][0].CLK
clk => array_reg[20][1].CLK
clk => array_reg[20][2].CLK
clk => array_reg[20][3].CLK
clk => array_reg[20][4].CLK
clk => array_reg[20][5].CLK
clk => array_reg[20][6].CLK
clk => array_reg[20][7].CLK
clk => array_reg[21][0].CLK
clk => array_reg[21][1].CLK
clk => array_reg[21][2].CLK
clk => array_reg[21][3].CLK
clk => array_reg[21][4].CLK
clk => array_reg[21][5].CLK
clk => array_reg[21][6].CLK
clk => array_reg[21][7].CLK
clk => array_reg[22][0].CLK
clk => array_reg[22][1].CLK
clk => array_reg[22][2].CLK
clk => array_reg[22][3].CLK
clk => array_reg[22][4].CLK
clk => array_reg[22][5].CLK
clk => array_reg[22][6].CLK
clk => array_reg[22][7].CLK
clk => array_reg[23][0].CLK
clk => array_reg[23][1].CLK
clk => array_reg[23][2].CLK
clk => array_reg[23][3].CLK
clk => array_reg[23][4].CLK
clk => array_reg[23][5].CLK
clk => array_reg[23][6].CLK
clk => array_reg[23][7].CLK
clk => array_reg[24][0].CLK
clk => array_reg[24][1].CLK
clk => array_reg[24][2].CLK
clk => array_reg[24][3].CLK
clk => array_reg[24][4].CLK
clk => array_reg[24][5].CLK
clk => array_reg[24][6].CLK
clk => array_reg[24][7].CLK
clk => array_reg[25][0].CLK
clk => array_reg[25][1].CLK
clk => array_reg[25][2].CLK
clk => array_reg[25][3].CLK
clk => array_reg[25][4].CLK
clk => array_reg[25][5].CLK
clk => array_reg[25][6].CLK
clk => array_reg[25][7].CLK
clk => array_reg[26][0].CLK
clk => array_reg[26][1].CLK
clk => array_reg[26][2].CLK
clk => array_reg[26][3].CLK
clk => array_reg[26][4].CLK
clk => array_reg[26][5].CLK
clk => array_reg[26][6].CLK
clk => array_reg[26][7].CLK
clk => array_reg[27][0].CLK
clk => array_reg[27][1].CLK
clk => array_reg[27][2].CLK
clk => array_reg[27][3].CLK
clk => array_reg[27][4].CLK
clk => array_reg[27][5].CLK
clk => array_reg[27][6].CLK
clk => array_reg[27][7].CLK
clk => array_reg[28][0].CLK
clk => array_reg[28][1].CLK
clk => array_reg[28][2].CLK
clk => array_reg[28][3].CLK
clk => array_reg[28][4].CLK
clk => array_reg[28][5].CLK
clk => array_reg[28][6].CLK
clk => array_reg[28][7].CLK
clk => array_reg[29][0].CLK
clk => array_reg[29][1].CLK
clk => array_reg[29][2].CLK
clk => array_reg[29][3].CLK
clk => array_reg[29][4].CLK
clk => array_reg[29][5].CLK
clk => array_reg[29][6].CLK
clk => array_reg[29][7].CLK
clk => array_reg[30][0].CLK
clk => array_reg[30][1].CLK
clk => array_reg[30][2].CLK
clk => array_reg[30][3].CLK
clk => array_reg[30][4].CLK
clk => array_reg[30][5].CLK
clk => array_reg[30][6].CLK
clk => array_reg[30][7].CLK
clk => array_reg[31][0].CLK
clk => array_reg[31][1].CLK
clk => array_reg[31][2].CLK
clk => array_reg[31][3].CLK
clk => array_reg[31][4].CLK
clk => array_reg[31][5].CLK
clk => array_reg[31][6].CLK
clk => array_reg[31][7].CLK
clk => array_reg[32][0].CLK
clk => array_reg[32][1].CLK
clk => array_reg[32][2].CLK
clk => array_reg[32][3].CLK
clk => array_reg[32][4].CLK
clk => array_reg[32][5].CLK
clk => array_reg[32][6].CLK
clk => array_reg[32][7].CLK
clk => array_reg[33][0].CLK
clk => array_reg[33][1].CLK
clk => array_reg[33][2].CLK
clk => array_reg[33][3].CLK
clk => array_reg[33][4].CLK
clk => array_reg[33][5].CLK
clk => array_reg[33][6].CLK
clk => array_reg[33][7].CLK
clk => array_reg[34][0].CLK
clk => array_reg[34][1].CLK
clk => array_reg[34][2].CLK
clk => array_reg[34][3].CLK
clk => array_reg[34][4].CLK
clk => array_reg[34][5].CLK
clk => array_reg[34][6].CLK
clk => array_reg[34][7].CLK
clk => array_reg[35][0].CLK
clk => array_reg[35][1].CLK
clk => array_reg[35][2].CLK
clk => array_reg[35][3].CLK
clk => array_reg[35][4].CLK
clk => array_reg[35][5].CLK
clk => array_reg[35][6].CLK
clk => array_reg[35][7].CLK
clk => array_reg[36][0].CLK
clk => array_reg[36][1].CLK
clk => array_reg[36][2].CLK
clk => array_reg[36][3].CLK
clk => array_reg[36][4].CLK
clk => array_reg[36][5].CLK
clk => array_reg[36][6].CLK
clk => array_reg[36][7].CLK
clk => array_reg[37][0].CLK
clk => array_reg[37][1].CLK
clk => array_reg[37][2].CLK
clk => array_reg[37][3].CLK
clk => array_reg[37][4].CLK
clk => array_reg[37][5].CLK
clk => array_reg[37][6].CLK
clk => array_reg[37][7].CLK
clk => array_reg[38][0].CLK
clk => array_reg[38][1].CLK
clk => array_reg[38][2].CLK
clk => array_reg[38][3].CLK
clk => array_reg[38][4].CLK
clk => array_reg[38][5].CLK
clk => array_reg[38][6].CLK
clk => array_reg[38][7].CLK
clk => array_reg[39][0].CLK
clk => array_reg[39][1].CLK
clk => array_reg[39][2].CLK
clk => array_reg[39][3].CLK
clk => array_reg[39][4].CLK
clk => array_reg[39][5].CLK
clk => array_reg[39][6].CLK
clk => array_reg[39][7].CLK
clk => array_reg[40][0].CLK
clk => array_reg[40][1].CLK
clk => array_reg[40][2].CLK
clk => array_reg[40][3].CLK
clk => array_reg[40][4].CLK
clk => array_reg[40][5].CLK
clk => array_reg[40][6].CLK
clk => array_reg[40][7].CLK
clk => array_reg[41][0].CLK
clk => array_reg[41][1].CLK
clk => array_reg[41][2].CLK
clk => array_reg[41][3].CLK
clk => array_reg[41][4].CLK
clk => array_reg[41][5].CLK
clk => array_reg[41][6].CLK
clk => array_reg[41][7].CLK
clk => array_reg[42][0].CLK
clk => array_reg[42][1].CLK
clk => array_reg[42][2].CLK
clk => array_reg[42][3].CLK
clk => array_reg[42][4].CLK
clk => array_reg[42][5].CLK
clk => array_reg[42][6].CLK
clk => array_reg[42][7].CLK
clk => array_reg[43][0].CLK
clk => array_reg[43][1].CLK
clk => array_reg[43][2].CLK
clk => array_reg[43][3].CLK
clk => array_reg[43][4].CLK
clk => array_reg[43][5].CLK
clk => array_reg[43][6].CLK
clk => array_reg[43][7].CLK
clk => array_reg[44][0].CLK
clk => array_reg[44][1].CLK
clk => array_reg[44][2].CLK
clk => array_reg[44][3].CLK
clk => array_reg[44][4].CLK
clk => array_reg[44][5].CLK
clk => array_reg[44][6].CLK
clk => array_reg[44][7].CLK
clk => array_reg[45][0].CLK
clk => array_reg[45][1].CLK
clk => array_reg[45][2].CLK
clk => array_reg[45][3].CLK
clk => array_reg[45][4].CLK
clk => array_reg[45][5].CLK
clk => array_reg[45][6].CLK
clk => array_reg[45][7].CLK
clk => array_reg[46][0].CLK
clk => array_reg[46][1].CLK
clk => array_reg[46][2].CLK
clk => array_reg[46][3].CLK
clk => array_reg[46][4].CLK
clk => array_reg[46][5].CLK
clk => array_reg[46][6].CLK
clk => array_reg[46][7].CLK
clk => array_reg[47][0].CLK
clk => array_reg[47][1].CLK
clk => array_reg[47][2].CLK
clk => array_reg[47][3].CLK
clk => array_reg[47][4].CLK
clk => array_reg[47][5].CLK
clk => array_reg[47][6].CLK
clk => array_reg[47][7].CLK
clk => array_reg[48][0].CLK
clk => array_reg[48][1].CLK
clk => array_reg[48][2].CLK
clk => array_reg[48][3].CLK
clk => array_reg[48][4].CLK
clk => array_reg[48][5].CLK
clk => array_reg[48][6].CLK
clk => array_reg[48][7].CLK
clk => array_reg[49][0].CLK
clk => array_reg[49][1].CLK
clk => array_reg[49][2].CLK
clk => array_reg[49][3].CLK
clk => array_reg[49][4].CLK
clk => array_reg[49][5].CLK
clk => array_reg[49][6].CLK
clk => array_reg[49][7].CLK
clk => array_reg[50][0].CLK
clk => array_reg[50][1].CLK
clk => array_reg[50][2].CLK
clk => array_reg[50][3].CLK
clk => array_reg[50][4].CLK
clk => array_reg[50][5].CLK
clk => array_reg[50][6].CLK
clk => array_reg[50][7].CLK
clk => array_reg[51][0].CLK
clk => array_reg[51][1].CLK
clk => array_reg[51][2].CLK
clk => array_reg[51][3].CLK
clk => array_reg[51][4].CLK
clk => array_reg[51][5].CLK
clk => array_reg[51][6].CLK
clk => array_reg[51][7].CLK
clk => array_reg[52][0].CLK
clk => array_reg[52][1].CLK
clk => array_reg[52][2].CLK
clk => array_reg[52][3].CLK
clk => array_reg[52][4].CLK
clk => array_reg[52][5].CLK
clk => array_reg[52][6].CLK
clk => array_reg[52][7].CLK
clk => array_reg[53][0].CLK
clk => array_reg[53][1].CLK
clk => array_reg[53][2].CLK
clk => array_reg[53][3].CLK
clk => array_reg[53][4].CLK
clk => array_reg[53][5].CLK
clk => array_reg[53][6].CLK
clk => array_reg[53][7].CLK
clk => array_reg[54][0].CLK
clk => array_reg[54][1].CLK
clk => array_reg[54][2].CLK
clk => array_reg[54][3].CLK
clk => array_reg[54][4].CLK
clk => array_reg[54][5].CLK
clk => array_reg[54][6].CLK
clk => array_reg[54][7].CLK
clk => array_reg[55][0].CLK
clk => array_reg[55][1].CLK
clk => array_reg[55][2].CLK
clk => array_reg[55][3].CLK
clk => array_reg[55][4].CLK
clk => array_reg[55][5].CLK
clk => array_reg[55][6].CLK
clk => array_reg[55][7].CLK
clk => array_reg[56][0].CLK
clk => array_reg[56][1].CLK
clk => array_reg[56][2].CLK
clk => array_reg[56][3].CLK
clk => array_reg[56][4].CLK
clk => array_reg[56][5].CLK
clk => array_reg[56][6].CLK
clk => array_reg[56][7].CLK
clk => array_reg[57][0].CLK
clk => array_reg[57][1].CLK
clk => array_reg[57][2].CLK
clk => array_reg[57][3].CLK
clk => array_reg[57][4].CLK
clk => array_reg[57][5].CLK
clk => array_reg[57][6].CLK
clk => array_reg[57][7].CLK
clk => array_reg[58][0].CLK
clk => array_reg[58][1].CLK
clk => array_reg[58][2].CLK
clk => array_reg[58][3].CLK
clk => array_reg[58][4].CLK
clk => array_reg[58][5].CLK
clk => array_reg[58][6].CLK
clk => array_reg[58][7].CLK
clk => array_reg[59][0].CLK
clk => array_reg[59][1].CLK
clk => array_reg[59][2].CLK
clk => array_reg[59][3].CLK
clk => array_reg[59][4].CLK
clk => array_reg[59][5].CLK
clk => array_reg[59][6].CLK
clk => array_reg[59][7].CLK
clk => array_reg[60][0].CLK
clk => array_reg[60][1].CLK
clk => array_reg[60][2].CLK
clk => array_reg[60][3].CLK
clk => array_reg[60][4].CLK
clk => array_reg[60][5].CLK
clk => array_reg[60][6].CLK
clk => array_reg[60][7].CLK
clk => array_reg[61][0].CLK
clk => array_reg[61][1].CLK
clk => array_reg[61][2].CLK
clk => array_reg[61][3].CLK
clk => array_reg[61][4].CLK
clk => array_reg[61][5].CLK
clk => array_reg[61][6].CLK
clk => array_reg[61][7].CLK
clk => array_reg[62][0].CLK
clk => array_reg[62][1].CLK
clk => array_reg[62][2].CLK
clk => array_reg[62][3].CLK
clk => array_reg[62][4].CLK
clk => array_reg[62][5].CLK
clk => array_reg[62][6].CLK
clk => array_reg[62][7].CLK
clk => array_reg[63][0].CLK
clk => array_reg[63][1].CLK
clk => array_reg[63][2].CLK
clk => array_reg[63][3].CLK
clk => array_reg[63][4].CLK
clk => array_reg[63][5].CLK
clk => array_reg[63][6].CLK
clk => array_reg[63][7].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => array_reg[4][0].ACLR
reset => array_reg[4][1].ACLR
reset => array_reg[4][2].ACLR
reset => array_reg[4][3].ACLR
reset => array_reg[4][4].ACLR
reset => array_reg[4][5].ACLR
reset => array_reg[4][6].ACLR
reset => array_reg[4][7].ACLR
reset => array_reg[5][0].ACLR
reset => array_reg[5][1].ACLR
reset => array_reg[5][2].ACLR
reset => array_reg[5][3].ACLR
reset => array_reg[5][4].ACLR
reset => array_reg[5][5].ACLR
reset => array_reg[5][6].ACLR
reset => array_reg[5][7].ACLR
reset => array_reg[6][0].ACLR
reset => array_reg[6][1].ACLR
reset => array_reg[6][2].ACLR
reset => array_reg[6][3].ACLR
reset => array_reg[6][4].ACLR
reset => array_reg[6][5].ACLR
reset => array_reg[6][6].ACLR
reset => array_reg[6][7].ACLR
reset => array_reg[7][0].ACLR
reset => array_reg[7][1].ACLR
reset => array_reg[7][2].ACLR
reset => array_reg[7][3].ACLR
reset => array_reg[7][4].ACLR
reset => array_reg[7][5].ACLR
reset => array_reg[7][6].ACLR
reset => array_reg[7][7].ACLR
reset => array_reg[8][0].ACLR
reset => array_reg[8][1].ACLR
reset => array_reg[8][2].ACLR
reset => array_reg[8][3].ACLR
reset => array_reg[8][4].ACLR
reset => array_reg[8][5].ACLR
reset => array_reg[8][6].ACLR
reset => array_reg[8][7].ACLR
reset => array_reg[9][0].ACLR
reset => array_reg[9][1].ACLR
reset => array_reg[9][2].ACLR
reset => array_reg[9][3].ACLR
reset => array_reg[9][4].ACLR
reset => array_reg[9][5].ACLR
reset => array_reg[9][6].ACLR
reset => array_reg[9][7].ACLR
reset => array_reg[10][0].ACLR
reset => array_reg[10][1].ACLR
reset => array_reg[10][2].ACLR
reset => array_reg[10][3].ACLR
reset => array_reg[10][4].ACLR
reset => array_reg[10][5].ACLR
reset => array_reg[10][6].ACLR
reset => array_reg[10][7].ACLR
reset => array_reg[11][0].ACLR
reset => array_reg[11][1].ACLR
reset => array_reg[11][2].ACLR
reset => array_reg[11][3].ACLR
reset => array_reg[11][4].ACLR
reset => array_reg[11][5].ACLR
reset => array_reg[11][6].ACLR
reset => array_reg[11][7].ACLR
reset => array_reg[12][0].ACLR
reset => array_reg[12][1].ACLR
reset => array_reg[12][2].ACLR
reset => array_reg[12][3].ACLR
reset => array_reg[12][4].ACLR
reset => array_reg[12][5].ACLR
reset => array_reg[12][6].ACLR
reset => array_reg[12][7].ACLR
reset => array_reg[13][0].ACLR
reset => array_reg[13][1].ACLR
reset => array_reg[13][2].ACLR
reset => array_reg[13][3].ACLR
reset => array_reg[13][4].ACLR
reset => array_reg[13][5].ACLR
reset => array_reg[13][6].ACLR
reset => array_reg[13][7].ACLR
reset => array_reg[14][0].ACLR
reset => array_reg[14][1].ACLR
reset => array_reg[14][2].ACLR
reset => array_reg[14][3].ACLR
reset => array_reg[14][4].ACLR
reset => array_reg[14][5].ACLR
reset => array_reg[14][6].ACLR
reset => array_reg[14][7].ACLR
reset => array_reg[15][0].ACLR
reset => array_reg[15][1].ACLR
reset => array_reg[15][2].ACLR
reset => array_reg[15][3].ACLR
reset => array_reg[15][4].ACLR
reset => array_reg[15][5].ACLR
reset => array_reg[15][6].ACLR
reset => array_reg[15][7].ACLR
reset => array_reg[16][0].ACLR
reset => array_reg[16][1].ACLR
reset => array_reg[16][2].ACLR
reset => array_reg[16][3].ACLR
reset => array_reg[16][4].ACLR
reset => array_reg[16][5].ACLR
reset => array_reg[16][6].ACLR
reset => array_reg[16][7].ACLR
reset => array_reg[17][0].ACLR
reset => array_reg[17][1].ACLR
reset => array_reg[17][2].ACLR
reset => array_reg[17][3].ACLR
reset => array_reg[17][4].ACLR
reset => array_reg[17][5].ACLR
reset => array_reg[17][6].ACLR
reset => array_reg[17][7].ACLR
reset => array_reg[18][0].ACLR
reset => array_reg[18][1].ACLR
reset => array_reg[18][2].ACLR
reset => array_reg[18][3].ACLR
reset => array_reg[18][4].ACLR
reset => array_reg[18][5].ACLR
reset => array_reg[18][6].ACLR
reset => array_reg[18][7].ACLR
reset => array_reg[19][0].ACLR
reset => array_reg[19][1].ACLR
reset => array_reg[19][2].ACLR
reset => array_reg[19][3].ACLR
reset => array_reg[19][4].ACLR
reset => array_reg[19][5].ACLR
reset => array_reg[19][6].ACLR
reset => array_reg[19][7].ACLR
reset => array_reg[20][0].ACLR
reset => array_reg[20][1].ACLR
reset => array_reg[20][2].ACLR
reset => array_reg[20][3].ACLR
reset => array_reg[20][4].ACLR
reset => array_reg[20][5].ACLR
reset => array_reg[20][6].ACLR
reset => array_reg[20][7].ACLR
reset => array_reg[21][0].ACLR
reset => array_reg[21][1].ACLR
reset => array_reg[21][2].ACLR
reset => array_reg[21][3].ACLR
reset => array_reg[21][4].ACLR
reset => array_reg[21][5].ACLR
reset => array_reg[21][6].ACLR
reset => array_reg[21][7].ACLR
reset => array_reg[22][0].ACLR
reset => array_reg[22][1].ACLR
reset => array_reg[22][2].ACLR
reset => array_reg[22][3].ACLR
reset => array_reg[22][4].ACLR
reset => array_reg[22][5].ACLR
reset => array_reg[22][6].ACLR
reset => array_reg[22][7].ACLR
reset => array_reg[23][0].ACLR
reset => array_reg[23][1].ACLR
reset => array_reg[23][2].ACLR
reset => array_reg[23][3].ACLR
reset => array_reg[23][4].ACLR
reset => array_reg[23][5].ACLR
reset => array_reg[23][6].ACLR
reset => array_reg[23][7].ACLR
reset => array_reg[24][0].ACLR
reset => array_reg[24][1].ACLR
reset => array_reg[24][2].ACLR
reset => array_reg[24][3].ACLR
reset => array_reg[24][4].ACLR
reset => array_reg[24][5].ACLR
reset => array_reg[24][6].ACLR
reset => array_reg[24][7].ACLR
reset => array_reg[25][0].ACLR
reset => array_reg[25][1].ACLR
reset => array_reg[25][2].ACLR
reset => array_reg[25][3].ACLR
reset => array_reg[25][4].ACLR
reset => array_reg[25][5].ACLR
reset => array_reg[25][6].ACLR
reset => array_reg[25][7].ACLR
reset => array_reg[26][0].ACLR
reset => array_reg[26][1].ACLR
reset => array_reg[26][2].ACLR
reset => array_reg[26][3].ACLR
reset => array_reg[26][4].ACLR
reset => array_reg[26][5].ACLR
reset => array_reg[26][6].ACLR
reset => array_reg[26][7].ACLR
reset => array_reg[27][0].ACLR
reset => array_reg[27][1].ACLR
reset => array_reg[27][2].ACLR
reset => array_reg[27][3].ACLR
reset => array_reg[27][4].ACLR
reset => array_reg[27][5].ACLR
reset => array_reg[27][6].ACLR
reset => array_reg[27][7].ACLR
reset => array_reg[28][0].ACLR
reset => array_reg[28][1].ACLR
reset => array_reg[28][2].ACLR
reset => array_reg[28][3].ACLR
reset => array_reg[28][4].ACLR
reset => array_reg[28][5].ACLR
reset => array_reg[28][6].ACLR
reset => array_reg[28][7].ACLR
reset => array_reg[29][0].ACLR
reset => array_reg[29][1].ACLR
reset => array_reg[29][2].ACLR
reset => array_reg[29][3].ACLR
reset => array_reg[29][4].ACLR
reset => array_reg[29][5].ACLR
reset => array_reg[29][6].ACLR
reset => array_reg[29][7].ACLR
reset => array_reg[30][0].ACLR
reset => array_reg[30][1].ACLR
reset => array_reg[30][2].ACLR
reset => array_reg[30][3].ACLR
reset => array_reg[30][4].ACLR
reset => array_reg[30][5].ACLR
reset => array_reg[30][6].ACLR
reset => array_reg[30][7].ACLR
reset => array_reg[31][0].ACLR
reset => array_reg[31][1].ACLR
reset => array_reg[31][2].ACLR
reset => array_reg[31][3].ACLR
reset => array_reg[31][4].ACLR
reset => array_reg[31][5].ACLR
reset => array_reg[31][6].ACLR
reset => array_reg[31][7].ACLR
reset => array_reg[32][0].ACLR
reset => array_reg[32][1].ACLR
reset => array_reg[32][2].ACLR
reset => array_reg[32][3].ACLR
reset => array_reg[32][4].ACLR
reset => array_reg[32][5].ACLR
reset => array_reg[32][6].ACLR
reset => array_reg[32][7].ACLR
reset => array_reg[33][0].ACLR
reset => array_reg[33][1].ACLR
reset => array_reg[33][2].ACLR
reset => array_reg[33][3].ACLR
reset => array_reg[33][4].ACLR
reset => array_reg[33][5].ACLR
reset => array_reg[33][6].ACLR
reset => array_reg[33][7].ACLR
reset => array_reg[34][0].ACLR
reset => array_reg[34][1].ACLR
reset => array_reg[34][2].ACLR
reset => array_reg[34][3].ACLR
reset => array_reg[34][4].ACLR
reset => array_reg[34][5].ACLR
reset => array_reg[34][6].ACLR
reset => array_reg[34][7].ACLR
reset => array_reg[35][0].ACLR
reset => array_reg[35][1].ACLR
reset => array_reg[35][2].ACLR
reset => array_reg[35][3].ACLR
reset => array_reg[35][4].ACLR
reset => array_reg[35][5].ACLR
reset => array_reg[35][6].ACLR
reset => array_reg[35][7].ACLR
reset => array_reg[36][0].ACLR
reset => array_reg[36][1].ACLR
reset => array_reg[36][2].ACLR
reset => array_reg[36][3].ACLR
reset => array_reg[36][4].ACLR
reset => array_reg[36][5].ACLR
reset => array_reg[36][6].ACLR
reset => array_reg[36][7].ACLR
reset => array_reg[37][0].ACLR
reset => array_reg[37][1].ACLR
reset => array_reg[37][2].ACLR
reset => array_reg[37][3].ACLR
reset => array_reg[37][4].ACLR
reset => array_reg[37][5].ACLR
reset => array_reg[37][6].ACLR
reset => array_reg[37][7].ACLR
reset => array_reg[38][0].ACLR
reset => array_reg[38][1].ACLR
reset => array_reg[38][2].ACLR
reset => array_reg[38][3].ACLR
reset => array_reg[38][4].ACLR
reset => array_reg[38][5].ACLR
reset => array_reg[38][6].ACLR
reset => array_reg[38][7].ACLR
reset => array_reg[39][0].ACLR
reset => array_reg[39][1].ACLR
reset => array_reg[39][2].ACLR
reset => array_reg[39][3].ACLR
reset => array_reg[39][4].ACLR
reset => array_reg[39][5].ACLR
reset => array_reg[39][6].ACLR
reset => array_reg[39][7].ACLR
reset => array_reg[40][0].ACLR
reset => array_reg[40][1].ACLR
reset => array_reg[40][2].ACLR
reset => array_reg[40][3].ACLR
reset => array_reg[40][4].ACLR
reset => array_reg[40][5].ACLR
reset => array_reg[40][6].ACLR
reset => array_reg[40][7].ACLR
reset => array_reg[41][0].ACLR
reset => array_reg[41][1].ACLR
reset => array_reg[41][2].ACLR
reset => array_reg[41][3].ACLR
reset => array_reg[41][4].ACLR
reset => array_reg[41][5].ACLR
reset => array_reg[41][6].ACLR
reset => array_reg[41][7].ACLR
reset => array_reg[42][0].ACLR
reset => array_reg[42][1].ACLR
reset => array_reg[42][2].ACLR
reset => array_reg[42][3].ACLR
reset => array_reg[42][4].ACLR
reset => array_reg[42][5].ACLR
reset => array_reg[42][6].ACLR
reset => array_reg[42][7].ACLR
reset => array_reg[43][0].ACLR
reset => array_reg[43][1].ACLR
reset => array_reg[43][2].ACLR
reset => array_reg[43][3].ACLR
reset => array_reg[43][4].ACLR
reset => array_reg[43][5].ACLR
reset => array_reg[43][6].ACLR
reset => array_reg[43][7].ACLR
reset => array_reg[44][0].ACLR
reset => array_reg[44][1].ACLR
reset => array_reg[44][2].ACLR
reset => array_reg[44][3].ACLR
reset => array_reg[44][4].ACLR
reset => array_reg[44][5].ACLR
reset => array_reg[44][6].ACLR
reset => array_reg[44][7].ACLR
reset => array_reg[45][0].ACLR
reset => array_reg[45][1].ACLR
reset => array_reg[45][2].ACLR
reset => array_reg[45][3].ACLR
reset => array_reg[45][4].ACLR
reset => array_reg[45][5].ACLR
reset => array_reg[45][6].ACLR
reset => array_reg[45][7].ACLR
reset => array_reg[46][0].ACLR
reset => array_reg[46][1].ACLR
reset => array_reg[46][2].ACLR
reset => array_reg[46][3].ACLR
reset => array_reg[46][4].ACLR
reset => array_reg[46][5].ACLR
reset => array_reg[46][6].ACLR
reset => array_reg[46][7].ACLR
reset => array_reg[47][0].ACLR
reset => array_reg[47][1].ACLR
reset => array_reg[47][2].ACLR
reset => array_reg[47][3].ACLR
reset => array_reg[47][4].ACLR
reset => array_reg[47][5].ACLR
reset => array_reg[47][6].ACLR
reset => array_reg[47][7].ACLR
reset => array_reg[48][0].ACLR
reset => array_reg[48][1].ACLR
reset => array_reg[48][2].ACLR
reset => array_reg[48][3].ACLR
reset => array_reg[48][4].ACLR
reset => array_reg[48][5].ACLR
reset => array_reg[48][6].ACLR
reset => array_reg[48][7].ACLR
reset => array_reg[49][0].ACLR
reset => array_reg[49][1].ACLR
reset => array_reg[49][2].ACLR
reset => array_reg[49][3].ACLR
reset => array_reg[49][4].ACLR
reset => array_reg[49][5].ACLR
reset => array_reg[49][6].ACLR
reset => array_reg[49][7].ACLR
reset => array_reg[50][0].ACLR
reset => array_reg[50][1].ACLR
reset => array_reg[50][2].ACLR
reset => array_reg[50][3].ACLR
reset => array_reg[50][4].ACLR
reset => array_reg[50][5].ACLR
reset => array_reg[50][6].ACLR
reset => array_reg[50][7].ACLR
reset => array_reg[51][0].ACLR
reset => array_reg[51][1].ACLR
reset => array_reg[51][2].ACLR
reset => array_reg[51][3].ACLR
reset => array_reg[51][4].ACLR
reset => array_reg[51][5].ACLR
reset => array_reg[51][6].ACLR
reset => array_reg[51][7].ACLR
reset => array_reg[52][0].ACLR
reset => array_reg[52][1].ACLR
reset => array_reg[52][2].ACLR
reset => array_reg[52][3].ACLR
reset => array_reg[52][4].ACLR
reset => array_reg[52][5].ACLR
reset => array_reg[52][6].ACLR
reset => array_reg[52][7].ACLR
reset => array_reg[53][0].ACLR
reset => array_reg[53][1].ACLR
reset => array_reg[53][2].ACLR
reset => array_reg[53][3].ACLR
reset => array_reg[53][4].ACLR
reset => array_reg[53][5].ACLR
reset => array_reg[53][6].ACLR
reset => array_reg[53][7].ACLR
reset => array_reg[54][0].ACLR
reset => array_reg[54][1].ACLR
reset => array_reg[54][2].ACLR
reset => array_reg[54][3].ACLR
reset => array_reg[54][4].ACLR
reset => array_reg[54][5].ACLR
reset => array_reg[54][6].ACLR
reset => array_reg[54][7].ACLR
reset => array_reg[55][0].ACLR
reset => array_reg[55][1].ACLR
reset => array_reg[55][2].ACLR
reset => array_reg[55][3].ACLR
reset => array_reg[55][4].ACLR
reset => array_reg[55][5].ACLR
reset => array_reg[55][6].ACLR
reset => array_reg[55][7].ACLR
reset => array_reg[56][0].ACLR
reset => array_reg[56][1].ACLR
reset => array_reg[56][2].ACLR
reset => array_reg[56][3].ACLR
reset => array_reg[56][4].ACLR
reset => array_reg[56][5].ACLR
reset => array_reg[56][6].ACLR
reset => array_reg[56][7].ACLR
reset => array_reg[57][0].ACLR
reset => array_reg[57][1].ACLR
reset => array_reg[57][2].ACLR
reset => array_reg[57][3].ACLR
reset => array_reg[57][4].ACLR
reset => array_reg[57][5].ACLR
reset => array_reg[57][6].ACLR
reset => array_reg[57][7].ACLR
reset => array_reg[58][0].ACLR
reset => array_reg[58][1].ACLR
reset => array_reg[58][2].ACLR
reset => array_reg[58][3].ACLR
reset => array_reg[58][4].ACLR
reset => array_reg[58][5].ACLR
reset => array_reg[58][6].ACLR
reset => array_reg[58][7].ACLR
reset => array_reg[59][0].ACLR
reset => array_reg[59][1].ACLR
reset => array_reg[59][2].ACLR
reset => array_reg[59][3].ACLR
reset => array_reg[59][4].ACLR
reset => array_reg[59][5].ACLR
reset => array_reg[59][6].ACLR
reset => array_reg[59][7].ACLR
reset => array_reg[60][0].ACLR
reset => array_reg[60][1].ACLR
reset => array_reg[60][2].ACLR
reset => array_reg[60][3].ACLR
reset => array_reg[60][4].ACLR
reset => array_reg[60][5].ACLR
reset => array_reg[60][6].ACLR
reset => array_reg[60][7].ACLR
reset => array_reg[61][0].ACLR
reset => array_reg[61][1].ACLR
reset => array_reg[61][2].ACLR
reset => array_reg[61][3].ACLR
reset => array_reg[61][4].ACLR
reset => array_reg[61][5].ACLR
reset => array_reg[61][6].ACLR
reset => array_reg[61][7].ACLR
reset => array_reg[62][0].ACLR
reset => array_reg[62][1].ACLR
reset => array_reg[62][2].ACLR
reset => array_reg[62][3].ACLR
reset => array_reg[62][4].ACLR
reset => array_reg[62][5].ACLR
reset => array_reg[62][6].ACLR
reset => array_reg[62][7].ACLR
reset => array_reg[63][0].ACLR
reset => array_reg[63][1].ACLR
reset => array_reg[63][2].ACLR
reset => array_reg[63][3].ACLR
reset => array_reg[63][4].ACLR
reset => array_reg[63][5].ACLR
reset => array_reg[63][6].ACLR
reset => array_reg[63][7].ACLR
reset => empty_reg.PRESET
reset => full_reg.ACLR
reset => r_ptr_reg[0].ACLR
reset => r_ptr_reg[1].ACLR
reset => r_ptr_reg[2].ACLR
reset => r_ptr_reg[3].ACLR
reset => r_ptr_reg[4].ACLR
reset => r_ptr_reg[5].ACLR
reset => w_ptr_reg[0].ACLR
reset => w_ptr_reg[1].ACLR
reset => w_ptr_reg[2].ACLR
reset => w_ptr_reg[3].ACLR
reset => w_ptr_reg[4].ACLR
reset => w_ptr_reg[5].ACLR
rd => Mux8.IN5
rd => Mux9.IN5
rd => Mux10.IN5
rd => Mux11.IN5
rd => Mux12.IN5
rd => Mux13.IN5
rd => Mux14.IN5
rd => Mux15.IN5
rd => Mux16.IN5
rd => Mux17.IN5
rd => Mux18.IN5
rd => Mux19.IN5
rd => Mux20.IN5
rd => Mux21.IN5
wr => Mux8.IN4
wr => Mux9.IN4
wr => Mux10.IN4
wr => Mux11.IN4
wr => Mux12.IN4
wr => Mux13.IN4
wr => Mux14.IN4
wr => Mux15.IN4
wr => Mux16.IN4
wr => Mux17.IN4
wr => Mux18.IN4
wr => Mux19.IN4
wr => Mux20.IN4
wr => Mux21.IN4
wr => wr_en.IN1
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB


|Quad|uart:inst11|uart_tx:uart_tx_unit
clk => tx_reg.CLK
clk => b_reg[0].CLK
clk => b_reg[1].CLK
clk => b_reg[2].CLK
clk => b_reg[3].CLK
clk => b_reg[4].CLK
clk => b_reg[5].CLK
clk => b_reg[6].CLK
clk => b_reg[7].CLK
clk => n_reg[0].CLK
clk => n_reg[1].CLK
clk => n_reg[2].CLK
clk => s_reg[0].CLK
clk => s_reg[1].CLK
clk => s_reg[2].CLK
clk => s_reg[3].CLK
clk => state_reg~1.DATAIN
reset => tx_reg.PRESET
reset => b_reg[0].ACLR
reset => b_reg[1].ACLR
reset => b_reg[2].ACLR
reset => b_reg[3].ACLR
reset => b_reg[4].ACLR
reset => b_reg[5].ACLR
reset => b_reg[6].ACLR
reset => b_reg[7].ACLR
reset => n_reg[0].ACLR
reset => n_reg[1].ACLR
reset => n_reg[2].ACLR
reset => s_reg[0].ACLR
reset => s_reg[1].ACLR
reset => s_reg[2].ACLR
reset => s_reg[3].ACLR
reset => state_reg~3.DATAIN
tx_start => state_next.OUTPUTSELECT
tx_start => state_next.OUTPUTSELECT
tx_start => state_next.OUTPUTSELECT
tx_start => state_next.OUTPUTSELECT
tx_start => s_next.OUTPUTSELECT
tx_start => s_next.OUTPUTSELECT
tx_start => s_next.OUTPUTSELECT
tx_start => s_next.OUTPUTSELECT
tx_start => b_next.OUTPUTSELECT
tx_start => b_next.OUTPUTSELECT
tx_start => b_next.OUTPUTSELECT
tx_start => b_next.OUTPUTSELECT
tx_start => b_next.OUTPUTSELECT
tx_start => b_next.OUTPUTSELECT
tx_start => b_next.OUTPUTSELECT
tx_start => b_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
s_tick => n_next.OUTPUTSELECT
s_tick => n_next.OUTPUTSELECT
s_tick => n_next.OUTPUTSELECT
s_tick => b_next.OUTPUTSELECT
s_tick => b_next.OUTPUTSELECT
s_tick => b_next.OUTPUTSELECT
s_tick => b_next.OUTPUTSELECT
s_tick => b_next.OUTPUTSELECT
s_tick => b_next.OUTPUTSELECT
s_tick => b_next.OUTPUTSELECT
s_tick => b_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => n_next.OUTPUTSELECT
s_tick => n_next.OUTPUTSELECT
s_tick => n_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => tx_done_tick.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
din[0] => b_next.DATAB
din[1] => b_next.DATAB
din[2] => b_next.DATAB
din[3] => b_next.DATAB
din[4] => b_next.DATAB
din[5] => b_next.DATAB
din[6] => b_next.DATAB
din[7] => b_next.DATAB


