Classic Timing Analyzer report for 8259
Tue May 10 17:10:11 2011
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'INTA'
  6. Clock Setup: 'WR'
  7. Clock Setup: 'EN'
  8. Clock Setup: 'IN[4]'
  9. Clock Setup: 'IN[3]'
 10. Clock Hold: 'INTA'
 11. Clock Hold: 'WR'
 12. Clock Hold: 'EN'
 13. Clock Hold: 'IN[4]'
 14. Clock Hold: 'IN[3]'
 15. tsu
 16. tco
 17. tpd
 18. th
 19. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                               ; To                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 9.500 ns                                       ; CS                                 ; imr_a:inst1|imr:inst|imrreg[4]     ; --         ; WR       ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 26.608 ns                                      ; CORE_DOWN2:inst|core:inst|pri[1]   ; HEX4[5]                            ; IN[4]      ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 16.833 ns                                      ; CS                                 ; HEX0[2]                            ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 4.097 ns                                       ; IN[0]                              ; CORE_DOWN2:inst|core:inst|ocw3[0]  ; --         ; IN[4]    ; 0            ;
; Clock Setup: 'EN'            ; N/A                                      ; None          ; 239.64 MHz ( period = 4.173 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2]  ; CORE_DOWN2:inst|core:inst|er[1]    ; EN         ; EN       ; 0            ;
; Clock Setup: 'IN[3]'         ; N/A                                      ; None          ; 249.25 MHz ( period = 4.012 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2]  ; CORE_DOWN2:inst|core:inst|er[1]    ; IN[3]      ; IN[3]    ; 0            ;
; Clock Setup: 'IN[4]'         ; N/A                                      ; None          ; 249.25 MHz ( period = 4.012 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2]  ; CORE_DOWN2:inst|core:inst|er[1]    ; IN[4]      ; IN[4]    ; 0            ;
; Clock Setup: 'WR'            ; N/A                                      ; None          ; 371.61 MHz ( period = 2.691 ns )               ; imr_a:inst1|imr:inst|imrreg[4]     ; imr_a:inst1|imr:inst|imrreg[4]     ; WR         ; WR       ; 0            ;
; Clock Setup: 'INTA'          ; N/A                                      ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; CORE_DOWN2:inst|core:inst|flag2[0] ; CORE_DOWN2:inst|core:inst|flag2[0] ; INTA       ; INTA     ; 0            ;
; Clock Hold: 'EN'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; CORE_DOWN2:inst|core:inst|ocw2[7]  ; CORE_DOWN2:inst|core:inst|pri[2]   ; EN         ; EN       ; 33           ;
; Clock Hold: 'IN[4]'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; CORE_DOWN2:inst|core:inst|ocw2[7]  ; CORE_DOWN2:inst|core:inst|pri[2]   ; IN[4]      ; IN[4]    ; 33           ;
; Clock Hold: 'IN[3]'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; CORE_DOWN2:inst|core:inst|ocw2[7]  ; CORE_DOWN2:inst|core:inst|pri[2]   ; IN[3]      ; IN[3]    ; 33           ;
; Clock Hold: 'INTA'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; CORE_DOWN2:inst|core:inst|er[1]    ; CORE_DOWN2:inst|core:inst|pri[0]   ; INTA       ; INTA     ; 24           ;
; Clock Hold: 'WR'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; imr_a:inst1|imr:inst|imrreg[3]     ; pr:inst4|position.00000000_4351    ; WR         ; WR       ; 64           ;
; Total number of failed paths ;                                          ;               ;                                                ;                                    ;                                    ;            ;          ; 187          ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; INTA            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; RESET           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; WR              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; EN              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; IN[4]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; IN[3]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'INTA'                                                                                                                                                                                                                          ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; CORE_DOWN2:inst|core:inst|flag2[0] ; CORE_DOWN2:inst|core:inst|flag2[0] ; INTA       ; INTA     ; None                        ; None                      ; 1.082 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; CORE_DOWN2:inst|core:inst|flag2[1] ; CORE_DOWN2:inst|core:inst|flag2[0] ; INTA       ; INTA     ; None                        ; None                      ; 0.934 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; CORE_DOWN2:inst|core:inst|flag2[0] ; CORE_DOWN2:inst|core:inst|flag2[1] ; INTA       ; INTA     ; None                        ; None                      ; 0.555 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; CORE_DOWN2:inst|core:inst|flag2[1] ; CORE_DOWN2:inst|core:inst|flag2[1] ; INTA       ; INTA     ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; CORE_DOWN2:inst|core:inst|flag1    ; CORE_DOWN2:inst|core:inst|flag1    ; INTA       ; INTA     ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; CORE_DOWN2:inst|core:inst|er[3]    ; CORE_DOWN2:inst|core:inst|pri[1]   ; INTA       ; INTA     ; None                        ; None                      ; 3.693 ns                ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'WR'                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+--------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                           ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 371.61 MHz ( period = 2.691 ns )               ; imr_a:inst1|imr:inst|imrreg[4] ; imr_a:inst1|imr:inst|imrreg[4]  ; WR         ; WR       ; None                        ; None                      ; 1.531 ns                ;
; N/A   ; 394.32 MHz ( period = 2.536 ns )               ; imr_a:inst1|imr:inst|imrreg[2] ; imr_a:inst1|imr:inst|imrreg[2]  ; WR         ; WR       ; None                        ; None                      ; 1.381 ns                ;
; N/A   ; 419.11 MHz ( period = 2.386 ns )               ; imr_a:inst1|imr:inst|imrreg[0] ; imr_a:inst1|imr:inst|imrreg[0]  ; WR         ; WR       ; None                        ; None                      ; 1.367 ns                ;
; N/A   ; 433.46 MHz ( period = 2.307 ns )               ; imr_a:inst1|imr:inst|imrreg[1] ; imr_a:inst1|imr:inst|imrreg[1]  ; WR         ; WR       ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; 447.23 MHz ( period = 2.236 ns )               ; imr_a:inst1|imr:inst|imrreg[5] ; imr_a:inst1|imr:inst|imrreg[5]  ; WR         ; WR       ; None                        ; None                      ; 1.354 ns                ;
; N/A   ; 449.24 MHz ( period = 2.226 ns )               ; imr_a:inst1|imr:inst|imrreg[7] ; imr_a:inst1|imr:inst|imrreg[7]  ; WR         ; WR       ; None                        ; None                      ; 1.377 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[6] ; imr_a:inst1|imr:inst|imrreg[6]  ; WR         ; WR       ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[3] ; imr_a:inst1|imr:inst|imrreg[3]  ; WR         ; WR       ; None                        ; None                      ; 1.211 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[0] ; pr:inst4|position.00000001_4212 ; WR         ; WR       ; None                        ; None                      ; 5.908 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[6] ; pr:inst4|position.00000001_4212 ; WR         ; WR       ; None                        ; None                      ; 5.826 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[5] ; pr:inst4|position.00000001_4212 ; WR         ; WR       ; None                        ; None                      ; 5.645 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[4] ; pr:inst4|position.00000001_4212 ; WR         ; WR       ; None                        ; None                      ; 5.512 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[3] ; pr:inst4|position.00000001_4212 ; WR         ; WR       ; None                        ; None                      ; 5.443 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[7] ; pr:inst4|position.00000001_4212 ; WR         ; WR       ; None                        ; None                      ; 5.550 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[2] ; pr:inst4|position.00000110_3517 ; WR         ; WR       ; None                        ; None                      ; 5.421 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[1] ; pr:inst4|position.00000001_4212 ; WR         ; WR       ; None                        ; None                      ; 5.229 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[6] ; pr:inst4|position.00000000_4351 ; WR         ; WR       ; None                        ; None                      ; 5.207 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[6] ; pr:inst4|position.00000100_3795 ; WR         ; WR       ; None                        ; None                      ; 5.141 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[4] ; pr:inst4|position.00000101_3656 ; WR         ; WR       ; None                        ; None                      ; 5.016 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[4] ; pr:inst4|position.00000110_3517 ; WR         ; WR       ; None                        ; None                      ; 5.242 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[1] ; pr:inst4|position.00000110_3517 ; WR         ; WR       ; None                        ; None                      ; 5.198 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[5] ; pr:inst4|position.00000000_4351 ; WR         ; WR       ; None                        ; None                      ; 5.026 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[4] ; pr:inst4|position.00000000_4351 ; WR         ; WR       ; None                        ; None                      ; 4.893 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[6] ; pr:inst4|position.00000011_3934 ; WR         ; WR       ; None                        ; None                      ; 5.008 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[5] ; pr:inst4|position.00000110_3517 ; WR         ; WR       ; None                        ; None                      ; 5.216 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[7] ; pr:inst4|position.00000000_4351 ; WR         ; WR       ; None                        ; None                      ; 4.931 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[2] ; pr:inst4|position.00000011_3934 ; WR         ; WR       ; None                        ; None                      ; 4.797 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[3] ; pr:inst4|position.00000011_3934 ; WR         ; WR       ; None                        ; None                      ; 4.783 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[6] ; pr:inst4|position.00000010_4073 ; WR         ; WR       ; None                        ; None                      ; 4.898 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[1] ; pr:inst4|position.00000010_4073 ; WR         ; WR       ; None                        ; None                      ; 4.684 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[1] ; pr:inst4|position.00000011_3934 ; WR         ; WR       ; None                        ; None                      ; 4.640 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[3] ; pr:inst4|position.00000111_3378 ; WR         ; WR       ; None                        ; None                      ; 4.600 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[0] ; pr:inst4|position.00000010_4073 ; WR         ; WR       ; None                        ; None                      ; 4.564 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[5] ; pr:inst4|position.00000101_3656 ; WR         ; WR       ; None                        ; None                      ; 4.690 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[3] ; pr:inst4|position.00000101_3656 ; WR         ; WR       ; None                        ; None                      ; 4.546 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[2] ; pr:inst4|position.00000010_4073 ; WR         ; WR       ; None                        ; None                      ; 4.525 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[6] ; pr:inst4|position.00000110_3517 ; WR         ; WR       ; None                        ; None                      ; 4.925 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[2] ; pr:inst4|position.00000111_3378 ; WR         ; WR       ; None                        ; None                      ; 4.493 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[3] ; pr:inst4|position.00000110_3517 ; WR         ; WR       ; None                        ; None                      ; 4.732 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[0] ; pr:inst4|position.00000011_3934 ; WR         ; WR       ; None                        ; None                      ; 4.372 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[3] ; pr:inst4|position.00000100_3795 ; WR         ; WR       ; None                        ; None                      ; 4.344 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[3] ; pr:inst4|position.00000010_4073 ; WR         ; WR       ; None                        ; None                      ; 4.347 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[3] ; pr:inst4|position.00000000_4351 ; WR         ; WR       ; None                        ; None                      ; 4.296 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[0] ; pr:inst4|position.00000000_4351 ; WR         ; WR       ; None                        ; None                      ; 4.271 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[2] ; pr:inst4|position.00000000_4351 ; WR         ; WR       ; None                        ; None                      ; 4.269 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[5] ; pr:inst4|position.00000111_3378 ; WR         ; WR       ; None                        ; None                      ; 4.366 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[2] ; pr:inst4|position.00000100_3795 ; WR         ; WR       ; None                        ; None                      ; 4.234 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[1] ; pr:inst4|position.00000100_3795 ; WR         ; WR       ; None                        ; None                      ; 4.228 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[5] ; pr:inst4|position.00000011_3934 ; WR         ; WR       ; None                        ; None                      ; 4.357 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[4] ; pr:inst4|position.00000011_3934 ; WR         ; WR       ; None                        ; None                      ; 4.224 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[1] ; pr:inst4|position.00000101_3656 ; WR         ; WR       ; None                        ; None                      ; 4.199 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; imr_a:inst1|imr:inst|imrreg[2] ; pr:inst4|position.00000001_4212 ; WR         ; WR       ; None                        ; None                      ; 4.299 ns                ;
+-------+------------------------------------------------+--------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'EN'                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+-----------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                              ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 239.64 MHz ( period = 4.173 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|er[1] ; EN         ; EN       ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; 240.33 MHz ( period = 4.161 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|er[4] ; EN         ; EN       ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; 242.60 MHz ( period = 4.122 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|er[2] ; EN         ; EN       ; None                        ; None                      ; 2.099 ns                ;
; N/A   ; 243.61 MHz ( period = 4.105 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|er[3] ; EN         ; EN       ; None                        ; None                      ; 2.075 ns                ;
; N/A   ; 245.88 MHz ( period = 4.067 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|er[6] ; EN         ; EN       ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; 246.55 MHz ( period = 4.056 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|er[1] ; EN         ; EN       ; None                        ; None                      ; 1.807 ns                ;
; N/A   ; 247.04 MHz ( period = 4.048 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|er[4] ; EN         ; EN       ; None                        ; None                      ; 1.792 ns                ;
; N/A   ; 249.63 MHz ( period = 4.006 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|er[2] ; EN         ; EN       ; None                        ; None                      ; 1.985 ns                ;
; N/A   ; 250.75 MHz ( period = 3.988 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|er[3] ; EN         ; EN       ; None                        ; None                      ; 1.960 ns                ;
; N/A   ; 251.51 MHz ( period = 3.976 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|er[1] ; EN         ; EN       ; None                        ; None                      ; 1.723 ns                ;
; N/A   ; 253.36 MHz ( period = 3.947 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|er[6] ; EN         ; EN       ; None                        ; None                      ; 1.835 ns                ;
; N/A   ; 253.87 MHz ( period = 3.939 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|er[2] ; EN         ; EN       ; None                        ; None                      ; 1.914 ns                ;
; N/A   ; 254.58 MHz ( period = 3.928 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|er[7] ; EN         ; EN       ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; 255.62 MHz ( period = 3.912 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|er[4] ; EN         ; EN       ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; 257.14 MHz ( period = 3.889 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|er[0] ; EN         ; EN       ; None                        ; None                      ; 1.792 ns                ;
; N/A   ; 262.61 MHz ( period = 3.808 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|er[7] ; EN         ; EN       ; None                        ; None                      ; 1.795 ns                ;
; N/A   ; 265.04 MHz ( period = 3.773 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|er[0] ; EN         ; EN       ; None                        ; None                      ; 1.678 ns                ;
; N/A   ; 268.24 MHz ( period = 3.728 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|er[5] ; EN         ; EN       ; None                        ; None                      ; 1.800 ns                ;
; N/A   ; 269.54 MHz ( period = 3.710 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|er[0] ; EN         ; EN       ; None                        ; None                      ; 1.611 ns                ;
; N/A   ; 276.63 MHz ( period = 3.615 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|er[5] ; EN         ; EN       ; None                        ; None                      ; 1.685 ns                ;
; N/A   ; 277.32 MHz ( period = 3.606 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|er[6] ; EN         ; EN       ; None                        ; None                      ; 1.498 ns                ;
; N/A   ; 287.36 MHz ( period = 3.480 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|er[5] ; EN         ; EN       ; None                        ; None                      ; 1.554 ns                ;
; N/A   ; 292.83 MHz ( period = 3.415 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|er[3] ; EN         ; EN       ; None                        ; None                      ; 1.383 ns                ;
; N/A   ; 304.51 MHz ( period = 3.284 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|er[7] ; EN         ; EN       ; None                        ; None                      ; 1.275 ns                ;
; N/A   ; 332.34 MHz ( period = 3.009 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|er[2] ; EN         ; EN       ; None                        ; None                      ; 3.877 ns                ;
; N/A   ; 354.86 MHz ( period = 2.818 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|er[1] ; EN         ; EN       ; None                        ; None                      ; 3.458 ns                ;
; N/A   ; 356.00 MHz ( period = 2.809 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|er[6] ; EN         ; EN       ; None                        ; None                      ; 3.590 ns                ;
; N/A   ; 366.70 MHz ( period = 2.727 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|er[4] ; EN         ; EN       ; None                        ; None                      ; 3.364 ns                ;
; N/A   ; 380.66 MHz ( period = 2.627 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|er[0] ; EN         ; EN       ; None                        ; None                      ; 3.421 ns                ;
; N/A   ; 404.53 MHz ( period = 2.472 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|er[7] ; EN         ; EN       ; None                        ; None                      ; 3.352 ns                ;
; N/A   ; 404.69 MHz ( period = 2.471 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|er[3] ; EN         ; EN       ; None                        ; None                      ; 3.332 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|er[5] ; EN         ; EN       ; None                        ; None                      ; 3.175 ns                ;
+-------+------------------------------------------------+-----------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IN[4]'                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+-----------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                              ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 249.25 MHz ( period = 4.012 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|er[1] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; 250.00 MHz ( period = 4.000 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|er[4] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; 252.46 MHz ( period = 3.961 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|er[2] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 2.099 ns                ;
; N/A   ; 253.55 MHz ( period = 3.944 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|er[3] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 2.075 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|er[6] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; 256.74 MHz ( period = 3.895 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|er[1] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 1.807 ns                ;
; N/A   ; 257.27 MHz ( period = 3.887 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|er[4] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 1.792 ns                ;
; N/A   ; 260.08 MHz ( period = 3.845 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|er[2] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 1.985 ns                ;
; N/A   ; 261.30 MHz ( period = 3.827 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|er[3] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 1.960 ns                ;
; N/A   ; 262.12 MHz ( period = 3.815 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|er[1] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 1.723 ns                ;
; N/A   ; 264.13 MHz ( period = 3.786 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|er[6] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 1.835 ns                ;
; N/A   ; 264.69 MHz ( period = 3.778 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|er[2] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 1.914 ns                ;
; N/A   ; 265.46 MHz ( period = 3.767 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|er[7] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; 266.60 MHz ( period = 3.751 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|er[4] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; 268.24 MHz ( period = 3.728 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|er[0] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 1.792 ns                ;
; N/A   ; 274.20 MHz ( period = 3.647 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|er[7] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 1.795 ns                ;
; N/A   ; 276.85 MHz ( period = 3.612 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|er[0] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 1.678 ns                ;
; N/A   ; 280.35 MHz ( period = 3.567 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|er[5] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 1.800 ns                ;
; N/A   ; 281.77 MHz ( period = 3.549 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|er[0] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 1.611 ns                ;
; N/A   ; 289.52 MHz ( period = 3.454 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|er[5] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 1.685 ns                ;
; N/A   ; 290.28 MHz ( period = 3.445 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|er[6] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 1.498 ns                ;
; N/A   ; 301.30 MHz ( period = 3.319 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|er[5] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 1.554 ns                ;
; N/A   ; 307.31 MHz ( period = 3.254 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|er[3] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 1.383 ns                ;
; N/A   ; 320.20 MHz ( period = 3.123 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|er[7] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 1.275 ns                ;
; N/A   ; 351.12 MHz ( period = 2.848 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|er[2] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 3.877 ns                ;
; N/A   ; 376.36 MHz ( period = 2.657 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|er[1] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 3.458 ns                ;
; N/A   ; 377.64 MHz ( period = 2.648 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|er[6] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 3.590 ns                ;
; N/A   ; 389.71 MHz ( period = 2.566 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|er[4] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 3.364 ns                ;
; N/A   ; 405.52 MHz ( period = 2.466 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|er[0] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 3.421 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|er[7] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 3.352 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|er[3] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 3.332 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|er[5] ; IN[4]      ; IN[4]    ; None                        ; None                      ; 3.175 ns                ;
+-------+------------------------------------------------+-----------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IN[3]'                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+-----------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                              ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 249.25 MHz ( period = 4.012 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|er[1] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; 250.00 MHz ( period = 4.000 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|er[4] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; 252.46 MHz ( period = 3.961 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|er[2] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 2.099 ns                ;
; N/A   ; 253.55 MHz ( period = 3.944 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|er[3] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 2.075 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|er[6] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; 256.74 MHz ( period = 3.895 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|er[1] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 1.807 ns                ;
; N/A   ; 257.27 MHz ( period = 3.887 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|er[4] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 1.792 ns                ;
; N/A   ; 260.08 MHz ( period = 3.845 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|er[2] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 1.985 ns                ;
; N/A   ; 261.30 MHz ( period = 3.827 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|er[3] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 1.960 ns                ;
; N/A   ; 262.12 MHz ( period = 3.815 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|er[1] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 1.723 ns                ;
; N/A   ; 264.13 MHz ( period = 3.786 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|er[6] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 1.835 ns                ;
; N/A   ; 264.69 MHz ( period = 3.778 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|er[2] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 1.914 ns                ;
; N/A   ; 265.46 MHz ( period = 3.767 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|er[7] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; 266.60 MHz ( period = 3.751 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|er[4] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; 268.24 MHz ( period = 3.728 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|er[0] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 1.792 ns                ;
; N/A   ; 274.20 MHz ( period = 3.647 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|er[7] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 1.795 ns                ;
; N/A   ; 276.85 MHz ( period = 3.612 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|er[0] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 1.678 ns                ;
; N/A   ; 280.35 MHz ( period = 3.567 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|er[5] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 1.800 ns                ;
; N/A   ; 281.77 MHz ( period = 3.549 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|er[0] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 1.611 ns                ;
; N/A   ; 289.52 MHz ( period = 3.454 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|er[5] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 1.685 ns                ;
; N/A   ; 290.28 MHz ( period = 3.445 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|er[6] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 1.498 ns                ;
; N/A   ; 301.30 MHz ( period = 3.319 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|er[5] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 1.554 ns                ;
; N/A   ; 307.31 MHz ( period = 3.254 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|er[3] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 1.383 ns                ;
; N/A   ; 320.20 MHz ( period = 3.123 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|er[7] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 1.275 ns                ;
; N/A   ; 351.12 MHz ( period = 2.848 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|er[2] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 3.877 ns                ;
; N/A   ; 376.36 MHz ( period = 2.657 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|er[1] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 3.458 ns                ;
; N/A   ; 377.64 MHz ( period = 2.648 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|er[6] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 3.590 ns                ;
; N/A   ; 389.71 MHz ( period = 2.566 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|er[4] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 3.364 ns                ;
; N/A   ; 405.52 MHz ( period = 2.466 ns )               ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|er[0] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 3.421 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|er[7] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 3.352 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|er[3] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 3.332 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|er[5] ; IN[3]      ; IN[3]    ; None                        ; None                      ; 3.175 ns                ;
+-------+------------------------------------------------+-----------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'INTA'                                                                                                                                                                                                         ;
+------------------------------------------+---------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                            ; To                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[1] ; CORE_DOWN2:inst|core:inst|pri[0] ; INTA       ; INTA     ; None                       ; None                       ; 1.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[4] ; CORE_DOWN2:inst|core:inst|pri[0] ; INTA       ; INTA     ; None                       ; None                       ; 2.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[4] ; CORE_DOWN2:inst|core:inst|pri[2] ; INTA       ; INTA     ; None                       ; None                       ; 2.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[0] ; CORE_DOWN2:inst|core:inst|pri[0] ; INTA       ; INTA     ; None                       ; None                       ; 2.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[6] ; CORE_DOWN2:inst|core:inst|pri[0] ; INTA       ; INTA     ; None                       ; None                       ; 2.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[1] ; CORE_DOWN2:inst|core:inst|pri[2] ; INTA       ; INTA     ; None                       ; None                       ; 2.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[3] ; CORE_DOWN2:inst|core:inst|pri[2] ; INTA       ; INTA     ; None                       ; None                       ; 2.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[4] ; CORE_DOWN2:inst|core:inst|pri[1] ; INTA       ; INTA     ; None                       ; None                       ; 2.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[6] ; CORE_DOWN2:inst|core:inst|pri[2] ; INTA       ; INTA     ; None                       ; None                       ; 2.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[2] ; CORE_DOWN2:inst|core:inst|pri[2] ; INTA       ; INTA     ; None                       ; None                       ; 2.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[6] ; CORE_DOWN2:inst|core:inst|pri[1] ; INTA       ; INTA     ; None                       ; None                       ; 2.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[3] ; CORE_DOWN2:inst|core:inst|pri[0] ; INTA       ; INTA     ; None                       ; None                       ; 2.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[0] ; CORE_DOWN2:inst|core:inst|pri[2] ; INTA       ; INTA     ; None                       ; None                       ; 2.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[2] ; CORE_DOWN2:inst|core:inst|pri[0] ; INTA       ; INTA     ; None                       ; None                       ; 2.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[5] ; CORE_DOWN2:inst|core:inst|pri[1] ; INTA       ; INTA     ; None                       ; None                       ; 2.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[1] ; CORE_DOWN2:inst|core:inst|pri[1] ; INTA       ; INTA     ; None                       ; None                       ; 3.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[7] ; CORE_DOWN2:inst|core:inst|pri[1] ; INTA       ; INTA     ; None                       ; None                       ; 2.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[3] ; CORE_DOWN2:inst|core:inst|pri[1] ; INTA       ; INTA     ; None                       ; None                       ; 2.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[0] ; CORE_DOWN2:inst|core:inst|pri[1] ; INTA       ; INTA     ; None                       ; None                       ; 3.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[2] ; CORE_DOWN2:inst|core:inst|pri[1] ; INTA       ; INTA     ; None                       ; None                       ; 3.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[5] ; CORE_DOWN2:inst|core:inst|pri[2] ; INTA       ; INTA     ; None                       ; None                       ; 3.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[5] ; CORE_DOWN2:inst|core:inst|pri[0] ; INTA       ; INTA     ; None                       ; None                       ; 3.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[7] ; CORE_DOWN2:inst|core:inst|pri[2] ; INTA       ; INTA     ; None                       ; None                       ; 3.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[7] ; CORE_DOWN2:inst|core:inst|pri[0] ; INTA       ; INTA     ; None                       ; None                       ; 3.471 ns                 ;
+------------------------------------------+---------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'WR'                                                                                                                                                                                                         ;
+------------------------------------------+--------------------------------+---------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                           ; To                              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------+---------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[3] ; pr:inst4|position.00000000_4351 ; WR         ; WR       ; None                       ; None                       ; 2.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[0] ; pr:inst4|position.00000011_3934 ; WR         ; WR       ; None                       ; None                       ; 2.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[7] ; pr:inst4|position.00000000_4351 ; WR         ; WR       ; None                       ; None                       ; 2.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[0] ; pr:inst4|position.00000100_3795 ; WR         ; WR       ; None                       ; None                       ; 2.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[2] ; pr:inst4|position.00000000_4351 ; WR         ; WR       ; None                       ; None                       ; 2.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[1] ; pr:inst4|position.00000000_4351 ; WR         ; WR       ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[4] ; pr:inst4|position.00000000_4351 ; WR         ; WR       ; None                       ; None                       ; 2.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[5] ; pr:inst4|position.00000000_4351 ; WR         ; WR       ; None                       ; None                       ; 2.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[0] ; pr:inst4|position.00000000_4351 ; WR         ; WR       ; None                       ; None                       ; 2.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[3] ; pr:inst4|position.00000010_4073 ; WR         ; WR       ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[2] ; pr:inst4|position.00000101_3656 ; WR         ; WR       ; None                       ; None                       ; 2.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[5] ; pr:inst4|position.00000010_4073 ; WR         ; WR       ; None                       ; None                       ; 2.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[6] ; pr:inst4|position.00000000_4351 ; WR         ; WR       ; None                       ; None                       ; 2.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[7] ; pr:inst4|position.00000010_4073 ; WR         ; WR       ; None                       ; None                       ; 2.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[5] ; pr:inst4|position.00000101_3656 ; WR         ; WR       ; None                       ; None                       ; 2.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[7] ; pr:inst4|position.00000111_3378 ; WR         ; WR       ; None                       ; None                       ; 2.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[3] ; pr:inst4|position.00000101_3656 ; WR         ; WR       ; None                       ; None                       ; 2.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[2] ; pr:inst4|position.00000010_4073 ; WR         ; WR       ; None                       ; None                       ; 2.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[1] ; pr:inst4|position.00000010_4073 ; WR         ; WR       ; None                       ; None                       ; 2.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[4] ; pr:inst4|position.00000100_3795 ; WR         ; WR       ; None                       ; None                       ; 2.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[4] ; pr:inst4|position.00000010_4073 ; WR         ; WR       ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[0] ; pr:inst4|position.00000010_4073 ; WR         ; WR       ; None                       ; None                       ; 3.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[4] ; pr:inst4|position.00000101_3656 ; WR         ; WR       ; None                       ; None                       ; 3.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[7] ; pr:inst4|position.00000110_3517 ; WR         ; WR       ; None                       ; None                       ; 3.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[4] ; pr:inst4|position.00000111_3378 ; WR         ; WR       ; None                       ; None                       ; 3.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[6] ; pr:inst4|position.00000010_4073 ; WR         ; WR       ; None                       ; None                       ; 3.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[3] ; pr:inst4|position.00000111_3378 ; WR         ; WR       ; None                       ; None                       ; 3.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[0] ; pr:inst4|position.00000101_3656 ; WR         ; WR       ; None                       ; None                       ; 3.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[3] ; pr:inst4|position.00000110_3517 ; WR         ; WR       ; None                       ; None                       ; 3.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[2] ; pr:inst4|position.00000111_3378 ; WR         ; WR       ; None                       ; None                       ; 3.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[7] ; pr:inst4|position.00000101_3656 ; WR         ; WR       ; None                       ; None                       ; 3.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[1] ; pr:inst4|position.00000101_3656 ; WR         ; WR       ; None                       ; None                       ; 3.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[3] ; pr:inst4|position.00000100_3795 ; WR         ; WR       ; None                       ; None                       ; 3.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[5] ; pr:inst4|position.00000111_3378 ; WR         ; WR       ; None                       ; None                       ; 3.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[5] ; pr:inst4|position.00000110_3517 ; WR         ; WR       ; None                       ; None                       ; 3.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[1] ; pr:inst4|position.00000111_3378 ; WR         ; WR       ; None                       ; None                       ; 3.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[2] ; pr:inst4|position.00000110_3517 ; WR         ; WR       ; None                       ; None                       ; 3.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[1] ; pr:inst4|position.00000110_3517 ; WR         ; WR       ; None                       ; None                       ; 3.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[0] ; pr:inst4|position.00000111_3378 ; WR         ; WR       ; None                       ; None                       ; 3.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[6] ; pr:inst4|position.00000101_3656 ; WR         ; WR       ; None                       ; None                       ; 3.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[6] ; pr:inst4|position.00000111_3378 ; WR         ; WR       ; None                       ; None                       ; 3.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[4] ; pr:inst4|position.00000110_3517 ; WR         ; WR       ; None                       ; None                       ; 3.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[3] ; pr:inst4|position.00000011_3934 ; WR         ; WR       ; None                       ; None                       ; 3.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[3] ; pr:inst4|position.00000001_4212 ; WR         ; WR       ; None                       ; None                       ; 3.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[0] ; pr:inst4|position.00000110_3517 ; WR         ; WR       ; None                       ; None                       ; 3.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[2] ; pr:inst4|position.00000011_3934 ; WR         ; WR       ; None                       ; None                       ; 3.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[6] ; pr:inst4|position.00000110_3517 ; WR         ; WR       ; None                       ; None                       ; 3.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[7] ; pr:inst4|position.00000011_3934 ; WR         ; WR       ; None                       ; None                       ; 3.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[1] ; pr:inst4|position.00000001_4212 ; WR         ; WR       ; None                       ; None                       ; 3.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[7] ; pr:inst4|position.00000100_3795 ; WR         ; WR       ; None                       ; None                       ; 3.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[2] ; pr:inst4|position.00000100_3795 ; WR         ; WR       ; None                       ; None                       ; 3.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[1] ; pr:inst4|position.00000100_3795 ; WR         ; WR       ; None                       ; None                       ; 3.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[5] ; pr:inst4|position.00000100_3795 ; WR         ; WR       ; None                       ; None                       ; 3.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[7] ; pr:inst4|position.00000001_4212 ; WR         ; WR       ; None                       ; None                       ; 3.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[2] ; pr:inst4|position.00000001_4212 ; WR         ; WR       ; None                       ; None                       ; 3.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[4] ; pr:inst4|position.00000001_4212 ; WR         ; WR       ; None                       ; None                       ; 3.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[5] ; pr:inst4|position.00000001_4212 ; WR         ; WR       ; None                       ; None                       ; 3.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[0] ; pr:inst4|position.00000001_4212 ; WR         ; WR       ; None                       ; None                       ; 3.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[5] ; pr:inst4|position.00000011_3934 ; WR         ; WR       ; None                       ; None                       ; 4.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[6] ; pr:inst4|position.00000100_3795 ; WR         ; WR       ; None                       ; None                       ; 4.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[1] ; pr:inst4|position.00000011_3934 ; WR         ; WR       ; None                       ; None                       ; 3.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[6] ; pr:inst4|position.00000011_3934 ; WR         ; WR       ; None                       ; None                       ; 4.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[4] ; pr:inst4|position.00000011_3934 ; WR         ; WR       ; None                       ; None                       ; 4.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst1|imr:inst|imrreg[6] ; pr:inst4|position.00000001_4212 ; WR         ; WR       ; None                       ; None                       ; 4.145 ns                 ;
+------------------------------------------+--------------------------------+---------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'EN'                                                                                                                                                                                                             ;
+------------------------------------------+-----------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                              ; To                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[7] ; CORE_DOWN2:inst|core:inst|pri[2] ; EN         ; EN       ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|pri[1] ; EN         ; EN       ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|pri[0] ; EN         ; EN       ; None                       ; None                       ; 2.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[7] ; CORE_DOWN2:inst|core:inst|pri[0] ; EN         ; EN       ; None                       ; None                       ; 2.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|pri[2] ; EN         ; EN       ; None                       ; None                       ; 2.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[1]   ; CORE_DOWN2:inst|core:inst|pri[0] ; EN         ; EN       ; None                       ; None                       ; 1.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[4]   ; CORE_DOWN2:inst|core:inst|pri[0] ; EN         ; EN       ; None                       ; None                       ; 2.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[4]   ; CORE_DOWN2:inst|core:inst|pri[2] ; EN         ; EN       ; None                       ; None                       ; 2.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[0]   ; CORE_DOWN2:inst|core:inst|pri[0] ; EN         ; EN       ; None                       ; None                       ; 2.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[6]   ; CORE_DOWN2:inst|core:inst|pri[0] ; EN         ; EN       ; None                       ; None                       ; 2.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[1]   ; CORE_DOWN2:inst|core:inst|pri[2] ; EN         ; EN       ; None                       ; None                       ; 2.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[7] ; CORE_DOWN2:inst|core:inst|pri[1] ; EN         ; EN       ; None                       ; None                       ; 4.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[3]   ; CORE_DOWN2:inst|core:inst|pri[2] ; EN         ; EN       ; None                       ; None                       ; 2.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[4]   ; CORE_DOWN2:inst|core:inst|pri[1] ; EN         ; EN       ; None                       ; None                       ; 2.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[6]   ; CORE_DOWN2:inst|core:inst|pri[2] ; EN         ; EN       ; None                       ; None                       ; 2.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[2]   ; CORE_DOWN2:inst|core:inst|pri[2] ; EN         ; EN       ; None                       ; None                       ; 2.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[6]   ; CORE_DOWN2:inst|core:inst|pri[1] ; EN         ; EN       ; None                       ; None                       ; 2.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[3]   ; CORE_DOWN2:inst|core:inst|pri[0] ; EN         ; EN       ; None                       ; None                       ; 2.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[0]   ; CORE_DOWN2:inst|core:inst|pri[2] ; EN         ; EN       ; None                       ; None                       ; 2.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[2]   ; CORE_DOWN2:inst|core:inst|pri[0] ; EN         ; EN       ; None                       ; None                       ; 2.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[5]   ; CORE_DOWN2:inst|core:inst|pri[1] ; EN         ; EN       ; None                       ; None                       ; 2.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[1]   ; CORE_DOWN2:inst|core:inst|pri[1] ; EN         ; EN       ; None                       ; None                       ; 3.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[7]   ; CORE_DOWN2:inst|core:inst|pri[1] ; EN         ; EN       ; None                       ; None                       ; 2.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[3]   ; CORE_DOWN2:inst|core:inst|pri[1] ; EN         ; EN       ; None                       ; None                       ; 2.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|pri[1] ; EN         ; EN       ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|pri[2] ; EN         ; EN       ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[0]   ; CORE_DOWN2:inst|core:inst|pri[1] ; EN         ; EN       ; None                       ; None                       ; 3.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[2]   ; CORE_DOWN2:inst|core:inst|pri[1] ; EN         ; EN       ; None                       ; None                       ; 3.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[5]   ; CORE_DOWN2:inst|core:inst|pri[2] ; EN         ; EN       ; None                       ; None                       ; 3.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[5]   ; CORE_DOWN2:inst|core:inst|pri[0] ; EN         ; EN       ; None                       ; None                       ; 3.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|pri[0] ; EN         ; EN       ; None                       ; None                       ; 2.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[7]   ; CORE_DOWN2:inst|core:inst|pri[2] ; EN         ; EN       ; None                       ; None                       ; 3.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[7]   ; CORE_DOWN2:inst|core:inst|pri[0] ; EN         ; EN       ; None                       ; None                       ; 3.471 ns                 ;
+------------------------------------------+-----------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IN[4]'                                                                                                                                                                                                          ;
+------------------------------------------+-----------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                              ; To                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[7] ; CORE_DOWN2:inst|core:inst|pri[2] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|pri[1] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|pri[0] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 2.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[7] ; CORE_DOWN2:inst|core:inst|pri[0] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 2.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|pri[2] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 2.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[1]   ; CORE_DOWN2:inst|core:inst|pri[0] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 1.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[4]   ; CORE_DOWN2:inst|core:inst|pri[0] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 2.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[4]   ; CORE_DOWN2:inst|core:inst|pri[2] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 2.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[0]   ; CORE_DOWN2:inst|core:inst|pri[0] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 2.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[6]   ; CORE_DOWN2:inst|core:inst|pri[0] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 2.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[1]   ; CORE_DOWN2:inst|core:inst|pri[2] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 2.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[7] ; CORE_DOWN2:inst|core:inst|pri[1] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 4.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[3]   ; CORE_DOWN2:inst|core:inst|pri[2] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 2.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[4]   ; CORE_DOWN2:inst|core:inst|pri[1] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 2.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[6]   ; CORE_DOWN2:inst|core:inst|pri[2] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 2.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[2]   ; CORE_DOWN2:inst|core:inst|pri[2] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 2.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[6]   ; CORE_DOWN2:inst|core:inst|pri[1] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 2.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[3]   ; CORE_DOWN2:inst|core:inst|pri[0] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 2.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[0]   ; CORE_DOWN2:inst|core:inst|pri[2] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 2.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[2]   ; CORE_DOWN2:inst|core:inst|pri[0] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 2.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[5]   ; CORE_DOWN2:inst|core:inst|pri[1] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 2.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[1]   ; CORE_DOWN2:inst|core:inst|pri[1] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 3.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[7]   ; CORE_DOWN2:inst|core:inst|pri[1] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 2.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[3]   ; CORE_DOWN2:inst|core:inst|pri[1] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 2.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|pri[1] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|pri[2] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[0]   ; CORE_DOWN2:inst|core:inst|pri[1] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 3.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[2]   ; CORE_DOWN2:inst|core:inst|pri[1] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 3.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[5]   ; CORE_DOWN2:inst|core:inst|pri[2] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 3.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[5]   ; CORE_DOWN2:inst|core:inst|pri[0] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 3.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|pri[0] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 2.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[7]   ; CORE_DOWN2:inst|core:inst|pri[2] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 3.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[7]   ; CORE_DOWN2:inst|core:inst|pri[0] ; IN[4]      ; IN[4]    ; None                       ; None                       ; 3.471 ns                 ;
+------------------------------------------+-----------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IN[3]'                                                                                                                                                                                                          ;
+------------------------------------------+-----------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                              ; To                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[7] ; CORE_DOWN2:inst|core:inst|pri[2] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|pri[1] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|pri[0] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 2.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[7] ; CORE_DOWN2:inst|core:inst|pri[0] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 2.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[6] ; CORE_DOWN2:inst|core:inst|pri[2] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 2.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[1]   ; CORE_DOWN2:inst|core:inst|pri[0] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 1.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[4]   ; CORE_DOWN2:inst|core:inst|pri[0] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 2.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[4]   ; CORE_DOWN2:inst|core:inst|pri[2] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 2.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[0]   ; CORE_DOWN2:inst|core:inst|pri[0] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 2.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[6]   ; CORE_DOWN2:inst|core:inst|pri[0] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 2.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[1]   ; CORE_DOWN2:inst|core:inst|pri[2] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 2.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[7] ; CORE_DOWN2:inst|core:inst|pri[1] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 4.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[3]   ; CORE_DOWN2:inst|core:inst|pri[2] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 2.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[4]   ; CORE_DOWN2:inst|core:inst|pri[1] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 2.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[6]   ; CORE_DOWN2:inst|core:inst|pri[2] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 2.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[2]   ; CORE_DOWN2:inst|core:inst|pri[2] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 2.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[6]   ; CORE_DOWN2:inst|core:inst|pri[1] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 2.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[3]   ; CORE_DOWN2:inst|core:inst|pri[0] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 2.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[0]   ; CORE_DOWN2:inst|core:inst|pri[2] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 2.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[2]   ; CORE_DOWN2:inst|core:inst|pri[0] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 2.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[5]   ; CORE_DOWN2:inst|core:inst|pri[1] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 2.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[1]   ; CORE_DOWN2:inst|core:inst|pri[1] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 3.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[7]   ; CORE_DOWN2:inst|core:inst|pri[1] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 2.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[3]   ; CORE_DOWN2:inst|core:inst|pri[1] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 2.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[1] ; CORE_DOWN2:inst|core:inst|pri[1] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[2] ; CORE_DOWN2:inst|core:inst|pri[2] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[0]   ; CORE_DOWN2:inst|core:inst|pri[1] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 3.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[2]   ; CORE_DOWN2:inst|core:inst|pri[1] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 3.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[5]   ; CORE_DOWN2:inst|core:inst|pri[2] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 3.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[5]   ; CORE_DOWN2:inst|core:inst|pri[0] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 3.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|ocw2[0] ; CORE_DOWN2:inst|core:inst|pri[0] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 2.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[7]   ; CORE_DOWN2:inst|core:inst|pri[2] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 3.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; CORE_DOWN2:inst|core:inst|er[7]   ; CORE_DOWN2:inst|core:inst|pri[0] ; IN[3]      ; IN[3]    ; None                       ; None                       ; 3.471 ns                 ;
+------------------------------------------+-----------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------+
; tsu                                                                                      ;
+-------+--------------+------------+-------+-----------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                ; To Clock ;
+-------+--------------+------------+-------+-----------------------------------+----------+
; N/A   ; None         ; 9.500 ns   ; CS    ; imr_a:inst1|imr:inst|imrreg[4]    ; WR       ;
; N/A   ; None         ; 9.384 ns   ; CS    ; imr_a:inst1|imr:inst|imrreg[3]    ; WR       ;
; N/A   ; None         ; 9.160 ns   ; A0    ; imr_a:inst1|imr:inst|imrreg[4]    ; WR       ;
; N/A   ; None         ; 9.098 ns   ; CS    ; imr_a:inst1|imr:inst|imrreg[5]    ; WR       ;
; N/A   ; None         ; 9.085 ns   ; CS    ; imr_a:inst1|imr:inst|imrreg[7]    ; WR       ;
; N/A   ; None         ; 9.073 ns   ; CS    ; imr_a:inst1|imr:inst|imrreg[6]    ; WR       ;
; N/A   ; None         ; 9.044 ns   ; A0    ; imr_a:inst1|imr:inst|imrreg[3]    ; WR       ;
; N/A   ; None         ; 8.907 ns   ; CS    ; imr_a:inst1|imr:inst|imrreg[0]    ; WR       ;
; N/A   ; None         ; 8.758 ns   ; A0    ; imr_a:inst1|imr:inst|imrreg[5]    ; WR       ;
; N/A   ; None         ; 8.745 ns   ; A0    ; imr_a:inst1|imr:inst|imrreg[7]    ; WR       ;
; N/A   ; None         ; 8.733 ns   ; A0    ; imr_a:inst1|imr:inst|imrreg[6]    ; WR       ;
; N/A   ; None         ; 8.654 ns   ; A0    ; imr_a:inst1|imr:inst|imrreg[2]    ; WR       ;
; N/A   ; None         ; 8.626 ns   ; CS    ; imr_a:inst1|imr:inst|imrreg[2]    ; WR       ;
; N/A   ; None         ; 8.610 ns   ; RD    ; imr_a:inst1|imr:inst|imrreg[4]    ; WR       ;
; N/A   ; None         ; 8.567 ns   ; A0    ; imr_a:inst1|imr:inst|imrreg[0]    ; WR       ;
; N/A   ; None         ; 8.494 ns   ; RD    ; imr_a:inst1|imr:inst|imrreg[3]    ; WR       ;
; N/A   ; None         ; 8.460 ns   ; A0    ; imr_a:inst1|imr:inst|imrreg[1]    ; WR       ;
; N/A   ; None         ; 8.432 ns   ; CS    ; imr_a:inst1|imr:inst|imrreg[1]    ; WR       ;
; N/A   ; None         ; 8.208 ns   ; RD    ; imr_a:inst1|imr:inst|imrreg[5]    ; WR       ;
; N/A   ; None         ; 8.195 ns   ; RD    ; imr_a:inst1|imr:inst|imrreg[7]    ; WR       ;
; N/A   ; None         ; 8.183 ns   ; RD    ; imr_a:inst1|imr:inst|imrreg[6]    ; WR       ;
; N/A   ; None         ; 8.017 ns   ; RD    ; imr_a:inst1|imr:inst|imrreg[0]    ; WR       ;
; N/A   ; None         ; 7.737 ns   ; RD    ; imr_a:inst1|imr:inst|imrreg[2]    ; WR       ;
; N/A   ; None         ; 7.543 ns   ; RD    ; imr_a:inst1|imr:inst|imrreg[1]    ; WR       ;
; N/A   ; None         ; 5.530 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[5] ; EN       ;
; N/A   ; None         ; 5.055 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[5] ; IN[3]    ;
; N/A   ; None         ; 4.909 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[5] ; IN[4]    ;
; N/A   ; None         ; 4.425 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[6] ; EN       ;
; N/A   ; None         ; 4.245 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[7] ; EN       ;
; N/A   ; None         ; 4.045 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[1]   ; INTA     ;
; N/A   ; None         ; 4.034 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[4]   ; INTA     ;
; N/A   ; None         ; 3.998 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[2]   ; INTA     ;
; N/A   ; None         ; 3.977 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[3]   ; INTA     ;
; N/A   ; None         ; 3.950 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[6] ; IN[3]    ;
; N/A   ; None         ; 3.936 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[6]   ; INTA     ;
; N/A   ; None         ; 3.899 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[1]   ; INTA     ;
; N/A   ; None         ; 3.888 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[4]   ; INTA     ;
; N/A   ; None         ; 3.852 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[2]   ; INTA     ;
; N/A   ; None         ; 3.831 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[3]   ; INTA     ;
; N/A   ; None         ; 3.804 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[6] ; IN[4]    ;
; N/A   ; None         ; 3.797 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[7]   ; INTA     ;
; N/A   ; None         ; 3.790 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[6]   ; INTA     ;
; N/A   ; None         ; 3.770 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[7] ; IN[3]    ;
; N/A   ; None         ; 3.765 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[0]   ; INTA     ;
; N/A   ; None         ; 3.651 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[7]   ; INTA     ;
; N/A   ; None         ; 3.624 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[7] ; IN[4]    ;
; N/A   ; None         ; 3.619 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[0]   ; INTA     ;
; N/A   ; None         ; 3.601 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[5]   ; INTA     ;
; N/A   ; None         ; 3.585 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[1]   ; INTA     ;
; N/A   ; None         ; 3.574 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[4]   ; INTA     ;
; N/A   ; None         ; 3.538 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[2]   ; INTA     ;
; N/A   ; None         ; 3.517 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[3]   ; INTA     ;
; N/A   ; None         ; 3.476 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[6]   ; INTA     ;
; N/A   ; None         ; 3.455 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[5]   ; INTA     ;
; N/A   ; None         ; 3.337 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[7]   ; INTA     ;
; N/A   ; None         ; 3.305 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[0]   ; INTA     ;
; N/A   ; None         ; 3.208 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[1]   ; EN       ;
; N/A   ; None         ; 3.197 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[4]   ; EN       ;
; N/A   ; None         ; 3.161 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[2]   ; EN       ;
; N/A   ; None         ; 3.145 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw3[5] ; EN       ;
; N/A   ; None         ; 3.141 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[5]   ; INTA     ;
; N/A   ; None         ; 3.140 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[3]   ; EN       ;
; N/A   ; None         ; 3.099 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[6]   ; EN       ;
; N/A   ; None         ; 3.062 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[1]   ; EN       ;
; N/A   ; None         ; 3.051 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[4]   ; EN       ;
; N/A   ; None         ; 3.015 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[2]   ; EN       ;
; N/A   ; None         ; 2.994 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[3]   ; EN       ;
; N/A   ; None         ; 2.960 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[7]   ; EN       ;
; N/A   ; None         ; 2.953 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[6]   ; EN       ;
; N/A   ; None         ; 2.928 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[0]   ; EN       ;
; N/A   ; None         ; 2.814 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[7]   ; EN       ;
; N/A   ; None         ; 2.782 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[0]   ; EN       ;
; N/A   ; None         ; 2.764 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[5]   ; EN       ;
; N/A   ; None         ; 2.748 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[1]   ; EN       ;
; N/A   ; None         ; 2.737 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[4]   ; EN       ;
; N/A   ; None         ; 2.733 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[1]   ; IN[3]    ;
; N/A   ; None         ; 2.722 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[4]   ; IN[3]    ;
; N/A   ; None         ; 2.701 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[2]   ; EN       ;
; N/A   ; None         ; 2.686 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[2]   ; IN[3]    ;
; N/A   ; None         ; 2.680 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[3]   ; EN       ;
; N/A   ; None         ; 2.670 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw3[5] ; IN[3]    ;
; N/A   ; None         ; 2.665 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[3]   ; IN[3]    ;
; N/A   ; None         ; 2.639 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[6]   ; EN       ;
; N/A   ; None         ; 2.624 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[6]   ; IN[3]    ;
; N/A   ; None         ; 2.618 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[5]   ; EN       ;
; N/A   ; None         ; 2.587 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[1]   ; IN[3]    ;
; N/A   ; None         ; 2.587 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[1]   ; IN[4]    ;
; N/A   ; None         ; 2.576 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[4]   ; IN[3]    ;
; N/A   ; None         ; 2.576 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[4]   ; IN[4]    ;
; N/A   ; None         ; 2.540 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[2]   ; IN[3]    ;
; N/A   ; None         ; 2.540 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[2]   ; IN[4]    ;
; N/A   ; None         ; 2.524 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw3[5] ; IN[4]    ;
; N/A   ; None         ; 2.519 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[3]   ; IN[3]    ;
; N/A   ; None         ; 2.519 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[3]   ; IN[4]    ;
; N/A   ; None         ; 2.500 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[7]   ; EN       ;
; N/A   ; None         ; 2.485 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[7]   ; IN[3]    ;
; N/A   ; None         ; 2.478 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[6]   ; IN[3]    ;
; N/A   ; None         ; 2.478 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[6]   ; IN[4]    ;
; N/A   ; None         ; 2.468 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[0]   ; EN       ;
; N/A   ; None         ; 2.453 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[0]   ; IN[3]    ;
; N/A   ; None         ; 2.441 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[1]   ; IN[4]    ;
; N/A   ; None         ; 2.430 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[4]   ; IN[4]    ;
; N/A   ; None         ; 2.394 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[2]   ; IN[4]    ;
; N/A   ; None         ; 2.373 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[3]   ; IN[4]    ;
; N/A   ; None         ; 2.339 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[7]   ; IN[3]    ;
; N/A   ; None         ; 2.339 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[7]   ; IN[4]    ;
; N/A   ; None         ; 2.332 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[6]   ; IN[4]    ;
; N/A   ; None         ; 2.307 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[0]   ; IN[3]    ;
; N/A   ; None         ; 2.307 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[0]   ; IN[4]    ;
; N/A   ; None         ; 2.304 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[5]   ; EN       ;
; N/A   ; None         ; 2.289 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[5]   ; IN[3]    ;
; N/A   ; None         ; 2.273 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[1]   ; IN[3]    ;
; N/A   ; None         ; 2.262 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[4]   ; IN[3]    ;
; N/A   ; None         ; 2.226 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[2]   ; IN[3]    ;
; N/A   ; None         ; 2.205 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[3]   ; IN[3]    ;
; N/A   ; None         ; 2.193 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[7]   ; IN[4]    ;
; N/A   ; None         ; 2.164 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[6]   ; IN[3]    ;
; N/A   ; None         ; 2.161 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[0]   ; IN[4]    ;
; N/A   ; None         ; 2.143 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[5]   ; IN[3]    ;
; N/A   ; None         ; 2.143 ns   ; IN[4] ; CORE_DOWN2:inst|core:inst|er[5]   ; IN[4]    ;
; N/A   ; None         ; 2.127 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[1]   ; IN[4]    ;
; N/A   ; None         ; 2.116 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[4]   ; IN[4]    ;
; N/A   ; None         ; 2.080 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[2]   ; IN[4]    ;
; N/A   ; None         ; 2.059 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[3]   ; IN[4]    ;
; N/A   ; None         ; 2.025 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[7]   ; IN[3]    ;
; N/A   ; None         ; 2.018 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[6]   ; IN[4]    ;
; N/A   ; None         ; 1.997 ns   ; IN[3] ; CORE_DOWN2:inst|core:inst|er[5]   ; IN[4]    ;
; N/A   ; None         ; 1.993 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[0]   ; IN[3]    ;
; N/A   ; None         ; 1.900 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[1] ; EN       ;
; N/A   ; None         ; 1.879 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[7]   ; IN[4]    ;
; N/A   ; None         ; 1.847 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[0]   ; IN[4]    ;
; N/A   ; None         ; 1.829 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[5]   ; IN[3]    ;
; N/A   ; None         ; 1.822 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[0] ; EN       ;
; N/A   ; None         ; 1.810 ns   ; IN[5] ; CORE_DOWN2:inst|core:inst|ocw2[5] ; EN       ;
; N/A   ; None         ; 1.772 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[2] ; EN       ;
; N/A   ; None         ; 1.683 ns   ; EN    ; CORE_DOWN2:inst|core:inst|er[5]   ; IN[4]    ;
; N/A   ; None         ; 1.668 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw3[1] ; EN       ;
; N/A   ; None         ; 1.591 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw3[6] ; EN       ;
; N/A   ; None         ; 1.425 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[1] ; IN[3]    ;
; N/A   ; None         ; 1.406 ns   ; IN[6] ; CORE_DOWN2:inst|core:inst|ocw2[6] ; EN       ;
; N/A   ; None         ; 1.347 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[0] ; IN[3]    ;
; N/A   ; None         ; 1.335 ns   ; IN[5] ; CORE_DOWN2:inst|core:inst|ocw2[5] ; IN[3]    ;
; N/A   ; None         ; 1.297 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[2] ; IN[3]    ;
; N/A   ; None         ; 1.280 ns   ; IN[7] ; CORE_DOWN2:inst|core:inst|ocw2[7] ; EN       ;
; N/A   ; None         ; 1.279 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[1] ; IN[4]    ;
; N/A   ; None         ; 1.201 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[0] ; IN[4]    ;
; N/A   ; None         ; 1.193 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw3[1] ; IN[3]    ;
; N/A   ; None         ; 1.189 ns   ; IN[5] ; CORE_DOWN2:inst|core:inst|ocw2[5] ; IN[4]    ;
; N/A   ; None         ; 1.151 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[2] ; IN[4]    ;
; N/A   ; None         ; 1.116 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw3[6] ; IN[3]    ;
; N/A   ; None         ; 1.083 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw3[0] ; EN       ;
; N/A   ; None         ; 1.047 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw3[1] ; IN[4]    ;
; N/A   ; None         ; 0.970 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw3[6] ; IN[4]    ;
; N/A   ; None         ; 0.931 ns   ; IN[6] ; CORE_DOWN2:inst|core:inst|ocw2[6] ; IN[3]    ;
; N/A   ; None         ; 0.805 ns   ; IN[7] ; CORE_DOWN2:inst|core:inst|ocw2[7] ; IN[3]    ;
; N/A   ; None         ; 0.785 ns   ; IN[6] ; CORE_DOWN2:inst|core:inst|ocw2[6] ; IN[4]    ;
; N/A   ; None         ; 0.659 ns   ; IN[7] ; CORE_DOWN2:inst|core:inst|ocw2[7] ; IN[4]    ;
; N/A   ; None         ; 0.608 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw3[0] ; IN[3]    ;
; N/A   ; None         ; 0.462 ns   ; EN    ; CORE_DOWN2:inst|core:inst|ocw3[0] ; IN[4]    ;
; N/A   ; None         ; -0.575 ns  ; IN[5] ; CORE_DOWN2:inst|core:inst|ocw3[5] ; EN       ;
; N/A   ; None         ; -1.050 ns  ; IN[5] ; CORE_DOWN2:inst|core:inst|ocw3[5] ; IN[3]    ;
; N/A   ; None         ; -1.196 ns  ; IN[5] ; CORE_DOWN2:inst|core:inst|ocw3[5] ; IN[4]    ;
; N/A   ; None         ; -1.428 ns  ; IN[6] ; CORE_DOWN2:inst|core:inst|ocw3[6] ; EN       ;
; N/A   ; None         ; -1.903 ns  ; IN[6] ; CORE_DOWN2:inst|core:inst|ocw3[6] ; IN[3]    ;
; N/A   ; None         ; -2.049 ns  ; IN[6] ; CORE_DOWN2:inst|core:inst|ocw3[6] ; IN[4]    ;
; N/A   ; None         ; -2.061 ns  ; IN[0] ; CORE_DOWN2:inst|core:inst|ocw2[0] ; EN       ;
; N/A   ; None         ; -2.382 ns  ; IN[2] ; CORE_DOWN2:inst|core:inst|ocw2[2] ; EN       ;
; N/A   ; None         ; -2.414 ns  ; IN[1] ; CORE_DOWN2:inst|core:inst|ocw2[1] ; EN       ;
; N/A   ; None         ; -2.536 ns  ; IN[0] ; CORE_DOWN2:inst|core:inst|ocw2[0] ; IN[3]    ;
; N/A   ; None         ; -2.646 ns  ; IN[1] ; CORE_DOWN2:inst|core:inst|ocw3[1] ; EN       ;
; N/A   ; None         ; -2.682 ns  ; IN[0] ; CORE_DOWN2:inst|core:inst|ocw2[0] ; IN[4]    ;
; N/A   ; None         ; -2.800 ns  ; IN[0] ; CORE_DOWN2:inst|core:inst|ocw3[0] ; EN       ;
; N/A   ; None         ; -2.857 ns  ; IN[2] ; CORE_DOWN2:inst|core:inst|ocw2[2] ; IN[3]    ;
; N/A   ; None         ; -2.889 ns  ; IN[1] ; CORE_DOWN2:inst|core:inst|ocw2[1] ; IN[3]    ;
; N/A   ; None         ; -3.003 ns  ; IN[2] ; CORE_DOWN2:inst|core:inst|ocw2[2] ; IN[4]    ;
; N/A   ; None         ; -3.035 ns  ; IN[1] ; CORE_DOWN2:inst|core:inst|ocw2[1] ; IN[4]    ;
; N/A   ; None         ; -3.121 ns  ; IN[1] ; CORE_DOWN2:inst|core:inst|ocw3[1] ; IN[3]    ;
; N/A   ; None         ; -3.267 ns  ; IN[1] ; CORE_DOWN2:inst|core:inst|ocw3[1] ; IN[4]    ;
; N/A   ; None         ; -3.275 ns  ; IN[0] ; CORE_DOWN2:inst|core:inst|ocw3[0] ; IN[3]    ;
; N/A   ; None         ; -3.421 ns  ; IN[0] ; CORE_DOWN2:inst|core:inst|ocw3[0] ; IN[4]    ;
+-------+--------------+------------+-------+-----------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                              ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------+----------+------------+
; N/A                                     ; None                                                ; 26.608 ns  ; CORE_DOWN2:inst|core:inst|pri[1]  ; HEX4[0]  ; IN[4]      ;
; N/A                                     ; None                                                ; 26.608 ns  ; CORE_DOWN2:inst|core:inst|pri[1]  ; HEX4[4]  ; IN[4]      ;
; N/A                                     ; None                                                ; 26.608 ns  ; CORE_DOWN2:inst|core:inst|pri[1]  ; HEX4[5]  ; IN[4]      ;
; N/A                                     ; None                                                ; 26.588 ns  ; CORE_DOWN2:inst|core:inst|pri[1]  ; HEX4[3]  ; IN[4]      ;
; N/A                                     ; None                                                ; 26.462 ns  ; CORE_DOWN2:inst|core:inst|pri[1]  ; HEX4[0]  ; IN[3]      ;
; N/A                                     ; None                                                ; 26.462 ns  ; CORE_DOWN2:inst|core:inst|pri[1]  ; HEX4[4]  ; IN[3]      ;
; N/A                                     ; None                                                ; 26.462 ns  ; CORE_DOWN2:inst|core:inst|pri[1]  ; HEX4[5]  ; IN[3]      ;
; N/A                                     ; None                                                ; 26.442 ns  ; CORE_DOWN2:inst|core:inst|pri[1]  ; HEX4[3]  ; IN[3]      ;
; N/A                                     ; None                                                ; 26.328 ns  ; CORE_DOWN2:inst|core:inst|pri[0]  ; HEX4[0]  ; IN[4]      ;
; N/A                                     ; None                                                ; 26.328 ns  ; CORE_DOWN2:inst|core:inst|pri[0]  ; HEX4[4]  ; IN[4]      ;
; N/A                                     ; None                                                ; 26.328 ns  ; CORE_DOWN2:inst|core:inst|pri[0]  ; HEX4[5]  ; IN[4]      ;
; N/A                                     ; None                                                ; 26.308 ns  ; CORE_DOWN2:inst|core:inst|pri[0]  ; HEX4[3]  ; IN[4]      ;
; N/A                                     ; None                                                ; 26.182 ns  ; CORE_DOWN2:inst|core:inst|pri[0]  ; HEX4[0]  ; IN[3]      ;
; N/A                                     ; None                                                ; 26.182 ns  ; CORE_DOWN2:inst|core:inst|pri[0]  ; HEX4[4]  ; IN[3]      ;
; N/A                                     ; None                                                ; 26.182 ns  ; CORE_DOWN2:inst|core:inst|pri[0]  ; HEX4[5]  ; IN[3]      ;
; N/A                                     ; None                                                ; 26.162 ns  ; CORE_DOWN2:inst|core:inst|pri[0]  ; HEX4[3]  ; IN[3]      ;
; N/A                                     ; None                                                ; 26.148 ns  ; CORE_DOWN2:inst|core:inst|pri[1]  ; HEX4[0]  ; EN         ;
; N/A                                     ; None                                                ; 26.148 ns  ; CORE_DOWN2:inst|core:inst|pri[1]  ; HEX4[4]  ; EN         ;
; N/A                                     ; None                                                ; 26.148 ns  ; CORE_DOWN2:inst|core:inst|pri[1]  ; HEX4[5]  ; EN         ;
; N/A                                     ; None                                                ; 26.128 ns  ; CORE_DOWN2:inst|core:inst|pri[1]  ; HEX4[3]  ; EN         ;
; N/A                                     ; None                                                ; 25.868 ns  ; CORE_DOWN2:inst|core:inst|pri[0]  ; HEX4[0]  ; EN         ;
; N/A                                     ; None                                                ; 25.868 ns  ; CORE_DOWN2:inst|core:inst|pri[0]  ; HEX4[4]  ; EN         ;
; N/A                                     ; None                                                ; 25.868 ns  ; CORE_DOWN2:inst|core:inst|pri[0]  ; HEX4[5]  ; EN         ;
; N/A                                     ; None                                                ; 25.848 ns  ; CORE_DOWN2:inst|core:inst|pri[0]  ; HEX4[3]  ; EN         ;
; N/A                                     ; None                                                ; 25.661 ns  ; CORE_DOWN2:inst|core:inst|pri[1]  ; HEX4[0]  ; INTA       ;
; N/A                                     ; None                                                ; 25.661 ns  ; CORE_DOWN2:inst|core:inst|pri[1]  ; HEX4[4]  ; INTA       ;
; N/A                                     ; None                                                ; 25.661 ns  ; CORE_DOWN2:inst|core:inst|pri[1]  ; HEX4[5]  ; INTA       ;
; N/A                                     ; None                                                ; 25.641 ns  ; CORE_DOWN2:inst|core:inst|pri[1]  ; HEX4[3]  ; INTA       ;
; N/A                                     ; None                                                ; 25.381 ns  ; CORE_DOWN2:inst|core:inst|pri[0]  ; HEX4[0]  ; INTA       ;
; N/A                                     ; None                                                ; 25.381 ns  ; CORE_DOWN2:inst|core:inst|pri[0]  ; HEX4[4]  ; INTA       ;
; N/A                                     ; None                                                ; 25.381 ns  ; CORE_DOWN2:inst|core:inst|pri[0]  ; HEX4[5]  ; INTA       ;
; N/A                                     ; None                                                ; 25.361 ns  ; CORE_DOWN2:inst|core:inst|pri[0]  ; HEX4[3]  ; INTA       ;
; N/A                                     ; None                                                ; 25.314 ns  ; CORE_DOWN2:inst|core:inst|pri[2]  ; HEX4[0]  ; IN[4]      ;
; N/A                                     ; None                                                ; 25.314 ns  ; CORE_DOWN2:inst|core:inst|pri[2]  ; HEX4[4]  ; IN[4]      ;
; N/A                                     ; None                                                ; 25.314 ns  ; CORE_DOWN2:inst|core:inst|pri[2]  ; HEX4[5]  ; IN[4]      ;
; N/A                                     ; None                                                ; 25.294 ns  ; CORE_DOWN2:inst|core:inst|pri[2]  ; HEX4[3]  ; IN[4]      ;
; N/A                                     ; None                                                ; 25.168 ns  ; CORE_DOWN2:inst|core:inst|pri[2]  ; HEX4[0]  ; IN[3]      ;
; N/A                                     ; None                                                ; 25.168 ns  ; CORE_DOWN2:inst|core:inst|pri[2]  ; HEX4[4]  ; IN[3]      ;
; N/A                                     ; None                                                ; 25.168 ns  ; CORE_DOWN2:inst|core:inst|pri[2]  ; HEX4[5]  ; IN[3]      ;
; N/A                                     ; None                                                ; 25.148 ns  ; CORE_DOWN2:inst|core:inst|pri[2]  ; HEX4[3]  ; IN[3]      ;
; N/A                                     ; None                                                ; 24.854 ns  ; CORE_DOWN2:inst|core:inst|pri[2]  ; HEX4[0]  ; EN         ;
; N/A                                     ; None                                                ; 24.854 ns  ; CORE_DOWN2:inst|core:inst|pri[2]  ; HEX4[4]  ; EN         ;
; N/A                                     ; None                                                ; 24.854 ns  ; CORE_DOWN2:inst|core:inst|pri[2]  ; HEX4[5]  ; EN         ;
; N/A                                     ; None                                                ; 24.834 ns  ; CORE_DOWN2:inst|core:inst|pri[2]  ; HEX4[3]  ; EN         ;
; N/A                                     ; None                                                ; 24.367 ns  ; CORE_DOWN2:inst|core:inst|pri[2]  ; HEX4[0]  ; INTA       ;
; N/A                                     ; None                                                ; 24.367 ns  ; CORE_DOWN2:inst|core:inst|pri[2]  ; HEX4[4]  ; INTA       ;
; N/A                                     ; None                                                ; 24.367 ns  ; CORE_DOWN2:inst|core:inst|pri[2]  ; HEX4[5]  ; INTA       ;
; N/A                                     ; None                                                ; 24.347 ns  ; CORE_DOWN2:inst|core:inst|pri[2]  ; HEX4[3]  ; INTA       ;
; N/A                                     ; None                                                ; 19.151 ns  ; imr_a:inst1|imr:inst|imrreg[2]    ; HEX4[0]  ; WR         ;
; N/A                                     ; None                                                ; 19.151 ns  ; imr_a:inst1|imr:inst|imrreg[2]    ; HEX4[4]  ; WR         ;
; N/A                                     ; None                                                ; 19.151 ns  ; imr_a:inst1|imr:inst|imrreg[2]    ; HEX4[5]  ; WR         ;
; N/A                                     ; None                                                ; 19.131 ns  ; imr_a:inst1|imr:inst|imrreg[2]    ; HEX4[3]  ; WR         ;
; N/A                                     ; None                                                ; 18.926 ns  ; imr_a:inst1|imr:inst|imrreg[4]    ; HEX4[0]  ; WR         ;
; N/A                                     ; None                                                ; 18.926 ns  ; imr_a:inst1|imr:inst|imrreg[4]    ; HEX4[4]  ; WR         ;
; N/A                                     ; None                                                ; 18.926 ns  ; imr_a:inst1|imr:inst|imrreg[4]    ; HEX4[5]  ; WR         ;
; N/A                                     ; None                                                ; 18.906 ns  ; imr_a:inst1|imr:inst|imrreg[3]    ; HEX4[0]  ; WR         ;
; N/A                                     ; None                                                ; 18.906 ns  ; imr_a:inst1|imr:inst|imrreg[4]    ; HEX4[3]  ; WR         ;
; N/A                                     ; None                                                ; 18.906 ns  ; imr_a:inst1|imr:inst|imrreg[3]    ; HEX4[4]  ; WR         ;
; N/A                                     ; None                                                ; 18.906 ns  ; imr_a:inst1|imr:inst|imrreg[3]    ; HEX4[5]  ; WR         ;
; N/A                                     ; None                                                ; 18.886 ns  ; imr_a:inst1|imr:inst|imrreg[3]    ; HEX4[3]  ; WR         ;
; N/A                                     ; None                                                ; 18.822 ns  ; imr_a:inst1|imr:inst|imrreg[1]    ; HEX4[0]  ; WR         ;
; N/A                                     ; None                                                ; 18.822 ns  ; imr_a:inst1|imr:inst|imrreg[1]    ; HEX4[4]  ; WR         ;
; N/A                                     ; None                                                ; 18.822 ns  ; imr_a:inst1|imr:inst|imrreg[1]    ; HEX4[5]  ; WR         ;
; N/A                                     ; None                                                ; 18.802 ns  ; imr_a:inst1|imr:inst|imrreg[1]    ; HEX4[3]  ; WR         ;
; N/A                                     ; None                                                ; 18.576 ns  ; imr_a:inst1|imr:inst|imrreg[0]    ; HEX4[0]  ; WR         ;
; N/A                                     ; None                                                ; 18.576 ns  ; imr_a:inst1|imr:inst|imrreg[0]    ; HEX4[4]  ; WR         ;
; N/A                                     ; None                                                ; 18.576 ns  ; imr_a:inst1|imr:inst|imrreg[0]    ; HEX4[5]  ; WR         ;
; N/A                                     ; None                                                ; 18.556 ns  ; imr_a:inst1|imr:inst|imrreg[0]    ; HEX4[3]  ; WR         ;
; N/A                                     ; None                                                ; 18.419 ns  ; imr_a:inst1|imr:inst|imrreg[5]    ; HEX4[0]  ; WR         ;
; N/A                                     ; None                                                ; 18.419 ns  ; imr_a:inst1|imr:inst|imrreg[5]    ; HEX4[4]  ; WR         ;
; N/A                                     ; None                                                ; 18.419 ns  ; imr_a:inst1|imr:inst|imrreg[5]    ; HEX4[5]  ; WR         ;
; N/A                                     ; None                                                ; 18.399 ns  ; imr_a:inst1|imr:inst|imrreg[5]    ; HEX4[3]  ; WR         ;
; N/A                                     ; None                                                ; 18.197 ns  ; pr:inst4|position.00000101_3656   ; HEX0[2]  ; WR         ;
; N/A                                     ; None                                                ; 17.860 ns  ; pr:inst4|position.00000011_3934   ; HEX0[2]  ; WR         ;
; N/A                                     ; None                                                ; 17.706 ns  ; pr:inst4|position.00000101_3656   ; HEX0[1]  ; WR         ;
; N/A                                     ; None                                                ; 17.670 ns  ; pr:inst4|position.00000101_3656   ; HEX0[3]  ; WR         ;
; N/A                                     ; None                                                ; 17.656 ns  ; pr:inst4|position.00000101_3656   ; HEX0[6]  ; WR         ;
; N/A                                     ; None                                                ; 17.643 ns  ; pr:inst4|position.00000111_3378   ; HEX0[2]  ; WR         ;
; N/A                                     ; None                                                ; 17.612 ns  ; pr:inst4|position.00000101_3656   ; HEX0[5]  ; WR         ;
; N/A                                     ; None                                                ; 17.600 ns  ; imr_a:inst1|imr:inst|imrreg[6]    ; HEX4[0]  ; WR         ;
; N/A                                     ; None                                                ; 17.600 ns  ; imr_a:inst1|imr:inst|imrreg[6]    ; HEX4[4]  ; WR         ;
; N/A                                     ; None                                                ; 17.600 ns  ; imr_a:inst1|imr:inst|imrreg[6]    ; HEX4[5]  ; WR         ;
; N/A                                     ; None                                                ; 17.597 ns  ; pr:inst4|position.00000101_3656   ; HEX0[0]  ; WR         ;
; N/A                                     ; None                                                ; 17.580 ns  ; imr_a:inst1|imr:inst|imrreg[6]    ; HEX4[3]  ; WR         ;
; N/A                                     ; None                                                ; 17.452 ns  ; pr:inst4|position.00000001_4212   ; HEX0[2]  ; WR         ;
; N/A                                     ; None                                                ; 17.433 ns  ; pr:inst4|position.00000110_3517   ; HEX0[2]  ; WR         ;
; N/A                                     ; None                                                ; 17.433 ns  ; pr:inst4|position.00000101_3656   ; HEX0[4]  ; WR         ;
; N/A                                     ; None                                                ; 17.420 ns  ; imr_a:inst1|imr:inst|imrreg[7]    ; HEX4[0]  ; WR         ;
; N/A                                     ; None                                                ; 17.420 ns  ; imr_a:inst1|imr:inst|imrreg[7]    ; HEX4[4]  ; WR         ;
; N/A                                     ; None                                                ; 17.420 ns  ; imr_a:inst1|imr:inst|imrreg[7]    ; HEX4[5]  ; WR         ;
; N/A                                     ; None                                                ; 17.401 ns  ; pr:inst4|position.00000110_3517   ; HEX0[3]  ; WR         ;
; N/A                                     ; None                                                ; 17.400 ns  ; imr_a:inst1|imr:inst|imrreg[7]    ; HEX4[3]  ; WR         ;
; N/A                                     ; None                                                ; 17.388 ns  ; pr:inst4|position.00000110_3517   ; HEX0[6]  ; WR         ;
; N/A                                     ; None                                                ; 17.369 ns  ; pr:inst4|position.00000011_3934   ; HEX0[1]  ; WR         ;
; N/A                                     ; None                                                ; 17.346 ns  ; pr:inst4|position.00000110_3517   ; HEX0[5]  ; WR         ;
; N/A                                     ; None                                                ; 17.342 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX0[2]  ; IN[4]      ;
; N/A                                     ; None                                                ; 17.333 ns  ; pr:inst4|position.00000011_3934   ; HEX0[3]  ; WR         ;
; N/A                                     ; None                                                ; 17.319 ns  ; pr:inst4|position.00000011_3934   ; HEX0[6]  ; WR         ;
; N/A                                     ; None                                                ; 17.275 ns  ; pr:inst4|position.00000011_3934   ; HEX0[5]  ; WR         ;
; N/A                                     ; None                                                ; 17.274 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX0[3]  ; IN[4]      ;
; N/A                                     ; None                                                ; 17.261 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX0[6]  ; IN[4]      ;
; N/A                                     ; None                                                ; 17.260 ns  ; pr:inst4|position.00000011_3934   ; HEX0[0]  ; WR         ;
; N/A                                     ; None                                                ; 17.219 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX0[5]  ; IN[4]      ;
; N/A                                     ; None                                                ; 17.196 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX0[2]  ; IN[3]      ;
; N/A                                     ; None                                                ; 17.162 ns  ; pr:inst4|position.00000110_3517   ; HEX0[4]  ; WR         ;
; N/A                                     ; None                                                ; 17.152 ns  ; pr:inst4|position.00000111_3378   ; HEX0[1]  ; WR         ;
; N/A                                     ; None                                                ; 17.128 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX0[3]  ; IN[3]      ;
; N/A                                     ; None                                                ; 17.116 ns  ; pr:inst4|position.00000111_3378   ; HEX0[3]  ; WR         ;
; N/A                                     ; None                                                ; 17.115 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX0[6]  ; IN[3]      ;
; N/A                                     ; None                                                ; 17.102 ns  ; pr:inst4|position.00000111_3378   ; HEX0[6]  ; WR         ;
; N/A                                     ; None                                                ; 17.096 ns  ; pr:inst4|position.00000011_3934   ; HEX0[4]  ; WR         ;
; N/A                                     ; None                                                ; 17.073 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX0[5]  ; IN[3]      ;
; N/A                                     ; None                                                ; 17.058 ns  ; pr:inst4|position.00000111_3378   ; HEX0[5]  ; WR         ;
; N/A                                     ; None                                                ; 17.049 ns  ; CORE_DOWN2:inst|core:inst|pri[2]  ; SPout[2] ; IN[4]      ;
; N/A                                     ; None                                                ; 17.043 ns  ; pr:inst4|position.00000111_3378   ; HEX0[0]  ; WR         ;
; N/A                                     ; None                                                ; 17.035 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX0[4]  ; IN[4]      ;
; N/A                                     ; None                                                ; 17.033 ns  ; pr:inst4|position.00000100_3795   ; HEX0[2]  ; WR         ;
; N/A                                     ; None                                                ; 17.001 ns  ; pr:inst4|position.00000100_3795   ; HEX0[3]  ; WR         ;
; N/A                                     ; None                                                ; 16.988 ns  ; pr:inst4|position.00000100_3795   ; HEX0[6]  ; WR         ;
; N/A                                     ; None                                                ; 16.969 ns  ; pr:inst4|position.00000110_3517   ; HEX0[1]  ; WR         ;
; N/A                                     ; None                                                ; 16.961 ns  ; pr:inst4|position.00000001_4212   ; HEX0[1]  ; WR         ;
; N/A                                     ; None                                                ; 16.946 ns  ; pr:inst4|position.00000100_3795   ; HEX0[5]  ; WR         ;
; N/A                                     ; None                                                ; 16.933 ns  ; CORE_DOWN2:inst|core:inst|pri[1]  ; SPout[1] ; IN[4]      ;
; N/A                                     ; None                                                ; 16.925 ns  ; pr:inst4|position.00000001_4212   ; HEX0[3]  ; WR         ;
; N/A                                     ; None                                                ; 16.911 ns  ; pr:inst4|position.00000001_4212   ; HEX0[6]  ; WR         ;
; N/A                                     ; None                                                ; 16.904 ns  ; pr:inst4|position.00000010_4073   ; HEX0[2]  ; WR         ;
; N/A                                     ; None                                                ; 16.903 ns  ; CORE_DOWN2:inst|core:inst|pri[2]  ; SPout[2] ; IN[3]      ;
; N/A                                     ; None                                                ; 16.889 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX0[4]  ; IN[3]      ;
; N/A                                     ; None                                                ; 16.882 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX0[2]  ; EN         ;
; N/A                                     ; None                                                ; 16.879 ns  ; pr:inst4|position.00000111_3378   ; HEX0[4]  ; WR         ;
; N/A                                     ; None                                                ; 16.878 ns  ; CORE_DOWN2:inst|core:inst|pri[0]  ; SPout[0] ; IN[4]      ;
; N/A                                     ; None                                                ; 16.867 ns  ; pr:inst4|position.00000001_4212   ; HEX0[5]  ; WR         ;
; N/A                                     ; None                                                ; 16.856 ns  ; pr:inst4|position.00000110_3517   ; HEX0[0]  ; WR         ;
; N/A                                     ; None                                                ; 16.852 ns  ; pr:inst4|position.00000001_4212   ; HEX0[0]  ; WR         ;
; N/A                                     ; None                                                ; 16.849 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX0[1]  ; IN[4]      ;
; N/A                                     ; None                                                ; 16.814 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX0[3]  ; EN         ;
; N/A                                     ; None                                                ; 16.801 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX0[6]  ; EN         ;
; N/A                                     ; None                                                ; 16.787 ns  ; CORE_DOWN2:inst|core:inst|pri[1]  ; SPout[1] ; IN[3]      ;
; N/A                                     ; None                                                ; 16.762 ns  ; pr:inst4|position.00000100_3795   ; HEX0[4]  ; WR         ;
; N/A                                     ; None                                                ; 16.759 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX0[5]  ; EN         ;
; N/A                                     ; None                                                ; 16.732 ns  ; CORE_DOWN2:inst|core:inst|pri[0]  ; SPout[0] ; IN[3]      ;
; N/A                                     ; None                                                ; 16.729 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX0[0]  ; IN[4]      ;
; N/A                                     ; None                                                ; 16.703 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX0[1]  ; IN[3]      ;
; N/A                                     ; None                                                ; 16.688 ns  ; pr:inst4|position.00000001_4212   ; HEX0[4]  ; WR         ;
; N/A                                     ; None                                                ; 16.589 ns  ; CORE_DOWN2:inst|core:inst|pri[2]  ; SPout[2] ; EN         ;
; N/A                                     ; None                                                ; 16.583 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX0[0]  ; IN[3]      ;
; N/A                                     ; None                                                ; 16.575 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX0[4]  ; EN         ;
; N/A                                     ; None                                                ; 16.569 ns  ; pr:inst4|position.00000100_3795   ; HEX0[1]  ; WR         ;
; N/A                                     ; None                                                ; 16.532 ns  ; pr:inst4|position.00000010_4073   ; HEX0[3]  ; WR         ;
; N/A                                     ; None                                                ; 16.521 ns  ; pr:inst4|position.00000010_4073   ; HEX0[6]  ; WR         ;
; N/A                                     ; None                                                ; 16.479 ns  ; pr:inst4|position.00000010_4073   ; HEX0[5]  ; WR         ;
; N/A                                     ; None                                                ; 16.473 ns  ; CORE_DOWN2:inst|core:inst|pri[1]  ; SPout[1] ; EN         ;
; N/A                                     ; None                                                ; 16.456 ns  ; pr:inst4|position.00000100_3795   ; HEX0[0]  ; WR         ;
; N/A                                     ; None                                                ; 16.418 ns  ; CORE_DOWN2:inst|core:inst|pri[0]  ; SPout[0] ; EN         ;
; N/A                                     ; None                                                ; 16.411 ns  ; pr:inst4|position.00000010_4073   ; HEX0[1]  ; WR         ;
; N/A                                     ; None                                                ; 16.389 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX0[1]  ; EN         ;
; N/A                                     ; None                                                ; 16.279 ns  ; pr:inst4|position.00000010_4073   ; HEX0[0]  ; WR         ;
; N/A                                     ; None                                                ; 16.270 ns  ; pr:inst4|position.00000010_4073   ; HEX0[4]  ; WR         ;
; N/A                                     ; None                                                ; 16.269 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX0[0]  ; EN         ;
; N/A                                     ; None                                                ; 16.183 ns  ; CORE_DOWN2:inst|core:inst|ocw3[5] ; HEX4[0]  ; IN[4]      ;
; N/A                                     ; None                                                ; 16.183 ns  ; CORE_DOWN2:inst|core:inst|ocw3[5] ; HEX4[4]  ; IN[4]      ;
; N/A                                     ; None                                                ; 16.183 ns  ; CORE_DOWN2:inst|core:inst|ocw3[5] ; HEX4[5]  ; IN[4]      ;
; N/A                                     ; None                                                ; 16.163 ns  ; CORE_DOWN2:inst|core:inst|ocw3[5] ; HEX4[3]  ; IN[4]      ;
; N/A                                     ; None                                                ; 16.102 ns  ; CORE_DOWN2:inst|core:inst|pri[2]  ; SPout[2] ; INTA       ;
; N/A                                     ; None                                                ; 16.037 ns  ; CORE_DOWN2:inst|core:inst|ocw3[5] ; HEX4[0]  ; IN[3]      ;
; N/A                                     ; None                                                ; 16.037 ns  ; CORE_DOWN2:inst|core:inst|ocw3[5] ; HEX4[4]  ; IN[3]      ;
; N/A                                     ; None                                                ; 16.037 ns  ; CORE_DOWN2:inst|core:inst|ocw3[5] ; HEX4[5]  ; IN[3]      ;
; N/A                                     ; None                                                ; 16.017 ns  ; CORE_DOWN2:inst|core:inst|ocw3[5] ; HEX4[3]  ; IN[3]      ;
; N/A                                     ; None                                                ; 15.986 ns  ; CORE_DOWN2:inst|core:inst|pri[1]  ; SPout[1] ; INTA       ;
; N/A                                     ; None                                                ; 15.931 ns  ; CORE_DOWN2:inst|core:inst|pri[0]  ; SPout[0] ; INTA       ;
; N/A                                     ; None                                                ; 15.723 ns  ; CORE_DOWN2:inst|core:inst|ocw3[5] ; HEX4[0]  ; EN         ;
; N/A                                     ; None                                                ; 15.723 ns  ; CORE_DOWN2:inst|core:inst|ocw3[5] ; HEX4[4]  ; EN         ;
; N/A                                     ; None                                                ; 15.723 ns  ; CORE_DOWN2:inst|core:inst|ocw3[5] ; HEX4[5]  ; EN         ;
; N/A                                     ; None                                                ; 15.703 ns  ; CORE_DOWN2:inst|core:inst|ocw3[5] ; HEX4[3]  ; EN         ;
; N/A                                     ; None                                                ; 15.668 ns  ; CORE_DOWN2:inst|core:inst|ocw3[6] ; HEX4[0]  ; IN[4]      ;
; N/A                                     ; None                                                ; 15.668 ns  ; CORE_DOWN2:inst|core:inst|ocw3[6] ; HEX4[4]  ; IN[4]      ;
; N/A                                     ; None                                                ; 15.668 ns  ; CORE_DOWN2:inst|core:inst|ocw3[6] ; HEX4[5]  ; IN[4]      ;
; N/A                                     ; None                                                ; 15.648 ns  ; CORE_DOWN2:inst|core:inst|ocw3[6] ; HEX4[3]  ; IN[4]      ;
; N/A                                     ; None                                                ; 15.634 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX1[4]  ; IN[4]      ;
; N/A                                     ; None                                                ; 15.560 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX1[3]  ; IN[4]      ;
; N/A                                     ; None                                                ; 15.560 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX1[5]  ; IN[4]      ;
; N/A                                     ; None                                                ; 15.551 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX1[2]  ; IN[4]      ;
; N/A                                     ; None                                                ; 15.540 ns  ; pr:inst4|position.00000101_3656   ; HEX0[2]  ; RESET      ;
; N/A                                     ; None                                                ; 15.534 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX1[6]  ; IN[4]      ;
; N/A                                     ; None                                                ; 15.526 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX1[0]  ; IN[4]      ;
; N/A                                     ; None                                                ; 15.522 ns  ; CORE_DOWN2:inst|core:inst|ocw3[6] ; HEX4[0]  ; IN[3]      ;
; N/A                                     ; None                                                ; 15.522 ns  ; CORE_DOWN2:inst|core:inst|ocw3[6] ; HEX4[4]  ; IN[3]      ;
; N/A                                     ; None                                                ; 15.522 ns  ; CORE_DOWN2:inst|core:inst|ocw3[6] ; HEX4[5]  ; IN[3]      ;
; N/A                                     ; None                                                ; 15.502 ns  ; CORE_DOWN2:inst|core:inst|ocw3[6] ; HEX4[3]  ; IN[3]      ;
; N/A                                     ; None                                                ; 15.488 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX1[4]  ; IN[3]      ;
; N/A                                     ; None                                                ; 15.414 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX1[3]  ; IN[3]      ;
; N/A                                     ; None                                                ; 15.414 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX1[5]  ; IN[3]      ;
; N/A                                     ; None                                                ; 15.405 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX1[2]  ; IN[3]      ;
; N/A                                     ; None                                                ; 15.388 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX1[6]  ; IN[3]      ;
; N/A                                     ; None                                                ; 15.380 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX1[0]  ; IN[3]      ;
; N/A                                     ; None                                                ; 15.231 ns  ; CORE_DOWN2:inst|core:inst|ocw3[1] ; HEX1[1]  ; IN[4]      ;
; N/A                                     ; None                                                ; 15.208 ns  ; CORE_DOWN2:inst|core:inst|ocw3[6] ; HEX4[0]  ; EN         ;
; N/A                                     ; None                                                ; 15.208 ns  ; CORE_DOWN2:inst|core:inst|ocw3[6] ; HEX4[4]  ; EN         ;
; N/A                                     ; None                                                ; 15.208 ns  ; CORE_DOWN2:inst|core:inst|ocw3[6] ; HEX4[5]  ; EN         ;
; N/A                                     ; None                                                ; 15.203 ns  ; pr:inst4|position.00000011_3934   ; HEX0[2]  ; RESET      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                   ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------+----------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+--------------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From         ; To      ;
+-------+-------------------+-----------------+--------------+---------+
; N/A   ; None              ; 16.833 ns       ; CS           ; HEX0[2] ;
; N/A   ; None              ; 16.765 ns       ; CS           ; HEX0[3] ;
; N/A   ; None              ; 16.752 ns       ; CS           ; HEX0[6] ;
; N/A   ; None              ; 16.710 ns       ; CS           ; HEX0[5] ;
; N/A   ; None              ; 16.526 ns       ; CS           ; HEX0[4] ;
; N/A   ; None              ; 16.467 ns       ; A0           ; HEX0[2] ;
; N/A   ; None              ; 16.399 ns       ; A0           ; HEX0[3] ;
; N/A   ; None              ; 16.386 ns       ; A0           ; HEX0[6] ;
; N/A   ; None              ; 16.344 ns       ; A0           ; HEX0[5] ;
; N/A   ; None              ; 16.340 ns       ; CS           ; HEX0[1] ;
; N/A   ; None              ; 16.220 ns       ; CS           ; HEX0[0] ;
; N/A   ; None              ; 16.160 ns       ; A0           ; HEX0[4] ;
; N/A   ; None              ; 15.974 ns       ; A0           ; HEX0[1] ;
; N/A   ; None              ; 15.943 ns       ; RD           ; HEX0[2] ;
; N/A   ; None              ; 15.875 ns       ; RD           ; HEX0[3] ;
; N/A   ; None              ; 15.862 ns       ; RD           ; HEX0[6] ;
; N/A   ; None              ; 15.854 ns       ; A0           ; HEX0[0] ;
; N/A   ; None              ; 15.820 ns       ; RD           ; HEX0[5] ;
; N/A   ; None              ; 15.636 ns       ; RD           ; HEX0[4] ;
; N/A   ; None              ; 15.450 ns       ; RD           ; HEX0[1] ;
; N/A   ; None              ; 15.408 ns       ; WR           ; HEX0[2] ;
; N/A   ; None              ; 15.340 ns       ; WR           ; HEX0[3] ;
; N/A   ; None              ; 15.330 ns       ; RD           ; HEX0[0] ;
; N/A   ; None              ; 15.327 ns       ; WR           ; HEX0[6] ;
; N/A   ; None              ; 15.285 ns       ; WR           ; HEX0[5] ;
; N/A   ; None              ; 15.125 ns       ; CS           ; HEX1[4] ;
; N/A   ; None              ; 15.101 ns       ; WR           ; HEX0[4] ;
; N/A   ; None              ; 15.051 ns       ; CS           ; HEX1[3] ;
; N/A   ; None              ; 15.051 ns       ; CS           ; HEX1[5] ;
; N/A   ; None              ; 15.042 ns       ; CS           ; HEX1[2] ;
; N/A   ; None              ; 15.025 ns       ; CS           ; HEX1[6] ;
; N/A   ; None              ; 15.017 ns       ; CS           ; HEX1[0] ;
; N/A   ; None              ; 14.915 ns       ; WR           ; HEX0[1] ;
; N/A   ; None              ; 14.795 ns       ; WR           ; HEX0[0] ;
; N/A   ; None              ; 14.759 ns       ; A0           ; HEX1[4] ;
; N/A   ; None              ; 14.722 ns       ; CS           ; HEX1[1] ;
; N/A   ; None              ; 14.685 ns       ; A0           ; HEX1[3] ;
; N/A   ; None              ; 14.685 ns       ; A0           ; HEX1[5] ;
; N/A   ; None              ; 14.676 ns       ; A0           ; HEX1[2] ;
; N/A   ; None              ; 14.659 ns       ; A0           ; HEX1[6] ;
; N/A   ; None              ; 14.651 ns       ; A0           ; HEX1[0] ;
; N/A   ; None              ; 14.356 ns       ; A0           ; HEX1[1] ;
; N/A   ; None              ; 14.235 ns       ; RD           ; HEX1[4] ;
; N/A   ; None              ; 14.161 ns       ; RD           ; HEX1[3] ;
; N/A   ; None              ; 14.161 ns       ; RD           ; HEX1[5] ;
; N/A   ; None              ; 14.152 ns       ; RD           ; HEX1[2] ;
; N/A   ; None              ; 14.135 ns       ; RD           ; HEX1[6] ;
; N/A   ; None              ; 14.127 ns       ; RD           ; HEX1[0] ;
; N/A   ; None              ; 13.832 ns       ; RD           ; HEX1[1] ;
; N/A   ; None              ; 13.700 ns       ; WR           ; HEX1[4] ;
; N/A   ; None              ; 13.626 ns       ; WR           ; HEX1[3] ;
; N/A   ; None              ; 13.626 ns       ; WR           ; HEX1[5] ;
; N/A   ; None              ; 13.617 ns       ; WR           ; HEX1[2] ;
; N/A   ; None              ; 13.600 ns       ; WR           ; HEX1[6] ;
; N/A   ; None              ; 13.592 ns       ; WR           ; HEX1[0] ;
; N/A   ; None              ; 13.297 ns       ; WR           ; HEX1[1] ;
; N/A   ; None              ; 12.894 ns       ; BUSDATAIN[7] ; HEX1[4] ;
; N/A   ; None              ; 12.851 ns       ; BUSDATAIN[5] ; HEX1[4] ;
; N/A   ; None              ; 12.826 ns       ; BUSDATAIN[7] ; HEX1[5] ;
; N/A   ; None              ; 12.825 ns       ; BUSDATAIN[7] ; HEX1[3] ;
; N/A   ; None              ; 12.818 ns       ; BUSDATAIN[7] ; HEX1[2] ;
; N/A   ; None              ; 12.798 ns       ; BUSDATAIN[7] ; HEX1[6] ;
; N/A   ; None              ; 12.790 ns       ; BUSDATAIN[7] ; HEX1[0] ;
; N/A   ; None              ; 12.787 ns       ; BUSDATAIN[5] ; HEX1[3] ;
; N/A   ; None              ; 12.774 ns       ; BUSDATAIN[5] ; HEX1[5] ;
; N/A   ; None              ; 12.770 ns       ; BUSDATAIN[5] ; HEX1[2] ;
; N/A   ; None              ; 12.738 ns       ; BUSDATAIN[5] ; HEX1[6] ;
; N/A   ; None              ; 12.736 ns       ; BUSDATAIN[5] ; HEX1[0] ;
; N/A   ; None              ; 12.547 ns       ; BUSDATAIN[6] ; HEX1[4] ;
; N/A   ; None              ; 12.495 ns       ; BUSDATAIN[7] ; HEX1[1] ;
; N/A   ; None              ; 12.473 ns       ; BUSDATAIN[6] ; HEX1[3] ;
; N/A   ; None              ; 12.473 ns       ; BUSDATAIN[6] ; HEX1[5] ;
; N/A   ; None              ; 12.464 ns       ; BUSDATAIN[6] ; HEX1[2] ;
; N/A   ; None              ; 12.447 ns       ; BUSDATAIN[6] ; HEX1[6] ;
; N/A   ; None              ; 12.439 ns       ; BUSDATAIN[6] ; HEX1[0] ;
; N/A   ; None              ; 12.435 ns       ; BUSDATAIN[5] ; HEX1[1] ;
; N/A   ; None              ; 12.144 ns       ; BUSDATAIN[6] ; HEX1[1] ;
; N/A   ; None              ; 10.332 ns       ; BUSDATAIN[2] ; HEX0[2] ;
; N/A   ; None              ; 10.300 ns       ; BUSDATAIN[2] ; HEX0[3] ;
; N/A   ; None              ; 10.287 ns       ; BUSDATAIN[2] ; HEX0[6] ;
; N/A   ; None              ; 10.245 ns       ; BUSDATAIN[2] ; HEX0[5] ;
; N/A   ; None              ; 10.061 ns       ; BUSDATAIN[2] ; HEX0[4] ;
; N/A   ; None              ; 9.960 ns        ; BUSDATAIN[0] ; HEX0[2] ;
; N/A   ; None              ; 9.892 ns        ; BUSDATAIN[1] ; HEX0[2] ;
; N/A   ; None              ; 9.868 ns        ; BUSDATAIN[2] ; HEX0[1] ;
; N/A   ; None              ; 9.755 ns        ; BUSDATAIN[2] ; HEX0[0] ;
; N/A   ; None              ; 9.520 ns        ; BUSDATAIN[1] ; HEX0[3] ;
; N/A   ; None              ; 9.509 ns        ; BUSDATAIN[1] ; HEX0[6] ;
; N/A   ; None              ; 9.469 ns        ; BUSDATAIN[0] ; HEX0[1] ;
; N/A   ; None              ; 9.467 ns        ; BUSDATAIN[3] ; HEX0[2] ;
; N/A   ; None              ; 9.467 ns        ; BUSDATAIN[1] ; HEX0[5] ;
; N/A   ; None              ; 9.433 ns        ; BUSDATAIN[0] ; HEX0[3] ;
; N/A   ; None              ; 9.419 ns        ; BUSDATAIN[0] ; HEX0[6] ;
; N/A   ; None              ; 9.399 ns        ; BUSDATAIN[1] ; HEX0[1] ;
; N/A   ; None              ; 9.375 ns        ; BUSDATAIN[0] ; HEX0[5] ;
; N/A   ; None              ; 9.360 ns        ; BUSDATAIN[0] ; HEX0[0] ;
; N/A   ; None              ; 9.341 ns        ; BUSDATAIN[3] ; HEX0[3] ;
; N/A   ; None              ; 9.328 ns        ; BUSDATAIN[3] ; HEX0[6] ;
; N/A   ; None              ; 9.267 ns        ; BUSDATAIN[1] ; HEX0[0] ;
; N/A   ; None              ; 9.258 ns        ; BUSDATAIN[1] ; HEX0[4] ;
; N/A   ; None              ; 9.255 ns        ; BUSDATAIN[3] ; HEX0[5] ;
; N/A   ; None              ; 9.196 ns        ; BUSDATAIN[0] ; HEX0[4] ;
; N/A   ; None              ; 9.067 ns        ; BUSDATAIN[3] ; HEX0[4] ;
; N/A   ; None              ; 8.977 ns        ; BUSDATAIN[3] ; HEX0[1] ;
; N/A   ; None              ; 8.865 ns        ; BUSDATAIN[3] ; HEX0[0] ;
; N/A   ; None              ; 8.596 ns        ; BUSDATAIN[4] ; HEX1[4] ;
; N/A   ; None              ; 8.529 ns        ; BUSDATAIN[4] ; HEX1[3] ;
; N/A   ; None              ; 8.524 ns        ; BUSDATAIN[4] ; HEX1[5] ;
; N/A   ; None              ; 8.515 ns        ; BUSDATAIN[4] ; HEX1[2] ;
; N/A   ; None              ; 8.496 ns        ; BUSDATAIN[4] ; HEX1[6] ;
; N/A   ; None              ; 8.489 ns        ; BUSDATAIN[4] ; HEX1[0] ;
; N/A   ; None              ; 8.192 ns        ; BUSDATAIN[4] ; HEX1[1] ;
+-------+-------------------+-----------------+--------------+---------+


+------------------------------------------------------------------------------------------------+
; th                                                                                             ;
+---------------+-------------+-----------+-------+-----------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                ; To Clock ;
+---------------+-------------+-----------+-------+-----------------------------------+----------+
; N/A           ; None        ; 4.097 ns  ; IN[0] ; CORE_DOWN2:inst|core:inst|ocw3[0] ; IN[4]    ;
; N/A           ; None        ; 3.960 ns  ; IN[1] ; CORE_DOWN2:inst|core:inst|ocw3[1] ; IN[4]    ;
; N/A           ; None        ; 3.951 ns  ; IN[0] ; CORE_DOWN2:inst|core:inst|ocw3[0] ; IN[3]    ;
; N/A           ; None        ; 3.881 ns  ; IN[2] ; CORE_DOWN2:inst|core:inst|ocw2[2] ; IN[4]    ;
; N/A           ; None        ; 3.814 ns  ; IN[1] ; CORE_DOWN2:inst|core:inst|ocw3[1] ; IN[3]    ;
; N/A           ; None        ; 3.741 ns  ; IN[1] ; CORE_DOWN2:inst|core:inst|ocw2[1] ; IN[4]    ;
; N/A           ; None        ; 3.735 ns  ; IN[2] ; CORE_DOWN2:inst|core:inst|ocw2[2] ; IN[3]    ;
; N/A           ; None        ; 3.637 ns  ; IN[0] ; CORE_DOWN2:inst|core:inst|ocw3[0] ; EN       ;
; N/A           ; None        ; 3.595 ns  ; IN[1] ; CORE_DOWN2:inst|core:inst|ocw2[1] ; IN[3]    ;
; N/A           ; None        ; 3.500 ns  ; IN[1] ; CORE_DOWN2:inst|core:inst|ocw3[1] ; EN       ;
; N/A           ; None        ; 3.421 ns  ; IN[2] ; CORE_DOWN2:inst|core:inst|ocw2[2] ; EN       ;
; N/A           ; None        ; 3.396 ns  ; IN[0] ; CORE_DOWN2:inst|core:inst|ocw2[0] ; IN[4]    ;
; N/A           ; None        ; 3.281 ns  ; IN[1] ; CORE_DOWN2:inst|core:inst|ocw2[1] ; EN       ;
; N/A           ; None        ; 3.250 ns  ; IN[0] ; CORE_DOWN2:inst|core:inst|ocw2[0] ; IN[3]    ;
; N/A           ; None        ; 2.936 ns  ; IN[0] ; CORE_DOWN2:inst|core:inst|ocw2[0] ; EN       ;
; N/A           ; None        ; 2.873 ns  ; IN[6] ; CORE_DOWN2:inst|core:inst|ocw3[6] ; IN[4]    ;
; N/A           ; None        ; 2.727 ns  ; IN[6] ; CORE_DOWN2:inst|core:inst|ocw3[6] ; IN[3]    ;
; N/A           ; None        ; 2.413 ns  ; IN[6] ; CORE_DOWN2:inst|core:inst|ocw3[6] ; EN       ;
; N/A           ; None        ; 2.046 ns  ; IN[5] ; CORE_DOWN2:inst|core:inst|ocw3[5] ; IN[4]    ;
; N/A           ; None        ; 1.900 ns  ; IN[5] ; CORE_DOWN2:inst|core:inst|ocw3[5] ; IN[3]    ;
; N/A           ; None        ; 1.586 ns  ; IN[5] ; CORE_DOWN2:inst|core:inst|ocw3[5] ; EN       ;
; N/A           ; None        ; 0.385 ns  ; EN    ; CORE_DOWN2:inst|core:inst|er[3]   ; IN[4]    ;
; N/A           ; None        ; 0.377 ns  ; EN    ; CORE_DOWN2:inst|core:inst|er[5]   ; IN[4]    ;
; N/A           ; None        ; 0.287 ns  ; EN    ; CORE_DOWN2:inst|core:inst|er[0]   ; IN[4]    ;
; N/A           ; None        ; 0.285 ns  ; EN    ; CORE_DOWN2:inst|core:inst|er[7]   ; IN[4]    ;
; N/A           ; None        ; 0.239 ns  ; EN    ; CORE_DOWN2:inst|core:inst|er[3]   ; IN[3]    ;
; N/A           ; None        ; 0.231 ns  ; EN    ; CORE_DOWN2:inst|core:inst|er[5]   ; IN[3]    ;
; N/A           ; None        ; 0.214 ns  ; EN    ; CORE_DOWN2:inst|core:inst|ocw3[0] ; IN[4]    ;
; N/A           ; None        ; 0.148 ns  ; EN    ; CORE_DOWN2:inst|core:inst|er[6]   ; IN[4]    ;
; N/A           ; None        ; 0.141 ns  ; EN    ; CORE_DOWN2:inst|core:inst|er[0]   ; IN[3]    ;
; N/A           ; None        ; 0.139 ns  ; EN    ; CORE_DOWN2:inst|core:inst|er[7]   ; IN[3]    ;
; N/A           ; None        ; 0.071 ns  ; EN    ; CORE_DOWN2:inst|core:inst|er[2]   ; IN[4]    ;
; N/A           ; None        ; 0.068 ns  ; EN    ; CORE_DOWN2:inst|core:inst|ocw3[0] ; IN[3]    ;
; N/A           ; None        ; 0.028 ns  ; IN[7] ; CORE_DOWN2:inst|core:inst|ocw2[7] ; IN[4]    ;
; N/A           ; None        ; 0.002 ns  ; EN    ; CORE_DOWN2:inst|core:inst|er[6]   ; IN[3]    ;
; N/A           ; None        ; -0.075 ns ; EN    ; CORE_DOWN2:inst|core:inst|er[3]   ; EN       ;
; N/A           ; None        ; -0.075 ns ; EN    ; CORE_DOWN2:inst|core:inst|er[2]   ; IN[3]    ;
; N/A           ; None        ; -0.082 ns ; EN    ; CORE_DOWN2:inst|core:inst|er[1]   ; IN[4]    ;
; N/A           ; None        ; -0.083 ns ; EN    ; CORE_DOWN2:inst|core:inst|er[5]   ; EN       ;
; N/A           ; None        ; -0.090 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[3]   ; IN[4]    ;
; N/A           ; None        ; -0.097 ns ; EN    ; CORE_DOWN2:inst|core:inst|er[4]   ; IN[4]    ;
; N/A           ; None        ; -0.098 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[5]   ; IN[4]    ;
; N/A           ; None        ; -0.104 ns ; IN[6] ; CORE_DOWN2:inst|core:inst|ocw2[6] ; IN[4]    ;
; N/A           ; None        ; -0.118 ns ; IN[7] ; CORE_DOWN2:inst|core:inst|ocw2[7] ; IN[3]    ;
; N/A           ; None        ; -0.146 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw3[6] ; IN[4]    ;
; N/A           ; None        ; -0.173 ns ; EN    ; CORE_DOWN2:inst|core:inst|er[0]   ; EN       ;
; N/A           ; None        ; -0.175 ns ; EN    ; CORE_DOWN2:inst|core:inst|er[7]   ; EN       ;
; N/A           ; None        ; -0.188 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[0]   ; IN[4]    ;
; N/A           ; None        ; -0.190 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[7]   ; IN[4]    ;
; N/A           ; None        ; -0.228 ns ; EN    ; CORE_DOWN2:inst|core:inst|er[1]   ; IN[3]    ;
; N/A           ; None        ; -0.236 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[3]   ; IN[3]    ;
; N/A           ; None        ; -0.236 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[3]   ; IN[4]    ;
; N/A           ; None        ; -0.243 ns ; EN    ; CORE_DOWN2:inst|core:inst|er[4]   ; IN[3]    ;
; N/A           ; None        ; -0.244 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[5]   ; IN[3]    ;
; N/A           ; None        ; -0.244 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[5]   ; IN[4]    ;
; N/A           ; None        ; -0.246 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw3[0] ; EN       ;
; N/A           ; None        ; -0.250 ns ; IN[6] ; CORE_DOWN2:inst|core:inst|ocw2[6] ; IN[3]    ;
; N/A           ; None        ; -0.273 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[2] ; IN[4]    ;
; N/A           ; None        ; -0.292 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw3[6] ; IN[3]    ;
; N/A           ; None        ; -0.312 ns ; EN    ; CORE_DOWN2:inst|core:inst|er[6]   ; EN       ;
; N/A           ; None        ; -0.327 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[6]   ; IN[4]    ;
; N/A           ; None        ; -0.334 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[0]   ; IN[3]    ;
; N/A           ; None        ; -0.334 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[0]   ; IN[4]    ;
; N/A           ; None        ; -0.336 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[7]   ; IN[3]    ;
; N/A           ; None        ; -0.336 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[7]   ; IN[4]    ;
; N/A           ; None        ; -0.354 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw3[1] ; IN[4]    ;
; N/A           ; None        ; -0.382 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[3]   ; IN[3]    ;
; N/A           ; None        ; -0.389 ns ; EN    ; CORE_DOWN2:inst|core:inst|er[2]   ; EN       ;
; N/A           ; None        ; -0.390 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[5]   ; IN[3]    ;
; N/A           ; None        ; -0.404 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[2]   ; IN[4]    ;
; N/A           ; None        ; -0.419 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[2] ; IN[3]    ;
; N/A           ; None        ; -0.432 ns ; IN[7] ; CORE_DOWN2:inst|core:inst|ocw2[7] ; EN       ;
; N/A           ; None        ; -0.473 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[6]   ; IN[3]    ;
; N/A           ; None        ; -0.473 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[6]   ; IN[4]    ;
; N/A           ; None        ; -0.480 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[0]   ; IN[3]    ;
; N/A           ; None        ; -0.482 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[7]   ; IN[3]    ;
; N/A           ; None        ; -0.487 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[0] ; IN[4]    ;
; N/A           ; None        ; -0.500 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw3[1] ; IN[3]    ;
; N/A           ; None        ; -0.512 ns ; IN[5] ; CORE_DOWN2:inst|core:inst|ocw2[5] ; IN[4]    ;
; N/A           ; None        ; -0.542 ns ; EN    ; CORE_DOWN2:inst|core:inst|er[1]   ; EN       ;
; N/A           ; None        ; -0.550 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[3]   ; EN       ;
; N/A           ; None        ; -0.550 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[2]   ; IN[3]    ;
; N/A           ; None        ; -0.550 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[2]   ; IN[4]    ;
; N/A           ; None        ; -0.557 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[1]   ; IN[4]    ;
; N/A           ; None        ; -0.557 ns ; EN    ; CORE_DOWN2:inst|core:inst|er[4]   ; EN       ;
; N/A           ; None        ; -0.558 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[5]   ; EN       ;
; N/A           ; None        ; -0.562 ns ; EN    ; CORE_DOWN2:inst|core:inst|er[3]   ; INTA     ;
; N/A           ; None        ; -0.564 ns ; IN[6] ; CORE_DOWN2:inst|core:inst|ocw2[6] ; EN       ;
; N/A           ; None        ; -0.570 ns ; EN    ; CORE_DOWN2:inst|core:inst|er[5]   ; INTA     ;
; N/A           ; None        ; -0.572 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[4]   ; IN[4]    ;
; N/A           ; None        ; -0.573 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[1] ; IN[4]    ;
; N/A           ; None        ; -0.606 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw3[6] ; EN       ;
; N/A           ; None        ; -0.619 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[6]   ; IN[3]    ;
; N/A           ; None        ; -0.633 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[0] ; IN[3]    ;
; N/A           ; None        ; -0.648 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[0]   ; EN       ;
; N/A           ; None        ; -0.650 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[7]   ; EN       ;
; N/A           ; None        ; -0.658 ns ; IN[5] ; CORE_DOWN2:inst|core:inst|ocw2[5] ; IN[3]    ;
; N/A           ; None        ; -0.660 ns ; EN    ; CORE_DOWN2:inst|core:inst|er[0]   ; INTA     ;
; N/A           ; None        ; -0.662 ns ; EN    ; CORE_DOWN2:inst|core:inst|er[7]   ; INTA     ;
; N/A           ; None        ; -0.696 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[3]   ; EN       ;
; N/A           ; None        ; -0.696 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[2]   ; IN[3]    ;
; N/A           ; None        ; -0.703 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[1]   ; IN[3]    ;
; N/A           ; None        ; -0.703 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[1]   ; IN[4]    ;
; N/A           ; None        ; -0.704 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[5]   ; EN       ;
; N/A           ; None        ; -0.718 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[4]   ; IN[3]    ;
; N/A           ; None        ; -0.718 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[4]   ; IN[4]    ;
; N/A           ; None        ; -0.719 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[1] ; IN[3]    ;
; N/A           ; None        ; -0.733 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[2] ; EN       ;
; N/A           ; None        ; -0.787 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[6]   ; EN       ;
; N/A           ; None        ; -0.794 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[0]   ; EN       ;
; N/A           ; None        ; -0.796 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[7]   ; EN       ;
; N/A           ; None        ; -0.799 ns ; EN    ; CORE_DOWN2:inst|core:inst|er[6]   ; INTA     ;
; N/A           ; None        ; -0.814 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw3[1] ; EN       ;
; N/A           ; None        ; -0.849 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[1]   ; IN[3]    ;
; N/A           ; None        ; -0.864 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[2]   ; EN       ;
; N/A           ; None        ; -0.864 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[4]   ; IN[3]    ;
; N/A           ; None        ; -0.876 ns ; EN    ; CORE_DOWN2:inst|core:inst|er[2]   ; INTA     ;
; N/A           ; None        ; -0.933 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[6]   ; EN       ;
; N/A           ; None        ; -0.947 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[0] ; EN       ;
; N/A           ; None        ; -0.972 ns ; IN[5] ; CORE_DOWN2:inst|core:inst|ocw2[5] ; EN       ;
; N/A           ; None        ; -1.010 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[2]   ; EN       ;
; N/A           ; None        ; -1.017 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[1]   ; EN       ;
; N/A           ; None        ; -1.029 ns ; EN    ; CORE_DOWN2:inst|core:inst|er[1]   ; INTA     ;
; N/A           ; None        ; -1.032 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[4]   ; EN       ;
; N/A           ; None        ; -1.033 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[1] ; EN       ;
; N/A           ; None        ; -1.037 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[3]   ; INTA     ;
; N/A           ; None        ; -1.044 ns ; EN    ; CORE_DOWN2:inst|core:inst|er[4]   ; INTA     ;
; N/A           ; None        ; -1.045 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[5]   ; INTA     ;
; N/A           ; None        ; -1.135 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[0]   ; INTA     ;
; N/A           ; None        ; -1.137 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[7]   ; INTA     ;
; N/A           ; None        ; -1.163 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[1]   ; EN       ;
; N/A           ; None        ; -1.178 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[4]   ; EN       ;
; N/A           ; None        ; -1.183 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[3]   ; INTA     ;
; N/A           ; None        ; -1.191 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[5]   ; INTA     ;
; N/A           ; None        ; -1.274 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[6]   ; INTA     ;
; N/A           ; None        ; -1.281 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[0]   ; INTA     ;
; N/A           ; None        ; -1.283 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[7]   ; INTA     ;
; N/A           ; None        ; -1.351 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[2]   ; INTA     ;
; N/A           ; None        ; -1.420 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[6]   ; INTA     ;
; N/A           ; None        ; -1.497 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[2]   ; INTA     ;
; N/A           ; None        ; -1.504 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[1]   ; INTA     ;
; N/A           ; None        ; -1.519 ns ; IN[3] ; CORE_DOWN2:inst|core:inst|er[4]   ; INTA     ;
; N/A           ; None        ; -1.650 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[1]   ; INTA     ;
; N/A           ; None        ; -1.665 ns ; IN[4] ; CORE_DOWN2:inst|core:inst|er[4]   ; INTA     ;
; N/A           ; None        ; -1.674 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw3[5] ; IN[4]    ;
; N/A           ; None        ; -1.820 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw3[5] ; IN[3]    ;
; N/A           ; None        ; -2.134 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw3[5] ; EN       ;
; N/A           ; None        ; -2.937 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[7] ; IN[4]    ;
; N/A           ; None        ; -3.083 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[7] ; IN[3]    ;
; N/A           ; None        ; -3.123 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[6] ; IN[4]    ;
; N/A           ; None        ; -3.269 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[6] ; IN[3]    ;
; N/A           ; None        ; -3.397 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[7] ; EN       ;
; N/A           ; None        ; -3.583 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[6] ; EN       ;
; N/A           ; None        ; -4.232 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[5] ; IN[4]    ;
; N/A           ; None        ; -4.378 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[5] ; IN[3]    ;
; N/A           ; None        ; -4.692 ns ; EN    ; CORE_DOWN2:inst|core:inst|ocw2[5] ; EN       ;
; N/A           ; None        ; -6.046 ns ; RD    ; imr_a:inst1|imr:inst|imrreg[2]    ; WR       ;
; N/A           ; None        ; -6.181 ns ; RD    ; imr_a:inst1|imr:inst|imrreg[0]    ; WR       ;
; N/A           ; None        ; -6.340 ns ; RD    ; imr_a:inst1|imr:inst|imrreg[6]    ; WR       ;
; N/A           ; None        ; -6.345 ns ; RD    ; imr_a:inst1|imr:inst|imrreg[4]    ; WR       ;
; N/A           ; None        ; -6.455 ns ; RD    ; imr_a:inst1|imr:inst|imrreg[1]    ; WR       ;
; N/A           ; None        ; -6.590 ns ; RD    ; imr_a:inst1|imr:inst|imrreg[3]    ; WR       ;
; N/A           ; None        ; -6.753 ns ; RD    ; imr_a:inst1|imr:inst|imrreg[7]    ; WR       ;
; N/A           ; None        ; -6.878 ns ; RD    ; imr_a:inst1|imr:inst|imrreg[5]    ; WR       ;
; N/A           ; None        ; -6.935 ns ; CS    ; imr_a:inst1|imr:inst|imrreg[2]    ; WR       ;
; N/A           ; None        ; -6.963 ns ; A0    ; imr_a:inst1|imr:inst|imrreg[2]    ; WR       ;
; N/A           ; None        ; -7.005 ns ; A0    ; imr_a:inst1|imr:inst|imrreg[1]    ; WR       ;
; N/A           ; None        ; -7.070 ns ; CS    ; imr_a:inst1|imr:inst|imrreg[0]    ; WR       ;
; N/A           ; None        ; -7.098 ns ; A0    ; imr_a:inst1|imr:inst|imrreg[0]    ; WR       ;
; N/A           ; None        ; -7.229 ns ; CS    ; imr_a:inst1|imr:inst|imrreg[6]    ; WR       ;
; N/A           ; None        ; -7.234 ns ; CS    ; imr_a:inst1|imr:inst|imrreg[4]    ; WR       ;
; N/A           ; None        ; -7.257 ns ; A0    ; imr_a:inst1|imr:inst|imrreg[6]    ; WR       ;
; N/A           ; None        ; -7.262 ns ; A0    ; imr_a:inst1|imr:inst|imrreg[4]    ; WR       ;
; N/A           ; None        ; -7.345 ns ; CS    ; imr_a:inst1|imr:inst|imrreg[1]    ; WR       ;
; N/A           ; None        ; -7.479 ns ; CS    ; imr_a:inst1|imr:inst|imrreg[3]    ; WR       ;
; N/A           ; None        ; -7.480 ns ; A0    ; imr_a:inst1|imr:inst|imrreg[7]    ; WR       ;
; N/A           ; None        ; -7.485 ns ; A0    ; imr_a:inst1|imr:inst|imrreg[5]    ; WR       ;
; N/A           ; None        ; -7.507 ns ; A0    ; imr_a:inst1|imr:inst|imrreg[3]    ; WR       ;
; N/A           ; None        ; -7.642 ns ; CS    ; imr_a:inst1|imr:inst|imrreg[7]    ; WR       ;
; N/A           ; None        ; -7.767 ns ; CS    ; imr_a:inst1|imr:inst|imrreg[5]    ; WR       ;
+---------------+-------------+-----------+-------+-----------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Tue May 10 17:10:10 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8259 -c 8259 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "pr:inst4|position.00000100_3795" is a latch
    Warning: Node "pr:inst4|position.00000110_3517" is a latch
    Warning: Node "pr:inst4|position.00000101_3656" is a latch
    Warning: Node "pr:inst4|position.00000111_3378" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|pri[2]" is a latch
    Warning: Node "irr_a:inst5|irr:inst|irrreg[0]" is a latch
    Warning: Node "imr_a:inst1|imr:inst|imrreg[0]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|pri[1]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|pri[0]" is a latch
    Warning: Node "imr_a:inst1|imr:inst|imrreg[1]" is a latch
    Warning: Node "irr_a:inst5|irr:inst|irrreg[1]" is a latch
    Warning: Node "imr_a:inst1|imr:inst|imrreg[2]" is a latch
    Warning: Node "irr_a:inst5|irr:inst|irrreg[2]" is a latch
    Warning: Node "irr_a:inst5|irr:inst|irrreg[4]" is a latch
    Warning: Node "imr_a:inst1|imr:inst|imrreg[4]" is a latch
    Warning: Node "irr_a:inst5|irr:inst|irrreg[3]" is a latch
    Warning: Node "imr_a:inst1|imr:inst|imrreg[3]" is a latch
    Warning: Node "irr_a:inst5|irr:inst|irrreg[6]" is a latch
    Warning: Node "imr_a:inst1|imr:inst|imrreg[6]" is a latch
    Warning: Node "irr_a:inst5|irr:inst|irrreg[7]" is a latch
    Warning: Node "imr_a:inst1|imr:inst|imrreg[7]" is a latch
    Warning: Node "imr_a:inst1|imr:inst|imrreg[5]" is a latch
    Warning: Node "irr_a:inst5|irr:inst|irrreg[5]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|ocw2[7]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|ocw2[6]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|er[6]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|er[4]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|er[7]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|er[5]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|icw1[3]" is a latch
    Warning: Node "irr_a:inst5|irr:inst|senselatch[0]" is a latch
    Warning: Node "isr_a:inst2|isr:inst|isrreg[0]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|er[3]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|write2" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|er[1]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|er[0]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|er[2]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|ocw2[2]" is a latch
    Warning: Node "isr_a:inst2|isr:inst|isrreg[1]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|ocw1[1]" is a latch
    Warning: Node "irr_a:inst5|irr:inst|senselatch[1]" is a latch
    Warning: Node "isr_a:inst2|isr:inst|isrreg[2]" is a latch
    Warning: Node "irr_a:inst5|irr:inst|senselatch[2]" is a latch
    Warning: Node "irr_a:inst5|irr:inst|senselatch[4]" is a latch
    Warning: Node "isr_a:inst2|isr:inst|isrreg[4]" is a latch
    Warning: Node "irr_a:inst5|irr:inst|senselatch[3]" is a latch
    Warning: Node "isr_a:inst2|isr:inst|isrreg[3]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|ocw1[3]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|ocw3[1]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|ocw1[0]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|ocw2[1]" is a latch
    Warning: Node "irr_a:inst5|irr:inst|senselatch[6]" is a latch
    Warning: Node "isr_a:inst2|isr:inst|isrreg[6]" is a latch
    Warning: Node "irr_a:inst5|irr:inst|senselatch[7]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|ocw1[7]" is a latch
    Warning: Node "isr_a:inst2|isr:inst|isrreg[7]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|ocw1[5]" is a latch
    Warning: Node "isr_a:inst2|isr:inst|isrreg[5]" is a latch
    Warning: Node "irr_a:inst5|irr:inst|senselatch[5]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|write1" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|ocw2[0]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|ocw3[0]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|ocw1[2]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|ocw1[4]" is a latch
    Warning: Node "pr:inst4|position.00000000_4351" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|ocw1[6]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|ocw2[5]" is a latch
    Warning: Node "pr:inst4|position.00000001_4212" is a latch
    Warning: Node "pr:inst4|position.00000010_4073" is a latch
    Warning: Node "pr:inst4|position.00000011_3934" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|ocw3[5]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|ocw3[6]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|icw1[1]" is a latch
    Warning: Node "CORE_DOWN2:inst|core:inst|icw1[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "INTA" is an undefined clock
    Info: Assuming node "RESET" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "WR" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "EN" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "IN[4]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "IN[3]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 70 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "CORE_DOWN2:inst|core:inst|ocw2[5]" as buffer
    Info: Detected ripple clock "CORE_DOWN2:inst|core:inst|write1" as buffer
    Info: Detected ripple clock "isr_a:inst2|isr:inst|isrreg[5]" as buffer
    Info: Detected ripple clock "isr_a:inst2|isr:inst|isrreg[7]" as buffer
    Info: Detected ripple clock "isr_a:inst2|isr:inst|isrreg[6]" as buffer
    Info: Detected ripple clock "isr_a:inst2|isr:inst|isrreg[3]" as buffer
    Info: Detected ripple clock "isr_a:inst2|isr:inst|isrreg[4]" as buffer
    Info: Detected ripple clock "isr_a:inst2|isr:inst|isrreg[2]" as buffer
    Info: Detected ripple clock "isr_a:inst2|isr:inst|isrreg[1]" as buffer
    Info: Detected ripple clock "CORE_DOWN2:inst|core:inst|er[2]" as buffer
    Info: Detected ripple clock "CORE_DOWN2:inst|core:inst|er[0]" as buffer
    Info: Detected ripple clock "CORE_DOWN2:inst|core:inst|er[1]" as buffer
    Info: Detected ripple clock "CORE_DOWN2:inst|core:inst|write2" as buffer
    Info: Detected ripple clock "CORE_DOWN2:inst|core:inst|er[3]" as buffer
    Info: Detected ripple clock "isr_a:inst2|isr:inst|isrreg[0]" as buffer
    Info: Detected ripple clock "CORE_DOWN2:inst|core:inst|er[5]" as buffer
    Info: Detected ripple clock "CORE_DOWN2:inst|core:inst|er[7]" as buffer
    Info: Detected ripple clock "CORE_DOWN2:inst|core:inst|er[4]" as buffer
    Info: Detected ripple clock "CORE_DOWN2:inst|core:inst|er[6]" as buffer
    Info: Detected ripple clock "CORE_DOWN2:inst|core:inst|ocw2[6]" as buffer
    Info: Detected ripple clock "CORE_DOWN2:inst|core:inst|ocw2[7]" as buffer
    Info: Detected ripple clock "irr_a:inst5|irr:inst|irrreg[5]" as buffer
    Info: Detected ripple clock "imr_a:inst1|imr:inst|imrreg[5]" as buffer
    Info: Detected ripple clock "imr_a:inst1|imr:inst|imrreg[7]" as buffer
    Info: Detected ripple clock "irr_a:inst5|irr:inst|irrreg[7]" as buffer
    Info: Detected ripple clock "imr_a:inst1|imr:inst|imrreg[6]" as buffer
    Info: Detected ripple clock "irr_a:inst5|irr:inst|irrreg[6]" as buffer
    Info: Detected ripple clock "imr_a:inst1|imr:inst|imrreg[3]" as buffer
    Info: Detected ripple clock "irr_a:inst5|irr:inst|irrreg[3]" as buffer
    Info: Detected ripple clock "imr_a:inst1|imr:inst|imrreg[4]" as buffer
    Info: Detected ripple clock "irr_a:inst5|irr:inst|irrreg[4]" as buffer
    Info: Detected ripple clock "irr_a:inst5|irr:inst|irrreg[2]" as buffer
    Info: Detected ripple clock "imr_a:inst1|imr:inst|imrreg[2]" as buffer
    Info: Detected ripple clock "irr_a:inst5|irr:inst|irrreg[1]" as buffer
    Info: Detected ripple clock "imr_a:inst1|imr:inst|imrreg[1]" as buffer
    Info: Detected ripple clock "imr_a:inst1|imr:inst|imrreg[0]" as buffer
    Info: Detected ripple clock "irr_a:inst5|irr:inst|irrreg[0]" as buffer
    Info: Detected gated clock "CORE_DOWN2:inst|core:inst|ocw3~36" as buffer
    Info: Detected gated clock "CORE_DOWN2:inst|core:inst|o1" as buffer
    Info: Detected gated clock "CORE_DOWN2:inst|core:inst|icw1~0" as buffer
    Info: Detected gated clock "CORE_DOWN2:inst|core:inst|WideOr7~280" as buffer
    Info: Detected ripple clock "CORE_DOWN2:inst|core:inst|flag2[0]" as buffer
    Info: Detected ripple clock "CORE_DOWN2:inst|core:inst|flag2[1]" as buffer
    Info: Detected gated clock "CORE_DOWN2:inst|core:inst|er[7]~767" as buffer
    Info: Detected gated clock "select2:inst8|out1[4]~93" as buffer
    Info: Detected ripple clock "CORE_DOWN2:inst|core:inst|state.0101" as buffer
    Info: Detected ripple clock "CORE_DOWN2:inst|core:inst|state.0001" as buffer
    Info: Detected gated clock "CORE_DOWN2:inst|core:inst|always0~3" as buffer
    Info: Detected gated clock "pr:inst4|Equal2~82" as buffer
    Info: Detected gated clock "pr:inst4|Equal2~83" as buffer
    Info: Detected gated clock "select2:inst8|out1[3]~92" as buffer
    Info: Detected gated clock "CORE_DOWN2:inst|core:inst|pri[2]~1725" as buffer
    Info: Detected gated clock "CORE_DOWN2:inst|core:inst|pri[2]~1727" as buffer
    Info: Detected gated clock "CORE_DOWN2:inst|core:inst|pri[2]~1726" as buffer
    Info: Detected gated clock "CORE_DOWN2:inst|core:inst|pri[2]~1723" as buffer
    Info: Detected gated clock "CORE_DOWN2:inst|core:inst|er[7]~768" as buffer
    Info: Detected gated clock "CORE_DOWN2:inst|core:inst|o2~51" as buffer
    Info: Detected ripple clock "CORE_DOWN2:inst|core:inst|icw4[1]" as buffer
    Info: Detected gated clock "CORE_DOWN2:inst|core:inst|pri[2]~1724" as buffer
    Info: Detected gated clock "CORE_DOWN2:inst|core:inst|WideOr2~539" as buffer
    Info: Detected gated clock "pr:inst4|position.00000101~322" as buffer
    Info: Detected gated clock "pr:inst4|nmr[5]" as buffer
    Info: Detected gated clock "CORE_DOWN2:inst|core:inst|pri[2]~1729" as buffer
    Info: Detected gated clock "CORE_DOWN2:inst|core:inst|pri[0]~1722" as buffer
    Info: Detected ripple clock "CORE_DOWN2:inst|core:inst|clr_imr" as buffer
    Info: Detected gated clock "pr:inst4|nmr[3]" as buffer
    Info: Detected gated clock "pr:inst4|Equal0~93" as buffer
    Info: Detected gated clock "pr:inst4|nmr[2]" as buffer
    Info: Detected gated clock "pr:inst4|Equal0~94" as buffer
    Info: Detected gated clock "pr:inst4|position.00000111~423" as buffer
Info: Clock "INTA" Internal fmax is restricted to 450.05 MHz between source register "CORE_DOWN2:inst|core:inst|flag2[0]" and destination register "CORE_DOWN2:inst|core:inst|flag2[0]"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.082 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y17_N3; Fanout = 4; REG Node = 'CORE_DOWN2:inst|core:inst|flag2[0]'
            Info: 2: + IC(0.321 ns) + CELL(0.150 ns) = 0.471 ns; Loc. = LCCOMB_X48_Y17_N14; Fanout = 2; COMB Node = 'CORE_DOWN2:inst|core:inst|Equal7~13'
            Info: 3: + IC(0.252 ns) + CELL(0.275 ns) = 0.998 ns; Loc. = LCCOMB_X48_Y17_N2; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|flag2[0]~22'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.082 ns; Loc. = LCFF_X48_Y17_N3; Fanout = 4; REG Node = 'CORE_DOWN2:inst|core:inst|flag2[0]'
            Info: Total cell delay = 0.509 ns ( 47.04 % )
            Info: Total interconnect delay = 0.573 ns ( 52.96 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "INTA" to destination register is 3.137 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 3; CLK Node = 'INTA'
                Info: 2: + IC(1.738 ns) + CELL(0.537 ns) = 3.137 ns; Loc. = LCFF_X48_Y17_N3; Fanout = 4; REG Node = 'CORE_DOWN2:inst|core:inst|flag2[0]'
                Info: Total cell delay = 1.399 ns ( 44.60 % )
                Info: Total interconnect delay = 1.738 ns ( 55.40 % )
            Info: - Longest clock path from clock "INTA" to source register is 3.137 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 3; CLK Node = 'INTA'
                Info: 2: + IC(1.738 ns) + CELL(0.537 ns) = 3.137 ns; Loc. = LCFF_X48_Y17_N3; Fanout = 4; REG Node = 'CORE_DOWN2:inst|core:inst|flag2[0]'
                Info: Total cell delay = 1.399 ns ( 44.60 % )
                Info: Total interconnect delay = 1.738 ns ( 55.40 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "WR" has Internal fmax of 371.61 MHz between source register "imr_a:inst1|imr:inst|imrreg[4]" and destination register "imr_a:inst1|imr:inst|imrreg[4]" (period= 2.691 ns)
    Info: + Longest register to register delay is 1.531 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X48_Y21_N30; Fanout = 7; REG Node = 'imr_a:inst1|imr:inst|imrreg[4]'
        Info: 2: + IC(0.435 ns) + CELL(0.150 ns) = 0.585 ns; Loc. = LCCOMB_X47_Y21_N10; Fanout = 1; COMB Node = 'gdfx_temp0[4]~190'
        Info: 3: + IC(0.250 ns) + CELL(0.150 ns) = 0.985 ns; Loc. = LCCOMB_X47_Y21_N14; Fanout = 1; COMB Node = 'gdfx_temp0[4]~191'
        Info: 4: + IC(0.396 ns) + CELL(0.150 ns) = 1.531 ns; Loc. = LCCOMB_X48_Y21_N30; Fanout = 7; REG Node = 'imr_a:inst1|imr:inst|imrreg[4]'
        Info: Total cell delay = 0.450 ns ( 29.39 % )
        Info: Total interconnect delay = 1.081 ns ( 70.61 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "WR" to destination register is 2.555 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 11; CLK Node = 'WR'
            Info: 2: + IC(1.438 ns) + CELL(0.275 ns) = 2.555 ns; Loc. = LCCOMB_X48_Y21_N30; Fanout = 7; REG Node = 'imr_a:inst1|imr:inst|imrreg[4]'
            Info: Total cell delay = 1.117 ns ( 43.72 % )
            Info: Total interconnect delay = 1.438 ns ( 56.28 % )
        Info: - Longest clock path from clock "WR" to source register is 2.555 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 11; CLK Node = 'WR'
            Info: 2: + IC(1.438 ns) + CELL(0.275 ns) = 2.555 ns; Loc. = LCCOMB_X48_Y21_N30; Fanout = 7; REG Node = 'imr_a:inst1|imr:inst|imrreg[4]'
            Info: Total cell delay = 1.117 ns ( 43.72 % )
            Info: Total interconnect delay = 1.438 ns ( 56.28 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.160 ns
Info: Clock "EN" has Internal fmax of 239.64 MHz between source register "CORE_DOWN2:inst|core:inst|ocw2[2]" and destination register "CORE_DOWN2:inst|core:inst|er[1]" (period= 4.173 ns)
    Info: + Longest register to register delay is 1.922 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X50_Y18_N24; Fanout = 5; REG Node = 'CORE_DOWN2:inst|core:inst|ocw2[2]'
        Info: 2: + IC(0.280 ns) + CELL(0.275 ns) = 0.555 ns; Loc. = LCCOMB_X50_Y18_N26; Fanout = 2; COMB Node = 'CORE_DOWN2:inst|core:inst|er[1]~776'
        Info: 3: + IC(0.276 ns) + CELL(0.150 ns) = 0.981 ns; Loc. = LCCOMB_X50_Y18_N10; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|er[1]~781'
        Info: 4: + IC(0.670 ns) + CELL(0.271 ns) = 1.922 ns; Loc. = LCCOMB_X48_Y18_N14; Fanout = 9; REG Node = 'CORE_DOWN2:inst|core:inst|er[1]'
        Info: Total cell delay = 0.696 ns ( 36.21 % )
        Info: Total interconnect delay = 1.226 ns ( 63.79 % )
    Info: - Smallest clock skew is -1.407 ns
        Info: + Shortest clock path from clock "EN" to destination register is 5.323 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 26; CLK Node = 'EN'
            Info: 2: + IC(1.420 ns) + CELL(0.150 ns) = 2.412 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 5; COMB Node = 'select2:inst8|out1[3]~92'
            Info: 3: + IC(0.440 ns) + CELL(0.275 ns) = 3.127 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst|core:inst|o2~51'
            Info: 4: + IC(0.462 ns) + CELL(0.393 ns) = 3.982 ns; Loc. = LCCOMB_X48_Y17_N16; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|er[7]~767'
            Info: 5: + IC(0.271 ns) + CELL(0.438 ns) = 4.691 ns; Loc. = LCCOMB_X48_Y17_N0; Fanout = 8; COMB Node = 'CORE_DOWN2:inst|core:inst|er[7]~768'
            Info: 6: + IC(0.482 ns) + CELL(0.150 ns) = 5.323 ns; Loc. = LCCOMB_X48_Y18_N14; Fanout = 9; REG Node = 'CORE_DOWN2:inst|core:inst|er[1]'
            Info: Total cell delay = 2.248 ns ( 42.23 % )
            Info: Total interconnect delay = 3.075 ns ( 57.77 % )
        Info: - Longest clock path from clock "EN" to source register is 6.730 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 26; CLK Node = 'EN'
            Info: 2: + IC(1.422 ns) + CELL(0.150 ns) = 2.414 ns; Loc. = LCCOMB_X47_Y16_N0; Fanout = 4; COMB Node = 'select2:inst8|out1[4]~93'
            Info: 3: + IC(0.724 ns) + CELL(0.150 ns) = 3.288 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst|core:inst|o2~51'
            Info: 4: + IC(1.777 ns) + CELL(0.000 ns) = 5.065 ns; Loc. = CLKCTRL_G5; Fanout = 3; COMB Node = 'CORE_DOWN2:inst|core:inst|o2~51clkctrl'
            Info: 5: + IC(1.390 ns) + CELL(0.275 ns) = 6.730 ns; Loc. = LCCOMB_X50_Y18_N24; Fanout = 5; REG Node = 'CORE_DOWN2:inst|core:inst|ocw2[2]'
            Info: Total cell delay = 1.417 ns ( 21.05 % )
            Info: Total interconnect delay = 5.313 ns ( 78.95 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.844 ns
Info: Clock "IN[4]" has Internal fmax of 249.25 MHz between source register "CORE_DOWN2:inst|core:inst|ocw2[2]" and destination register "CORE_DOWN2:inst|core:inst|er[1]" (period= 4.012 ns)
    Info: + Longest register to register delay is 1.922 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X50_Y18_N24; Fanout = 5; REG Node = 'CORE_DOWN2:inst|core:inst|ocw2[2]'
        Info: 2: + IC(0.280 ns) + CELL(0.275 ns) = 0.555 ns; Loc. = LCCOMB_X50_Y18_N26; Fanout = 2; COMB Node = 'CORE_DOWN2:inst|core:inst|er[1]~776'
        Info: 3: + IC(0.276 ns) + CELL(0.150 ns) = 0.981 ns; Loc. = LCCOMB_X50_Y18_N10; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|er[1]~781'
        Info: 4: + IC(0.670 ns) + CELL(0.271 ns) = 1.922 ns; Loc. = LCCOMB_X48_Y18_N14; Fanout = 9; REG Node = 'CORE_DOWN2:inst|core:inst|er[1]'
        Info: Total cell delay = 0.696 ns ( 36.21 % )
        Info: Total interconnect delay = 1.226 ns ( 63.79 % )
    Info: - Smallest clock skew is -1.246 ns
        Info: + Shortest clock path from clock "IN[4]" to destination register is 5.944 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 5; CLK Node = 'IN[4]'
            Info: 2: + IC(1.600 ns) + CELL(0.275 ns) = 2.874 ns; Loc. = LCCOMB_X47_Y16_N0; Fanout = 4; COMB Node = 'select2:inst8|out1[4]~93'
            Info: 3: + IC(0.724 ns) + CELL(0.150 ns) = 3.748 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst|core:inst|o2~51'
            Info: 4: + IC(0.462 ns) + CELL(0.393 ns) = 4.603 ns; Loc. = LCCOMB_X48_Y17_N16; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|er[7]~767'
            Info: 5: + IC(0.271 ns) + CELL(0.438 ns) = 5.312 ns; Loc. = LCCOMB_X48_Y17_N0; Fanout = 8; COMB Node = 'CORE_DOWN2:inst|core:inst|er[7]~768'
            Info: 6: + IC(0.482 ns) + CELL(0.150 ns) = 5.944 ns; Loc. = LCCOMB_X48_Y18_N14; Fanout = 9; REG Node = 'CORE_DOWN2:inst|core:inst|er[1]'
            Info: Total cell delay = 2.405 ns ( 40.46 % )
            Info: Total interconnect delay = 3.539 ns ( 59.54 % )
        Info: - Longest clock path from clock "IN[4]" to source register is 7.190 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 5; CLK Node = 'IN[4]'
            Info: 2: + IC(1.600 ns) + CELL(0.275 ns) = 2.874 ns; Loc. = LCCOMB_X47_Y16_N0; Fanout = 4; COMB Node = 'select2:inst8|out1[4]~93'
            Info: 3: + IC(0.724 ns) + CELL(0.150 ns) = 3.748 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst|core:inst|o2~51'
            Info: 4: + IC(1.777 ns) + CELL(0.000 ns) = 5.525 ns; Loc. = CLKCTRL_G5; Fanout = 3; COMB Node = 'CORE_DOWN2:inst|core:inst|o2~51clkctrl'
            Info: 5: + IC(1.390 ns) + CELL(0.275 ns) = 7.190 ns; Loc. = LCCOMB_X50_Y18_N24; Fanout = 5; REG Node = 'CORE_DOWN2:inst|core:inst|ocw2[2]'
            Info: Total cell delay = 1.699 ns ( 23.63 % )
            Info: Total interconnect delay = 5.491 ns ( 76.37 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.844 ns
Info: Clock "IN[3]" has Internal fmax of 249.25 MHz between source register "CORE_DOWN2:inst|core:inst|ocw2[2]" and destination register "CORE_DOWN2:inst|core:inst|er[1]" (period= 4.012 ns)
    Info: + Longest register to register delay is 1.922 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X50_Y18_N24; Fanout = 5; REG Node = 'CORE_DOWN2:inst|core:inst|ocw2[2]'
        Info: 2: + IC(0.280 ns) + CELL(0.275 ns) = 0.555 ns; Loc. = LCCOMB_X50_Y18_N26; Fanout = 2; COMB Node = 'CORE_DOWN2:inst|core:inst|er[1]~776'
        Info: 3: + IC(0.276 ns) + CELL(0.150 ns) = 0.981 ns; Loc. = LCCOMB_X50_Y18_N10; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|er[1]~781'
        Info: 4: + IC(0.670 ns) + CELL(0.271 ns) = 1.922 ns; Loc. = LCCOMB_X48_Y18_N14; Fanout = 9; REG Node = 'CORE_DOWN2:inst|core:inst|er[1]'
        Info: Total cell delay = 0.696 ns ( 36.21 % )
        Info: Total interconnect delay = 1.226 ns ( 63.79 % )
    Info: - Smallest clock skew is -1.246 ns
        Info: + Shortest clock path from clock "IN[3]" to destination register is 5.798 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'IN[3]'
            Info: 2: + IC(1.613 ns) + CELL(0.275 ns) = 2.887 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 5; COMB Node = 'select2:inst8|out1[3]~92'
            Info: 3: + IC(0.440 ns) + CELL(0.275 ns) = 3.602 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst|core:inst|o2~51'
            Info: 4: + IC(0.462 ns) + CELL(0.393 ns) = 4.457 ns; Loc. = LCCOMB_X48_Y17_N16; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|er[7]~767'
            Info: 5: + IC(0.271 ns) + CELL(0.438 ns) = 5.166 ns; Loc. = LCCOMB_X48_Y17_N0; Fanout = 8; COMB Node = 'CORE_DOWN2:inst|core:inst|er[7]~768'
            Info: 6: + IC(0.482 ns) + CELL(0.150 ns) = 5.798 ns; Loc. = LCCOMB_X48_Y18_N14; Fanout = 9; REG Node = 'CORE_DOWN2:inst|core:inst|er[1]'
            Info: Total cell delay = 2.530 ns ( 43.64 % )
            Info: Total interconnect delay = 3.268 ns ( 56.36 % )
        Info: - Longest clock path from clock "IN[3]" to source register is 7.044 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'IN[3]'
            Info: 2: + IC(1.613 ns) + CELL(0.275 ns) = 2.887 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 5; COMB Node = 'select2:inst8|out1[3]~92'
            Info: 3: + IC(0.440 ns) + CELL(0.275 ns) = 3.602 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst|core:inst|o2~51'
            Info: 4: + IC(1.777 ns) + CELL(0.000 ns) = 5.379 ns; Loc. = CLKCTRL_G5; Fanout = 3; COMB Node = 'CORE_DOWN2:inst|core:inst|o2~51clkctrl'
            Info: 5: + IC(1.390 ns) + CELL(0.275 ns) = 7.044 ns; Loc. = LCCOMB_X50_Y18_N24; Fanout = 5; REG Node = 'CORE_DOWN2:inst|core:inst|ocw2[2]'
            Info: Total cell delay = 1.824 ns ( 25.89 % )
            Info: Total interconnect delay = 5.220 ns ( 74.11 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.844 ns
Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock "INTA" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "CORE_DOWN2:inst|core:inst|er[1]" and destination pin or register "CORE_DOWN2:inst|core:inst|pri[0]" for clock "INTA" (Hold time is 5.442 ns)
    Info: + Largest clock skew is 6.917 ns
        Info: + Longest clock path from clock "INTA" to destination register is 11.403 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 3; CLK Node = 'INTA'
            Info: 2: + IC(1.738 ns) + CELL(0.787 ns) = 3.387 ns; Loc. = LCFF_X48_Y17_N15; Fanout = 4; REG Node = 'CORE_DOWN2:inst|core:inst|flag2[1]'
            Info: 3: + IC(0.797 ns) + CELL(0.275 ns) = 4.459 ns; Loc. = LCCOMB_X48_Y17_N0; Fanout = 8; COMB Node = 'CORE_DOWN2:inst|core:inst|er[7]~768'
            Info: 4: + IC(0.478 ns) + CELL(0.420 ns) = 5.357 ns; Loc. = LCCOMB_X48_Y18_N16; Fanout = 8; REG Node = 'CORE_DOWN2:inst|core:inst|er[6]'
            Info: 5: + IC(0.283 ns) + CELL(0.275 ns) = 5.915 ns; Loc. = LCCOMB_X48_Y18_N30; Fanout = 3; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[0]~1722'
            Info: 6: + IC(0.468 ns) + CELL(0.275 ns) = 6.658 ns; Loc. = LCCOMB_X49_Y18_N16; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1723'
            Info: 7: + IC(0.680 ns) + CELL(0.150 ns) = 7.488 ns; Loc. = LCCOMB_X48_Y17_N8; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1724'
            Info: 8: + IC(0.249 ns) + CELL(0.419 ns) = 8.156 ns; Loc. = LCCOMB_X48_Y17_N30; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1729'
            Info: 9: + IC(1.711 ns) + CELL(0.000 ns) = 9.867 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl'
            Info: 10: + IC(1.386 ns) + CELL(0.150 ns) = 11.403 ns; Loc. = LCCOMB_X48_Y18_N10; Fanout = 48; REG Node = 'CORE_DOWN2:inst|core:inst|pri[0]'
            Info: Total cell delay = 3.613 ns ( 31.68 % )
            Info: Total interconnect delay = 7.790 ns ( 68.32 % )
        Info: - Shortest clock path from clock "INTA" to source register is 4.486 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 3; CLK Node = 'INTA'
            Info: 2: + IC(1.738 ns) + CELL(0.787 ns) = 3.387 ns; Loc. = LCFF_X48_Y17_N3; Fanout = 4; REG Node = 'CORE_DOWN2:inst|core:inst|flag2[0]'
            Info: 3: + IC(0.317 ns) + CELL(0.150 ns) = 3.854 ns; Loc. = LCCOMB_X48_Y17_N0; Fanout = 8; COMB Node = 'CORE_DOWN2:inst|core:inst|er[7]~768'
            Info: 4: + IC(0.482 ns) + CELL(0.150 ns) = 4.486 ns; Loc. = LCCOMB_X48_Y18_N14; Fanout = 9; REG Node = 'CORE_DOWN2:inst|core:inst|er[1]'
            Info: Total cell delay = 1.949 ns ( 43.45 % )
            Info: Total interconnect delay = 2.537 ns ( 56.55 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.475 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X48_Y18_N14; Fanout = 9; REG Node = 'CORE_DOWN2:inst|core:inst|er[1]'
        Info: 2: + IC(0.278 ns) + CELL(0.271 ns) = 0.549 ns; Loc. = LCCOMB_X48_Y18_N26; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[0]~1731'
        Info: 3: + IC(0.248 ns) + CELL(0.149 ns) = 0.946 ns; Loc. = LCCOMB_X48_Y18_N8; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[0]~1734'
        Info: 4: + IC(0.258 ns) + CELL(0.271 ns) = 1.475 ns; Loc. = LCCOMB_X48_Y18_N10; Fanout = 48; REG Node = 'CORE_DOWN2:inst|core:inst|pri[0]'
        Info: Total cell delay = 0.691 ns ( 46.85 % )
        Info: Total interconnect delay = 0.784 ns ( 53.15 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 64 non-operational path(s) clocked by clock "WR" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "imr_a:inst1|imr:inst|imrreg[3]" and destination pin or register "pr:inst4|position.00000000_4351" for clock "WR" (Hold time is 3.275 ns)
    Info: + Largest clock skew is 5.523 ns
        Info: + Longest clock path from clock "WR" to destination register is 8.078 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 11; CLK Node = 'WR'
            Info: 2: + IC(1.442 ns) + CELL(0.150 ns) = 2.434 ns; Loc. = LCCOMB_X47_Y19_N18; Fanout = 6; REG Node = 'imr_a:inst1|imr:inst|imrreg[6]'
            Info: 3: + IC(0.286 ns) + CELL(0.420 ns) = 3.140 ns; Loc. = LCCOMB_X47_Y19_N4; Fanout = 16; COMB Node = 'pr:inst4|position.00000101~322'
            Info: 4: + IC(0.264 ns) + CELL(0.275 ns) = 3.679 ns; Loc. = LCCOMB_X47_Y19_N30; Fanout = 8; COMB Node = 'pr:inst4|Equal0~93'
            Info: 5: + IC(0.432 ns) + CELL(0.275 ns) = 4.386 ns; Loc. = LCCOMB_X48_Y19_N30; Fanout = 21; COMB Node = 'pr:inst4|Equal0~95'
            Info: 6: + IC(0.696 ns) + CELL(0.271 ns) = 5.353 ns; Loc. = LCCOMB_X46_Y19_N24; Fanout = 1; COMB Node = 'pr:inst4|position.00000111~423'
            Info: 7: + IC(1.229 ns) + CELL(0.000 ns) = 6.582 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'pr:inst4|position.00000111~423clkctrl'
            Info: 8: + IC(1.346 ns) + CELL(0.150 ns) = 8.078 ns; Loc. = LCCOMB_X48_Y19_N0; Fanout = 1; REG Node = 'pr:inst4|position.00000000_4351'
            Info: Total cell delay = 2.383 ns ( 29.50 % )
            Info: Total interconnect delay = 5.695 ns ( 70.50 % )
        Info: - Shortest clock path from clock "WR" to source register is 2.555 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 11; CLK Node = 'WR'
            Info: 2: + IC(1.438 ns) + CELL(0.275 ns) = 2.555 ns; Loc. = LCCOMB_X48_Y21_N28; Fanout = 9; REG Node = 'imr_a:inst1|imr:inst|imrreg[3]'
            Info: Total cell delay = 1.117 ns ( 43.72 % )
            Info: Total interconnect delay = 1.438 ns ( 56.28 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.248 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X48_Y21_N28; Fanout = 9; REG Node = 'imr_a:inst1|imr:inst|imrreg[3]'
        Info: 2: + IC(0.269 ns) + CELL(0.150 ns) = 0.419 ns; Loc. = LCCOMB_X48_Y21_N24; Fanout = 17; COMB Node = 'pr:inst4|nmr[3]'
        Info: 3: + IC(0.732 ns) + CELL(0.150 ns) = 1.301 ns; Loc. = LCCOMB_X48_Y19_N30; Fanout = 21; COMB Node = 'pr:inst4|Equal0~95'
        Info: 4: + IC(0.270 ns) + CELL(0.150 ns) = 1.721 ns; Loc. = LCCOMB_X48_Y19_N8; Fanout = 1; COMB Node = 'pr:inst4|position.00000000~271'
        Info: 5: + IC(0.256 ns) + CELL(0.271 ns) = 2.248 ns; Loc. = LCCOMB_X48_Y19_N0; Fanout = 1; REG Node = 'pr:inst4|position.00000000_4351'
        Info: Total cell delay = 0.721 ns ( 32.07 % )
        Info: Total interconnect delay = 1.527 ns ( 67.93 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 33 non-operational path(s) clocked by clock "EN" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "CORE_DOWN2:inst|core:inst|ocw2[7]" and destination pin or register "CORE_DOWN2:inst|core:inst|pri[2]" for clock "EN" (Hold time is 5.74 ns)
    Info: + Largest clock skew is 8.013 ns
        Info: + Longest clock path from clock "EN" to destination register is 11.874 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 26; CLK Node = 'EN'
            Info: 2: + IC(1.422 ns) + CELL(0.150 ns) = 2.414 ns; Loc. = LCCOMB_X47_Y16_N0; Fanout = 4; COMB Node = 'select2:inst8|out1[4]~93'
            Info: 3: + IC(0.724 ns) + CELL(0.150 ns) = 3.288 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst|core:inst|o2~51'
            Info: 4: + IC(0.272 ns) + CELL(0.275 ns) = 3.835 ns; Loc. = LCCOMB_X48_Y17_N18; Fanout = 1; REG Node = 'CORE_DOWN2:inst|core:inst|ocw2[5]'
            Info: 5: + IC(0.252 ns) + CELL(0.150 ns) = 4.237 ns; Loc. = LCCOMB_X48_Y17_N16; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|er[7]~767'
            Info: 6: + IC(0.271 ns) + CELL(0.438 ns) = 4.946 ns; Loc. = LCCOMB_X48_Y17_N0; Fanout = 8; COMB Node = 'CORE_DOWN2:inst|core:inst|er[7]~768'
            Info: 7: + IC(0.478 ns) + CELL(0.420 ns) = 5.844 ns; Loc. = LCCOMB_X48_Y18_N16; Fanout = 8; REG Node = 'CORE_DOWN2:inst|core:inst|er[6]'
            Info: 8: + IC(0.283 ns) + CELL(0.275 ns) = 6.402 ns; Loc. = LCCOMB_X48_Y18_N30; Fanout = 3; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[0]~1722'
            Info: 9: + IC(0.468 ns) + CELL(0.275 ns) = 7.145 ns; Loc. = LCCOMB_X49_Y18_N16; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1723'
            Info: 10: + IC(0.680 ns) + CELL(0.150 ns) = 7.975 ns; Loc. = LCCOMB_X48_Y17_N8; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1724'
            Info: 11: + IC(0.249 ns) + CELL(0.419 ns) = 8.643 ns; Loc. = LCCOMB_X48_Y17_N30; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1729'
            Info: 12: + IC(1.711 ns) + CELL(0.000 ns) = 10.354 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl'
            Info: 13: + IC(1.370 ns) + CELL(0.150 ns) = 11.874 ns; Loc. = LCCOMB_X49_Y18_N28; Fanout = 18; REG Node = 'CORE_DOWN2:inst|core:inst|pri[2]'
            Info: Total cell delay = 3.694 ns ( 31.11 % )
            Info: Total interconnect delay = 8.180 ns ( 68.89 % )
        Info: - Shortest clock path from clock "EN" to source register is 3.861 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 26; CLK Node = 'EN'
            Info: 2: + IC(1.420 ns) + CELL(0.150 ns) = 2.412 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 5; COMB Node = 'select2:inst8|out1[3]~92'
            Info: 3: + IC(0.440 ns) + CELL(0.275 ns) = 3.127 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst|core:inst|o2~51'
            Info: 4: + IC(0.459 ns) + CELL(0.275 ns) = 3.861 ns; Loc. = LCCOMB_X49_Y17_N30; Fanout = 8; REG Node = 'CORE_DOWN2:inst|core:inst|ocw2[7]'
            Info: Total cell delay = 1.542 ns ( 39.94 % )
            Info: Total interconnect delay = 2.319 ns ( 60.06 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.273 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X49_Y17_N30; Fanout = 8; REG Node = 'CORE_DOWN2:inst|core:inst|ocw2[7]'
        Info: 2: + IC(0.812 ns) + CELL(0.393 ns) = 1.205 ns; Loc. = LCCOMB_X49_Y18_N6; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1736'
        Info: 3: + IC(0.250 ns) + CELL(0.149 ns) = 1.604 ns; Loc. = LCCOMB_X49_Y18_N18; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1737'
        Info: 4: + IC(0.249 ns) + CELL(0.420 ns) = 2.273 ns; Loc. = LCCOMB_X49_Y18_N28; Fanout = 18; REG Node = 'CORE_DOWN2:inst|core:inst|pri[2]'
        Info: Total cell delay = 0.962 ns ( 42.32 % )
        Info: Total interconnect delay = 1.311 ns ( 57.68 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 33 non-operational path(s) clocked by clock "IN[4]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "CORE_DOWN2:inst|core:inst|ocw2[7]" and destination pin or register "CORE_DOWN2:inst|core:inst|pri[2]" for clock "IN[4]" (Hold time is 5.579 ns)
    Info: + Largest clock skew is 7.852 ns
        Info: + Longest clock path from clock "IN[4]" to destination register is 12.334 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 5; CLK Node = 'IN[4]'
            Info: 2: + IC(1.600 ns) + CELL(0.275 ns) = 2.874 ns; Loc. = LCCOMB_X47_Y16_N0; Fanout = 4; COMB Node = 'select2:inst8|out1[4]~93'
            Info: 3: + IC(0.724 ns) + CELL(0.150 ns) = 3.748 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst|core:inst|o2~51'
            Info: 4: + IC(0.272 ns) + CELL(0.275 ns) = 4.295 ns; Loc. = LCCOMB_X48_Y17_N18; Fanout = 1; REG Node = 'CORE_DOWN2:inst|core:inst|ocw2[5]'
            Info: 5: + IC(0.252 ns) + CELL(0.150 ns) = 4.697 ns; Loc. = LCCOMB_X48_Y17_N16; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|er[7]~767'
            Info: 6: + IC(0.271 ns) + CELL(0.438 ns) = 5.406 ns; Loc. = LCCOMB_X48_Y17_N0; Fanout = 8; COMB Node = 'CORE_DOWN2:inst|core:inst|er[7]~768'
            Info: 7: + IC(0.478 ns) + CELL(0.420 ns) = 6.304 ns; Loc. = LCCOMB_X48_Y18_N16; Fanout = 8; REG Node = 'CORE_DOWN2:inst|core:inst|er[6]'
            Info: 8: + IC(0.283 ns) + CELL(0.275 ns) = 6.862 ns; Loc. = LCCOMB_X48_Y18_N30; Fanout = 3; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[0]~1722'
            Info: 9: + IC(0.468 ns) + CELL(0.275 ns) = 7.605 ns; Loc. = LCCOMB_X49_Y18_N16; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1723'
            Info: 10: + IC(0.680 ns) + CELL(0.150 ns) = 8.435 ns; Loc. = LCCOMB_X48_Y17_N8; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1724'
            Info: 11: + IC(0.249 ns) + CELL(0.419 ns) = 9.103 ns; Loc. = LCCOMB_X48_Y17_N30; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1729'
            Info: 12: + IC(1.711 ns) + CELL(0.000 ns) = 10.814 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl'
            Info: 13: + IC(1.370 ns) + CELL(0.150 ns) = 12.334 ns; Loc. = LCCOMB_X49_Y18_N28; Fanout = 18; REG Node = 'CORE_DOWN2:inst|core:inst|pri[2]'
            Info: Total cell delay = 3.976 ns ( 32.24 % )
            Info: Total interconnect delay = 8.358 ns ( 67.76 % )
        Info: - Shortest clock path from clock "IN[4]" to source register is 4.482 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 5; CLK Node = 'IN[4]'
            Info: 2: + IC(1.600 ns) + CELL(0.275 ns) = 2.874 ns; Loc. = LCCOMB_X47_Y16_N0; Fanout = 4; COMB Node = 'select2:inst8|out1[4]~93'
            Info: 3: + IC(0.724 ns) + CELL(0.150 ns) = 3.748 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst|core:inst|o2~51'
            Info: 4: + IC(0.459 ns) + CELL(0.275 ns) = 4.482 ns; Loc. = LCCOMB_X49_Y17_N30; Fanout = 8; REG Node = 'CORE_DOWN2:inst|core:inst|ocw2[7]'
            Info: Total cell delay = 1.699 ns ( 37.91 % )
            Info: Total interconnect delay = 2.783 ns ( 62.09 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.273 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X49_Y17_N30; Fanout = 8; REG Node = 'CORE_DOWN2:inst|core:inst|ocw2[7]'
        Info: 2: + IC(0.812 ns) + CELL(0.393 ns) = 1.205 ns; Loc. = LCCOMB_X49_Y18_N6; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1736'
        Info: 3: + IC(0.250 ns) + CELL(0.149 ns) = 1.604 ns; Loc. = LCCOMB_X49_Y18_N18; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1737'
        Info: 4: + IC(0.249 ns) + CELL(0.420 ns) = 2.273 ns; Loc. = LCCOMB_X49_Y18_N28; Fanout = 18; REG Node = 'CORE_DOWN2:inst|core:inst|pri[2]'
        Info: Total cell delay = 0.962 ns ( 42.32 % )
        Info: Total interconnect delay = 1.311 ns ( 57.68 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 33 non-operational path(s) clocked by clock "IN[3]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "CORE_DOWN2:inst|core:inst|ocw2[7]" and destination pin or register "CORE_DOWN2:inst|core:inst|pri[2]" for clock "IN[3]" (Hold time is 5.579 ns)
    Info: + Largest clock skew is 7.852 ns
        Info: + Longest clock path from clock "IN[3]" to destination register is 12.188 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'IN[3]'
            Info: 2: + IC(1.613 ns) + CELL(0.275 ns) = 2.887 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 5; COMB Node = 'select2:inst8|out1[3]~92'
            Info: 3: + IC(0.440 ns) + CELL(0.275 ns) = 3.602 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst|core:inst|o2~51'
            Info: 4: + IC(0.272 ns) + CELL(0.275 ns) = 4.149 ns; Loc. = LCCOMB_X48_Y17_N18; Fanout = 1; REG Node = 'CORE_DOWN2:inst|core:inst|ocw2[5]'
            Info: 5: + IC(0.252 ns) + CELL(0.150 ns) = 4.551 ns; Loc. = LCCOMB_X48_Y17_N16; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|er[7]~767'
            Info: 6: + IC(0.271 ns) + CELL(0.438 ns) = 5.260 ns; Loc. = LCCOMB_X48_Y17_N0; Fanout = 8; COMB Node = 'CORE_DOWN2:inst|core:inst|er[7]~768'
            Info: 7: + IC(0.478 ns) + CELL(0.420 ns) = 6.158 ns; Loc. = LCCOMB_X48_Y18_N16; Fanout = 8; REG Node = 'CORE_DOWN2:inst|core:inst|er[6]'
            Info: 8: + IC(0.283 ns) + CELL(0.275 ns) = 6.716 ns; Loc. = LCCOMB_X48_Y18_N30; Fanout = 3; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[0]~1722'
            Info: 9: + IC(0.468 ns) + CELL(0.275 ns) = 7.459 ns; Loc. = LCCOMB_X49_Y18_N16; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1723'
            Info: 10: + IC(0.680 ns) + CELL(0.150 ns) = 8.289 ns; Loc. = LCCOMB_X48_Y17_N8; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1724'
            Info: 11: + IC(0.249 ns) + CELL(0.419 ns) = 8.957 ns; Loc. = LCCOMB_X48_Y17_N30; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1729'
            Info: 12: + IC(1.711 ns) + CELL(0.000 ns) = 10.668 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl'
            Info: 13: + IC(1.370 ns) + CELL(0.150 ns) = 12.188 ns; Loc. = LCCOMB_X49_Y18_N28; Fanout = 18; REG Node = 'CORE_DOWN2:inst|core:inst|pri[2]'
            Info: Total cell delay = 4.101 ns ( 33.65 % )
            Info: Total interconnect delay = 8.087 ns ( 66.35 % )
        Info: - Shortest clock path from clock "IN[3]" to source register is 4.336 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'IN[3]'
            Info: 2: + IC(1.613 ns) + CELL(0.275 ns) = 2.887 ns; Loc. = LCCOMB_X47_Y17_N30; Fanout = 5; COMB Node = 'select2:inst8|out1[3]~92'
            Info: 3: + IC(0.440 ns) + CELL(0.275 ns) = 3.602 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst|core:inst|o2~51'
            Info: 4: + IC(0.459 ns) + CELL(0.275 ns) = 4.336 ns; Loc. = LCCOMB_X49_Y17_N30; Fanout = 8; REG Node = 'CORE_DOWN2:inst|core:inst|ocw2[7]'
            Info: Total cell delay = 1.824 ns ( 42.07 % )
            Info: Total interconnect delay = 2.512 ns ( 57.93 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.273 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X49_Y17_N30; Fanout = 8; REG Node = 'CORE_DOWN2:inst|core:inst|ocw2[7]'
        Info: 2: + IC(0.812 ns) + CELL(0.393 ns) = 1.205 ns; Loc. = LCCOMB_X49_Y18_N6; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1736'
        Info: 3: + IC(0.250 ns) + CELL(0.149 ns) = 1.604 ns; Loc. = LCCOMB_X49_Y18_N18; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1737'
        Info: 4: + IC(0.249 ns) + CELL(0.420 ns) = 2.273 ns; Loc. = LCCOMB_X49_Y18_N28; Fanout = 18; REG Node = 'CORE_DOWN2:inst|core:inst|pri[2]'
        Info: Total cell delay = 0.962 ns ( 42.32 % )
        Info: Total interconnect delay = 1.311 ns ( 57.68 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "imr_a:inst1|imr:inst|imrreg[4]" (data pin = "CS", clock pin = "WR") is 9.500 ns
    Info: + Longest pin to register delay is 10.895 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; PIN Node = 'CS'
        Info: 2: + IC(6.627 ns) + CELL(0.275 ns) = 7.754 ns; Loc. = LCCOMB_X49_Y17_N12; Fanout = 2; COMB Node = 'gdfx_temp0[6]~175'
        Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 8.159 ns; Loc. = LCCOMB_X49_Y17_N24; Fanout = 12; COMB Node = 'gdfx_temp0[6]~176'
        Info: 4: + IC(1.352 ns) + CELL(0.438 ns) = 9.949 ns; Loc. = LCCOMB_X47_Y21_N10; Fanout = 1; COMB Node = 'gdfx_temp0[4]~190'
        Info: 5: + IC(0.250 ns) + CELL(0.150 ns) = 10.349 ns; Loc. = LCCOMB_X47_Y21_N14; Fanout = 1; COMB Node = 'gdfx_temp0[4]~191'
        Info: 6: + IC(0.396 ns) + CELL(0.150 ns) = 10.895 ns; Loc. = LCCOMB_X48_Y21_N30; Fanout = 7; REG Node = 'imr_a:inst1|imr:inst|imrreg[4]'
        Info: Total cell delay = 2.015 ns ( 18.49 % )
        Info: Total interconnect delay = 8.880 ns ( 81.51 % )
    Info: + Micro setup delay of destination is 1.160 ns
    Info: - Shortest clock path from clock "WR" to destination register is 2.555 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 11; CLK Node = 'WR'
        Info: 2: + IC(1.438 ns) + CELL(0.275 ns) = 2.555 ns; Loc. = LCCOMB_X48_Y21_N30; Fanout = 7; REG Node = 'imr_a:inst1|imr:inst|imrreg[4]'
        Info: Total cell delay = 1.117 ns ( 43.72 % )
        Info: Total interconnect delay = 1.438 ns ( 56.28 % )
Info: tco from clock "IN[4]" to destination pin "HEX4[0]" through register "CORE_DOWN2:inst|core:inst|pri[1]" is 26.608 ns
    Info: + Longest clock path from clock "IN[4]" to source register is 12.349 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 5; CLK Node = 'IN[4]'
        Info: 2: + IC(1.600 ns) + CELL(0.275 ns) = 2.874 ns; Loc. = LCCOMB_X47_Y16_N0; Fanout = 4; COMB Node = 'select2:inst8|out1[4]~93'
        Info: 3: + IC(0.724 ns) + CELL(0.150 ns) = 3.748 ns; Loc. = LCCOMB_X48_Y17_N20; Fanout = 13; COMB Node = 'CORE_DOWN2:inst|core:inst|o2~51'
        Info: 4: + IC(0.272 ns) + CELL(0.275 ns) = 4.295 ns; Loc. = LCCOMB_X48_Y17_N18; Fanout = 1; REG Node = 'CORE_DOWN2:inst|core:inst|ocw2[5]'
        Info: 5: + IC(0.252 ns) + CELL(0.150 ns) = 4.697 ns; Loc. = LCCOMB_X48_Y17_N16; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|er[7]~767'
        Info: 6: + IC(0.271 ns) + CELL(0.438 ns) = 5.406 ns; Loc. = LCCOMB_X48_Y17_N0; Fanout = 8; COMB Node = 'CORE_DOWN2:inst|core:inst|er[7]~768'
        Info: 7: + IC(0.478 ns) + CELL(0.420 ns) = 6.304 ns; Loc. = LCCOMB_X48_Y18_N16; Fanout = 8; REG Node = 'CORE_DOWN2:inst|core:inst|er[6]'
        Info: 8: + IC(0.283 ns) + CELL(0.275 ns) = 6.862 ns; Loc. = LCCOMB_X48_Y18_N30; Fanout = 3; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[0]~1722'
        Info: 9: + IC(0.468 ns) + CELL(0.275 ns) = 7.605 ns; Loc. = LCCOMB_X49_Y18_N16; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1723'
        Info: 10: + IC(0.680 ns) + CELL(0.150 ns) = 8.435 ns; Loc. = LCCOMB_X48_Y17_N8; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1724'
        Info: 11: + IC(0.249 ns) + CELL(0.419 ns) = 9.103 ns; Loc. = LCCOMB_X48_Y17_N30; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1729'
        Info: 12: + IC(1.711 ns) + CELL(0.000 ns) = 10.814 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'CORE_DOWN2:inst|core:inst|pri[2]~1729clkctrl'
        Info: 13: + IC(1.385 ns) + CELL(0.150 ns) = 12.349 ns; Loc. = LCCOMB_X48_Y18_N24; Fanout = 44; REG Node = 'CORE_DOWN2:inst|core:inst|pri[1]'
        Info: Total cell delay = 3.976 ns ( 32.20 % )
        Info: Total interconnect delay = 8.373 ns ( 67.80 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 14.259 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X48_Y18_N24; Fanout = 44; REG Node = 'CORE_DOWN2:inst|core:inst|pri[1]'
        Info: 2: + IC(1.075 ns) + CELL(0.419 ns) = 1.494 ns; Loc. = LCCOMB_X47_Y20_N10; Fanout = 2; COMB Node = 'pr:inst4|Mux0~217'
        Info: 3: + IC(0.274 ns) + CELL(0.437 ns) = 2.205 ns; Loc. = LCCOMB_X47_Y20_N6; Fanout = 1; COMB Node = 'pr:inst4|Mux0~213'
        Info: 4: + IC(0.274 ns) + CELL(0.438 ns) = 2.917 ns; Loc. = LCCOMB_X47_Y20_N20; Fanout = 1; COMB Node = 'pr:inst4|Mux0~214'
        Info: 5: + IC(0.716 ns) + CELL(0.150 ns) = 3.783 ns; Loc. = LCCOMB_X46_Y19_N2; Fanout = 1; COMB Node = 'pr:inst4|hp_nmr[0]'
        Info: 6: + IC(0.664 ns) + CELL(0.275 ns) = 4.722 ns; Loc. = LCCOMB_X50_Y19_N4; Fanout = 1; COMB Node = 'pr:inst4|LessThan0~656'
        Info: 7: + IC(0.251 ns) + CELL(0.275 ns) = 5.248 ns; Loc. = LCCOMB_X50_Y19_N8; Fanout = 1; COMB Node = 'pr:inst4|LessThan0~657'
        Info: 8: + IC(0.781 ns) + CELL(0.271 ns) = 6.300 ns; Loc. = LCCOMB_X49_Y20_N10; Fanout = 1; COMB Node = 'pr:inst4|LessThan0~659'
        Info: 9: + IC(0.293 ns) + CELL(0.438 ns) = 7.031 ns; Loc. = LCCOMB_X49_Y20_N6; Fanout = 9; COMB Node = 'pr:inst4|LessThan0~660'
        Info: 10: + IC(0.306 ns) + CELL(0.150 ns) = 7.487 ns; Loc. = LCCOMB_X49_Y20_N22; Fanout = 4; COMB Node = 'pr:inst4|intr~37'
        Info: 11: + IC(4.140 ns) + CELL(2.632 ns) = 14.259 ns; Loc. = PIN_U9; Fanout = 0; PIN Node = 'HEX4[0]'
        Info: Total cell delay = 5.485 ns ( 38.47 % )
        Info: Total interconnect delay = 8.774 ns ( 61.53 % )
Info: Longest tpd from source pin "CS" to destination pin "HEX0[2]" is 16.833 ns
    Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; PIN Node = 'CS'
    Info: 2: + IC(6.627 ns) + CELL(0.275 ns) = 7.754 ns; Loc. = LCCOMB_X49_Y17_N12; Fanout = 2; COMB Node = 'gdfx_temp0[6]~175'
    Info: 3: + IC(0.256 ns) + CELL(0.150 ns) = 8.160 ns; Loc. = LCCOMB_X49_Y17_N16; Fanout = 9; COMB Node = 'CORE_DOWN2:inst|core:inst|dataout~526'
    Info: 4: + IC(0.706 ns) + CELL(0.378 ns) = 9.244 ns; Loc. = LCCOMB_X48_Y16_N28; Fanout = 3; COMB Node = 'CORE_DOWN2:inst|core:inst|dataout[2]~536'
    Info: 5: + IC(0.761 ns) + CELL(0.437 ns) = 10.442 ns; Loc. = LCCOMB_X48_Y12_N10; Fanout = 7; COMB Node = 'CORE_DOWN2:inst|core:inst|dataout[1]~529'
    Info: 6: + IC(0.488 ns) + CELL(0.438 ns) = 11.368 ns; Loc. = LCCOMB_X49_Y12_N8; Fanout = 1; COMB Node = 'segout:inst3|WideOr4~15'
    Info: 7: + IC(2.687 ns) + CELL(2.778 ns) = 16.833 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'HEX0[2]'
    Info: Total cell delay = 5.308 ns ( 31.53 % )
    Info: Total interconnect delay = 11.525 ns ( 68.47 % )
Info: th for register "CORE_DOWN2:inst|core:inst|ocw3[0]" (data pin = "IN[0]", clock pin = "IN[4]") is 4.097 ns
    Info: + Longest clock path from clock "IN[4]" to destination register is 7.400 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 5; CLK Node = 'IN[4]'
        Info: 2: + IC(1.600 ns) + CELL(0.275 ns) = 2.874 ns; Loc. = LCCOMB_X47_Y16_N0; Fanout = 4; COMB Node = 'select2:inst8|out1[4]~93'
        Info: 3: + IC(0.723 ns) + CELL(0.150 ns) = 3.747 ns; Loc. = LCCOMB_X48_Y17_N22; Fanout = 1; COMB Node = 'CORE_DOWN2:inst|core:inst|ocw3~36'
        Info: 4: + IC(2.153 ns) + CELL(0.000 ns) = 5.900 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'CORE_DOWN2:inst|core:inst|ocw3~36clkctrl'
        Info: 5: + IC(1.350 ns) + CELL(0.150 ns) = 7.400 ns; Loc. = LCCOMB_X49_Y17_N20; Fanout = 1; REG Node = 'CORE_DOWN2:inst|core:inst|ocw3[0]'
        Info: Total cell delay = 1.574 ns ( 21.27 % )
        Info: Total interconnect delay = 5.826 ns ( 78.73 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 3.303 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 3; PIN Node = 'IN[0]'
        Info: 2: + IC(1.142 ns) + CELL(0.275 ns) = 2.416 ns; Loc. = LCCOMB_X50_Y17_N18; Fanout = 4; COMB Node = 'select2:inst8|out1[0]~98'
        Info: 3: + IC(0.472 ns) + CELL(0.415 ns) = 3.303 ns; Loc. = LCCOMB_X49_Y17_N20; Fanout = 1; REG Node = 'CORE_DOWN2:inst|core:inst|ocw3[0]'
        Info: Total cell delay = 1.689 ns ( 51.14 % )
        Info: Total interconnect delay = 1.614 ns ( 48.86 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 82 warnings
    Info: Allocated 148 megabytes of memory during processing
    Info: Processing ended: Tue May 10 17:10:11 2011
    Info: Elapsed time: 00:00:01


