C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis   -part MPF300T  -package FCG1152  -grade -1    -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -RWCheckOnRam 0 -local_tmr_rename -summaryfile C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synlog\report\Top_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  Top  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\scratchproject.prs  -multisrs  -ovm  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.vm   -freq 100.000   -tcl  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\designer\Top\synthesis.fdc  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\Top_prem.srd  -sap  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.sap  -otap  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.tap  -omap  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.map  -devicelib  C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v  -ologparam  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top.plg  -osyn  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srm  -prjdir  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\  -prjname  Top_syn  -log  C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synlog\Top_fpga_mapper.srr  -sn  2021.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part MPF300T -package FCG1152 -grade -1 -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\Top_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module Top -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\Top.vm -freq 100.000 -tcl ..\..\designer\Top\synthesis.fdc ..\synwork\Top_prem.srd -sap ..\Top.sap -otap ..\Top.tap -omap ..\Top.map -devicelib ..\..\..\..\..\..\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v -ologparam Top.plg -osyn ..\Top.srm -prjdir ..\ -prjname Top_syn -log ..\synlog\Top_fpga_mapper.srr -sn 2021.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:17
file:..\scratchproject.prs|io:o|time:1696839795|size:24312|exec:0|csum:
file:..\Top.vm|io:o|time:1697052917|size:5333577|exec:0|csum:
file:..\..\designer\Top\synthesis.fdc|io:i|time:1697052854|size:2202|exec:0|csum:0E32F671B54F8ED1DF505325FFF8CD42
file:..\synwork\Top_prem.srd|io:i|time:1697052901|size:913619|exec:0|csum:EE1F40E829CDDB819B0296020991E399
file:..\Top.sap|io:o|time:1697052902|size:43143|exec:0|csum:
file:..\Top.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\Top.map|io:o|time:1697052920|size:28|exec:0|csum:
file:..\..\..\..\..\..\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v|io:i|time:1646899196|size:43686|exec:0|csum:C5B8CD150154D193C7B0D4301122DDFB
file:Top.plg|io:o|time:1697052920|size:2009|exec:0|csum:
file:..\Top.srm|io:o|time:1697052914|size:35477|exec:0|csum:
file:..\synlog\Top_fpga_mapper.srr|io:o|time:1697052920|size:83065|exec:0|csum:
file:..\..\..\..\..\..\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin64\m_generic.exe|io:i|time:1646899182|size:46277120|exec:1|csum:4EC465D06308D4C940EF85B1C3478226
