0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/CPE133/CPE133.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/CPE133/CPE133.srcs/sources_1/new/lab10.sv,1557961992,systemVerilog,,,,cntr;cntrMod;dffcntr,,,,,,,,
C:/Users/Sebastien Danthinne/Documents/Documents/vivadoProjects/CPE133/CPE133.srcs/sources_1/new/midterm_proj.sv,1557692234,systemVerilog,,,,ALU;DFF;bit_8_RCA;full_add;io,,,,,,,,
