{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "50000000"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "bus_probes",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "0A5154BA29495D97A0DE76465EA62507",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "i_data_bus",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "i_data_bus[31]"
                                            },
                                            {
                                                "name": "i_data_bus[30]"
                                            },
                                            {
                                                "name": "i_data_bus[29]"
                                            },
                                            {
                                                "name": "i_data_bus[28]"
                                            },
                                            {
                                                "name": "i_data_bus[27]"
                                            },
                                            {
                                                "name": "i_data_bus[26]"
                                            },
                                            {
                                                "name": "i_data_bus[25]"
                                            },
                                            {
                                                "name": "i_data_bus[24]"
                                            },
                                            {
                                                "name": "i_data_bus[23]"
                                            },
                                            {
                                                "name": "i_data_bus[22]"
                                            },
                                            {
                                                "name": "i_data_bus[21]"
                                            },
                                            {
                                                "name": "i_data_bus[20]"
                                            },
                                            {
                                                "name": "i_data_bus[19]"
                                            },
                                            {
                                                "name": "i_data_bus[18]"
                                            },
                                            {
                                                "name": "i_data_bus[17]"
                                            },
                                            {
                                                "name": "i_data_bus[16]"
                                            },
                                            {
                                                "name": "i_data_bus[15]"
                                            },
                                            {
                                                "name": "i_data_bus[14]"
                                            },
                                            {
                                                "name": "i_data_bus[13]"
                                            },
                                            {
                                                "name": "i_data_bus[12]"
                                            },
                                            {
                                                "name": "i_data_bus[11]"
                                            },
                                            {
                                                "name": "i_data_bus[10]"
                                            },
                                            {
                                                "name": "i_data_bus[9]"
                                            },
                                            {
                                                "name": "i_data_bus[8]"
                                            },
                                            {
                                                "name": "i_data_bus[7]"
                                            },
                                            {
                                                "name": "i_data_bus[6]"
                                            },
                                            {
                                                "name": "i_data_bus[5]"
                                            },
                                            {
                                                "name": "i_data_bus[4]"
                                            },
                                            {
                                                "name": "i_data_bus[3]"
                                            },
                                            {
                                                "name": "i_data_bus[2]"
                                            },
                                            {
                                                "name": "i_data_bus[1]"
                                            },
                                            {
                                                "name": "i_data_bus[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "i_addr_bus",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "i_addr_bus[31]"
                                            },
                                            {
                                                "name": "i_addr_bus[30]"
                                            },
                                            {
                                                "name": "i_addr_bus[29]"
                                            },
                                            {
                                                "name": "i_addr_bus[28]"
                                            },
                                            {
                                                "name": "i_addr_bus[27]"
                                            },
                                            {
                                                "name": "i_addr_bus[26]"
                                            },
                                            {
                                                "name": "i_addr_bus[25]"
                                            },
                                            {
                                                "name": "i_addr_bus[24]"
                                            },
                                            {
                                                "name": "i_addr_bus[23]"
                                            },
                                            {
                                                "name": "i_addr_bus[22]"
                                            },
                                            {
                                                "name": "i_addr_bus[21]"
                                            },
                                            {
                                                "name": "i_addr_bus[20]"
                                            },
                                            {
                                                "name": "i_addr_bus[19]"
                                            },
                                            {
                                                "name": "i_addr_bus[18]"
                                            },
                                            {
                                                "name": "i_addr_bus[17]"
                                            },
                                            {
                                                "name": "i_addr_bus[16]"
                                            },
                                            {
                                                "name": "i_addr_bus[15]"
                                            },
                                            {
                                                "name": "i_addr_bus[14]"
                                            },
                                            {
                                                "name": "i_addr_bus[13]"
                                            },
                                            {
                                                "name": "i_addr_bus[12]"
                                            },
                                            {
                                                "name": "i_addr_bus[11]"
                                            },
                                            {
                                                "name": "i_addr_bus[10]"
                                            },
                                            {
                                                "name": "i_addr_bus[9]"
                                            },
                                            {
                                                "name": "i_addr_bus[8]"
                                            },
                                            {
                                                "name": "i_addr_bus[7]"
                                            },
                                            {
                                                "name": "i_addr_bus[6]"
                                            },
                                            {
                                                "name": "i_addr_bus[5]"
                                            },
                                            {
                                                "name": "i_addr_bus[4]"
                                            },
                                            {
                                                "name": "i_addr_bus[3]"
                                            },
                                            {
                                                "name": "i_addr_bus[2]"
                                            },
                                            {
                                                "name": "i_addr_bus[1]"
                                            },
                                            {
                                                "name": "i_addr_bus[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "i_r_w_bus",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "i_ack_bus",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "i_address_strobe",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "i_size_bus",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "i_size_bus[1]"
                                            },
                                            {
                                                "name": "i_size_bus[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "i_cpu_clk",
                                        "isBus": false,
                                        "parentNetId": 68
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 7,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "i_clk_temp",
                                        "isBus": false,
                                        "parentNetId": 69
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 8,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "i_led",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "i_led[15]"
                                            },
                                            {
                                                "name": "i_led[14]"
                                            },
                                            {
                                                "name": "i_led[13]"
                                            },
                                            {
                                                "name": "i_led[12]"
                                            },
                                            {
                                                "name": "i_led[11]"
                                            },
                                            {
                                                "name": "i_led[10]"
                                            },
                                            {
                                                "name": "i_led[9]"
                                            },
                                            {
                                                "name": "i_led[8]"
                                            },
                                            {
                                                "name": "i_led[7]"
                                            },
                                            {
                                                "name": "i_led[6]"
                                            },
                                            {
                                                "name": "i_led[5]"
                                            },
                                            {
                                                "name": "i_led[4]"
                                            },
                                            {
                                                "name": "i_led[3]"
                                            },
                                            {
                                                "name": "i_led[2]"
                                            },
                                            {
                                                "name": "i_led[1]"
                                            },
                                            {
                                                "name": "i_led[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "cpu/core/pipeline/stage_decode/decode_stage_probes",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 1,
                            "bscan_switch_index": 0
                        },
                        "uuid": "E6997E95AD075EF1B7B7CC53628634C2",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 9,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/data_bus",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[31]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[30]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[29]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[28]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[27]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[26]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[25]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[24]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[23]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[22]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[21]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[20]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[19]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[18]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[17]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[16]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[15]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[14]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[13]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[12]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[11]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[10]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[9]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[8]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[7]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[6]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[5]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[4]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[3]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[2]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[1]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/data_bus[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 10,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/instr_bus_1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_1[1]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 11,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/instr_bus_2",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_2[1]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 12,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 2,
                                "rightIndex": 2,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/instr_bus_3",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_3[9]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 13,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 3,
                                "rightIndex": 3,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/instr_bus_4",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_4[24]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 14,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 4,
                                "rightIndex": 5,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/instr_bus_5",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_5[5]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_5[4]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 15,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 6,
                                "rightIndex": 6,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/instr_bus_6",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_6[27]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 16,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 7,
                                "rightIndex": 9,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/instr_bus_7",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_7[9]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_7[8]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_7[7]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 17,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 10,
                                "rightIndex": 10,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/instr_bus_8",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_8[24]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 18,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 11,
                                "rightIndex": 11,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/instr_bus_9",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_9[26]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 19,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 12,
                                "rightIndex": 16,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/instr_bus_10",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_10[16]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_10[15]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_10[14]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_10[13]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_10[12]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 20,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 17,
                                "rightIndex": 17,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/instr_bus_11",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_11[24]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 21,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 18,
                                "rightIndex": 18,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/instr_bus_12",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_12[24]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 22,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 19,
                                "rightIndex": 19,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/instr_bus_13",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_13[24]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 23,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 20,
                                "rightIndex": 21,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/instr_bus_14",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_14[21]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_14[20]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 24,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 22,
                                "rightIndex": 22,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/instr_bus_15",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_15[26]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 25,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 23,
                                "rightIndex": 23,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/n_1_0",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 26,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 24,
                                "rightIndex": 24,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/instr_bus_16",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_16[24]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 27,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 25,
                                "rightIndex": 27,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/instr_bus_17",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_17[27]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_17[26]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_17[27]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 28,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 28,
                                "rightIndex": 28,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/instr_bus_18",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_18[31]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 29,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 29,
                                "rightIndex": 29,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/instr_bus_19",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_19[31]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 30,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 30,
                                "rightIndex": 30,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/instr_bus_20",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus_20[31]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 31,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 31,
                                "rightIndex": 31,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/instr_bus",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/instr_bus[31]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 32,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[31]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[30]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[29]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[28]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[27]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[26]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[25]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[24]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[23]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[22]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[21]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[20]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[19]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[18]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[17]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[16]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[15]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[14]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[13]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[12]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[11]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[10]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[9]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[8]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[7]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[6]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[5]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[4]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[3]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[2]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[1]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_1[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 33,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[31]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[30]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[29]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[28]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[27]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[26]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[25]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[24]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[23]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[22]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[21]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[20]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[19]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[18]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[17]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[16]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[15]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[14]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[13]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[12]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[11]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[10]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[9]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[8]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[7]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[6]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[5]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[4]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[3]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[2]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[1]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_2[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 34,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[31]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[30]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[29]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[28]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[27]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[26]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[25]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[24]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[23]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[22]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[21]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[20]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[19]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[18]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[17]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[16]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[15]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[14]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[13]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[12]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[11]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[10]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[9]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[8]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[7]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[6]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[5]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[4]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[3]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[2]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[1]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2_3[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 35,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 19,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/i_reg_data_2",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2[19]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2[18]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2[17]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2[16]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2[15]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2[14]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2[13]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2[12]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2[11]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2[10]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2[9]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2[8]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2[7]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2[6]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2[5]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2[4]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2[3]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2[2]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2[1]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_decode/i_reg_data_2[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 36,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_decode/i_clk_temp",
                                        "isBus": false,
                                        "parentNetId": 168
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "cpu/core/pipeline/stage_fetch/pc_debug",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 2,
                            "bscan_switch_index": 0
                        },
                        "uuid": "2B5C6F01E89857F2A79C6289166115B1",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 37,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_fetch/i_pc_out",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[31]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[30]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[29]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[28]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[27]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[26]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[25]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[24]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[23]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[22]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[21]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[20]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[19]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[18]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[17]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[16]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[15]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[14]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[13]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[12]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[11]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[10]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[9]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[8]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[7]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[6]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[5]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[4]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[3]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[2]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[1]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_out[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 38,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_fetch/i_pc_in",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[31]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[30]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[29]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[28]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[27]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[26]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[25]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[24]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[23]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[22]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[21]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[20]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[19]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[18]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[17]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[16]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[15]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[14]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[13]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[12]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[11]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[10]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[9]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[8]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[7]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[6]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[5]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[4]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[3]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[2]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[1]"
                                            },
                                            {
                                                "name": "cpu/core/pipeline/stage_fetch/i_pc_in[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 39,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "cpu/core/pipeline/stage_fetch/temp_clk",
                                        "isBus": false,
                                        "parentNetId": 233
                                    }
                                ]
                            }
                        ]
                    }
                ],
                "parent_nets": [
                    {
                        "id": 68,
                        "name": "cpu_main_clk/inst/clk_out1",
                        "state_reg": [
                            {
                                "name": "cpu/bus_controller/FSM_sequential_i_state_reg[0]",
                                "states": [
                                    {
                                        "name": "iSTATE",
                                        "val": "0111"
                                    },
                                    {
                                        "name": "iSTATE0",
                                        "val": "1000"
                                    },
                                    {
                                        "name": "iSTATE1",
                                        "val": "0110"
                                    },
                                    {
                                        "name": "iSTATE2",
                                        "val": "0101"
                                    },
                                    {
                                        "name": "iSTATE3",
                                        "val": "0000"
                                    },
                                    {
                                        "name": "iSTATE4",
                                        "val": "0011"
                                    },
                                    {
                                        "name": "iSTATE5",
                                        "val": "0100"
                                    },
                                    {
                                        "name": "iSTATE6",
                                        "val": "0010"
                                    },
                                    {
                                        "name": "iSTATE7",
                                        "val": "0001"
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "id": 69,
                        "name": "cpu_main_clk/inst/clk_out2",
                        "state_reg": [
                            {
                                "name": "bus_probes/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[0]",
                                "states": [
                                    {
                                        "name": "RESET_ADDR",
                                        "val": "0000001"
                                    },
                                    {
                                        "name": "REQUEST_READ",
                                        "val": "0000010"
                                    },
                                    {
                                        "name": "WAIT_READ_ACK",
                                        "val": "0000100"
                                    },
                                    {
                                        "name": "OUTPUT_DATA",
                                        "val": "0001000"
                                    },
                                    {
                                        "name": "IDLE",
                                        "val": "0010000"
                                    },
                                    {
                                        "name": "INCREMENT_ADDRESS",
                                        "val": "1000000"
                                    },
                                    {
                                        "name": "INCREMENT_BLOCK",
                                        "val": "0100000"
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "id": 168,
                        "name": "cpu_main_clk/inst/clk_out1",
                        "state_reg": [
                            {
                                "name": "cpu/bus_controller/FSM_sequential_i_state_reg[0]",
                                "states": [
                                    {
                                        "name": "iSTATE",
                                        "val": "0111"
                                    },
                                    {
                                        "name": "iSTATE0",
                                        "val": "1000"
                                    },
                                    {
                                        "name": "iSTATE1",
                                        "val": "0110"
                                    },
                                    {
                                        "name": "iSTATE2",
                                        "val": "0101"
                                    },
                                    {
                                        "name": "iSTATE3",
                                        "val": "0000"
                                    },
                                    {
                                        "name": "iSTATE4",
                                        "val": "0011"
                                    },
                                    {
                                        "name": "iSTATE5",
                                        "val": "0100"
                                    },
                                    {
                                        "name": "iSTATE6",
                                        "val": "0010"
                                    },
                                    {
                                        "name": "iSTATE7",
                                        "val": "0001"
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "id": 233,
                        "name": "cpu_main_clk/inst/clk_out1",
                        "state_reg": [
                            {
                                "name": "cpu/bus_controller/FSM_sequential_i_state_reg[0]",
                                "states": [
                                    {
                                        "name": "iSTATE",
                                        "val": "0111"
                                    },
                                    {
                                        "name": "iSTATE0",
                                        "val": "1000"
                                    },
                                    {
                                        "name": "iSTATE1",
                                        "val": "0110"
                                    },
                                    {
                                        "name": "iSTATE2",
                                        "val": "0101"
                                    },
                                    {
                                        "name": "iSTATE3",
                                        "val": "0000"
                                    },
                                    {
                                        "name": "iSTATE4",
                                        "val": "0011"
                                    },
                                    {
                                        "name": "iSTATE5",
                                        "val": "0100"
                                    },
                                    {
                                        "name": "iSTATE6",
                                        "val": "0010"
                                    },
                                    {
                                        "name": "iSTATE7",
                                        "val": "0001"
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}