Classic Timing Analyzer report for systemA
Wed Oct 19 22:04:55 2011
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Setup: 'clock1'
  8. Clock Hold: 'CLK'
  9. tsu
 10. tco
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                       ; To                                                                                                                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 1.446 ns                         ; RST                                                                                                        ; Flag:inst6|Flagout[1]                                                                                                              ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 19.120 ns                        ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                                  ; Q1[5]                                                                                                                              ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.116 ns                        ; RST                                                                                                        ; Flag:inst6|Flagout[1]                                                                                                              ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 88.62 MHz ( period = 11.284 ns ) ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; 0            ;
; Clock Setup: 'clock1'        ; N/A                                      ; None          ; 312.70 MHz ( period = 3.198 ns ) ; instrconunit:inst1|PC[0]                                                                                   ; instrconunit:inst1|PC[6]                                                                                                           ; clock1     ; clock1   ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2] ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                                         ; CLK        ; CLK      ; 36           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                            ;                                                                                                                                    ;            ;          ; 36           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clock1          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                ; To                                                                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 88.62 MHz ( period = 11.284 ns )                    ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                          ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 89.37 MHz ( period = 11.190 ns )                    ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                                                           ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 4.029 ns                ;
; N/A                                     ; 90.79 MHz ( period = 11.015 ns )                    ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                                          ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 91.85 MHz ( period = 10.887 ns )                    ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                          ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 3.750 ns                ;
; N/A                                     ; 92.63 MHz ( period = 10.796 ns )                    ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                                                           ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.646 ns                ;
; N/A                                     ; 92.91 MHz ( period = 10.763 ns )                    ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                           ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 3.613 ns                ;
; N/A                                     ; 93.61 MHz ( period = 10.683 ns )                    ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                                          ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 93.66 MHz ( period = 10.677 ns )                    ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                                          ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 93.73 MHz ( period = 10.669 ns )                    ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                           ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 93.87 MHz ( period = 10.653 ns )                    ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                          ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 3.514 ns                ;
; N/A                                     ; 94.14 MHz ( period = 10.623 ns )                    ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                                          ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.098 ns                ;
; N/A                                     ; 94.24 MHz ( period = 10.611 ns )                    ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                          ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.081 ns                ;
; N/A                                     ; 94.35 MHz ( period = 10.599 ns )                    ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                           ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.449 ns                ;
; N/A                                     ; 95.44 MHz ( period = 10.478 ns )                    ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                                          ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.341 ns                ;
; N/A                                     ; 95.86 MHz ( period = 10.432 ns )                    ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                           ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.282 ns                ;
; N/A                                     ; 95.92 MHz ( period = 10.425 ns )                    ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                          ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 95.93 MHz ( period = 10.424 ns )                    ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                           ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 98.33 MHz ( period = 10.170 ns )                    ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                                          ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.031 ns                ;
; N/A                                     ; 98.85 MHz ( period = 10.116 ns )                    ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                          ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 2.977 ns                ;
; N/A                                     ; 100.51 MHz ( period = 9.949 ns )                    ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                                          ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 2.419 ns                ;
; N/A                                     ; 101.47 MHz ( period = 9.855 ns )                    ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                          ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 2.719 ns                ;
; N/A                                     ; 101.51 MHz ( period = 9.851 ns )                    ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                                           ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 2.701 ns                ;
; N/A                                     ; 103.24 MHz ( period = 9.686 ns )                    ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                          ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 2.547 ns                ;
; N/A                                     ; 103.27 MHz ( period = 9.683 ns )                    ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                          ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 2.141 ns                ;
; N/A                                     ; 107.40 MHz ( period = 9.311 ns )                    ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                                          ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 2.172 ns                ;
; N/A                                     ; 107.45 MHz ( period = 9.307 ns )                    ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                          ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.781 ns                ;
; N/A                                     ; 107.75 MHz ( period = 9.281 ns )                    ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                                          ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 2.144 ns                ;
; N/A                                     ; 109.06 MHz ( period = 9.169 ns )                    ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                                          ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.034 ns                ;
; N/A                                     ; 112.63 MHz ( period = 8.879 ns )                    ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                          ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 1.743 ns                ;
; N/A                                     ; 112.65 MHz ( period = 8.877 ns )                    ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                                          ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 1.741 ns                ;
; N/A                                     ; 112.68 MHz ( period = 8.875 ns )                    ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                          ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 1.739 ns                ;
; N/A                                     ; 112.70 MHz ( period = 8.873 ns )                    ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                          ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 1.734 ns                ;
; N/A                                     ; 145.37 MHz ( period = 6.879 ns )                    ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[8]                            ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 5.323 ns                ;
; N/A                                     ; 150.69 MHz ( period = 6.636 ns )                    ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[9]                            ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 5.080 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[9]                            ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 4.520 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[8]                            ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 4.489 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[9]                            ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 4.457 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[8]                            ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[8]                            ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 4.348 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[9]                            ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 4.266 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[9]                            ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 4.263 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[9]                            ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 4.262 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[9]                            ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 4.250 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[8]                            ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 4.203 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[8]                            ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 4.203 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[8]                            ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 4.193 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[9]                            ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 4.123 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[8]                            ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 4.096 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg5 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg6 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg7 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg5 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg6 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg7 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg5 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg6 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg7 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg5 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg6 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg7 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg5 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg6 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg7 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg5 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg6 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg7 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg5 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg6 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg7 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg0 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg1 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg2 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg3 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg4 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg5 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg6 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~portb_address_reg7 ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a6~porta_address_reg7   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[13]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a6~porta_address_reg0   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[14]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a6~porta_address_reg1   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[14]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a6~porta_address_reg2   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[14]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a6~porta_address_reg3   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[14]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a6~porta_address_reg4   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[14]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a6~porta_address_reg5   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[14]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a6~porta_address_reg6   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[14]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a6~porta_address_reg7   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[14]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a6~porta_address_reg0   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[15]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a6~porta_address_reg1   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[15]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a6~porta_address_reg2   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[15]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a6~porta_address_reg3   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[15]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a6~porta_address_reg4   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[15]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a6~porta_address_reg5   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[15]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a6~porta_address_reg6   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[15]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a6~porta_address_reg7   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[15]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[0]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[0]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg2   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[0]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg3   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[0]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg4   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[0]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg5   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[0]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg6   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[0]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg7   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[0]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[1]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[1]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg2   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[1]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg3   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[1]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg4   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[1]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg5   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[1]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg6   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[1]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg7   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[1]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[2]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[2]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg2   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[2]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg3   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[2]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg4   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[2]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg5   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[2]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg6   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[2]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg7   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[2]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[3]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[3]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg2   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[3]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg3   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[3]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg4   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[3]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg5   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[3]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg6   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[3]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg7   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[3]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[4]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[4]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg2   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[4]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg3   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[4]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg4   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[4]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg5   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[4]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg6   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[4]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg7   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[4]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[5]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[5]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg2   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[5]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg3   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[5]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg4   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[5]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg5   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[5]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg6   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[5]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg7   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[5]                           ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[10]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[10]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg2   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[10]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg3   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[10]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg4   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[10]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg5   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[10]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg6   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[10]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg7   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[10]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[11]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[11]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg2   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[11]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg3   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[11]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg4   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[11]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg5   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[11]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg6   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[11]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|ram_block1a0~porta_address_reg7   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[11]                          ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg1  ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a1~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg2  ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a2~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg3  ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a3~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg4  ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a4~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg5  ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a5~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg6  ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a6~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                     ;                                                                                                                                    ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock1'                                                                                                                                                                                                    ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                     ; To                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 312.70 MHz ( period = 3.198 ns )               ; instrconunit:inst1|PC[0] ; instrconunit:inst1|PC[6] ; clock1     ; clock1   ; None                        ; None                      ; 2.934 ns                ;
; N/A   ; 317.16 MHz ( period = 3.153 ns )               ; instrconunit:inst1|PC[4] ; instrconunit:inst1|PC[6] ; clock1     ; clock1   ; None                        ; None                      ; 2.888 ns                ;
; N/A   ; 321.23 MHz ( period = 3.113 ns )               ; instrconunit:inst1|PC[1] ; instrconunit:inst1|PC[6] ; clock1     ; clock1   ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; 321.23 MHz ( period = 3.113 ns )               ; instrconunit:inst1|PC[0] ; instrconunit:inst1|PC[7] ; clock1     ; clock1   ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; 325.95 MHz ( period = 3.068 ns )               ; instrconunit:inst1|PC[4] ; instrconunit:inst1|PC[7] ; clock1     ; clock1   ; None                        ; None                      ; 2.803 ns                ;
; N/A   ; 326.80 MHz ( period = 3.060 ns )               ; instrconunit:inst1|PC[0] ; instrconunit:inst1|PC[4] ; clock1     ; clock1   ; None                        ; None                      ; 2.797 ns                ;
; N/A   ; 330.25 MHz ( period = 3.028 ns )               ; instrconunit:inst1|PC[1] ; instrconunit:inst1|PC[7] ; clock1     ; clock1   ; None                        ; None                      ; 2.764 ns                ;
; N/A   ; 330.47 MHz ( period = 3.026 ns )               ; instrconunit:inst1|PC[2] ; instrconunit:inst1|PC[6] ; clock1     ; clock1   ; None                        ; None                      ; 2.762 ns                ;
; N/A   ; 332.23 MHz ( period = 3.010 ns )               ; instrconunit:inst1|PC[0] ; instrconunit:inst1|PC[5] ; clock1     ; clock1   ; None                        ; None                      ; 2.746 ns                ;
; N/A   ; 334.45 MHz ( period = 2.990 ns )               ; instrconunit:inst1|PC[3] ; instrconunit:inst1|PC[6] ; clock1     ; clock1   ; None                        ; None                      ; 2.726 ns                ;
; N/A   ; 336.13 MHz ( period = 2.975 ns )               ; instrconunit:inst1|PC[1] ; instrconunit:inst1|PC[4] ; clock1     ; clock1   ; None                        ; None                      ; 2.712 ns                ;
; N/A   ; 337.27 MHz ( period = 2.965 ns )               ; instrconunit:inst1|PC[4] ; instrconunit:inst1|PC[5] ; clock1     ; clock1   ; None                        ; None                      ; 2.700 ns                ;
; N/A   ; 340.02 MHz ( period = 2.941 ns )               ; instrconunit:inst1|PC[2] ; instrconunit:inst1|PC[7] ; clock1     ; clock1   ; None                        ; None                      ; 2.677 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; instrconunit:inst1|PC[1] ; instrconunit:inst1|PC[5] ; clock1     ; clock1   ; None                        ; None                      ; 2.661 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; instrconunit:inst1|PC[3] ; instrconunit:inst1|PC[7] ; clock1     ; clock1   ; None                        ; None                      ; 2.641 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; instrconunit:inst1|PC[2] ; instrconunit:inst1|PC[4] ; clock1     ; clock1   ; None                        ; None                      ; 2.625 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; instrconunit:inst1|PC[3] ; instrconunit:inst1|PC[4] ; clock1     ; clock1   ; None                        ; None                      ; 2.589 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; instrconunit:inst1|PC[2] ; instrconunit:inst1|PC[5] ; clock1     ; clock1   ; None                        ; None                      ; 2.574 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; instrconunit:inst1|PC[3] ; instrconunit:inst1|PC[5] ; clock1     ; clock1   ; None                        ; None                      ; 2.538 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; instrconunit:inst1|PC[5] ; instrconunit:inst1|PC[6] ; clock1     ; clock1   ; None                        ; None                      ; 2.505 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; instrconunit:inst1|PC[0] ; instrconunit:inst1|PC[2] ; clock1     ; clock1   ; None                        ; None                      ; 2.492 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; instrconunit:inst1|PC[5] ; instrconunit:inst1|PC[7] ; clock1     ; clock1   ; None                        ; None                      ; 2.420 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; instrconunit:inst1|PC[1] ; instrconunit:inst1|PC[2] ; clock1     ; clock1   ; None                        ; None                      ; 2.407 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; instrconunit:inst1|PC[0] ; instrconunit:inst1|PC[3] ; clock1     ; clock1   ; None                        ; None                      ; 2.400 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; instrconunit:inst1|PC[4] ; instrconunit:inst1|PC[4] ; clock1     ; clock1   ; None                        ; None                      ; 2.350 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; instrconunit:inst1|PC[1] ; instrconunit:inst1|PC[3] ; clock1     ; clock1   ; None                        ; None                      ; 2.315 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; instrconunit:inst1|PC[6] ; instrconunit:inst1|PC[7] ; clock1     ; clock1   ; None                        ; None                      ; 2.277 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; instrconunit:inst1|PC[0] ; instrconunit:inst1|PC[1] ; clock1     ; clock1   ; None                        ; None                      ; 2.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; instrconunit:inst1|PC[2] ; instrconunit:inst1|PC[3] ; clock1     ; clock1   ; None                        ; None                      ; 2.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; instrconunit:inst1|PC[6] ; instrconunit:inst1|PC[6] ; clock1     ; clock1   ; None                        ; None                      ; 1.968 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; instrconunit:inst1|PC[2] ; instrconunit:inst1|PC[2] ; clock1     ; clock1   ; None                        ; None                      ; 1.919 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; instrconunit:inst1|PC[5] ; instrconunit:inst1|PC[5] ; clock1     ; clock1   ; None                        ; None                      ; 1.919 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; instrconunit:inst1|PC[0] ; instrconunit:inst1|PC[0] ; clock1     ; clock1   ; None                        ; None                      ; 1.915 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; instrconunit:inst1|PC[3] ; instrconunit:inst1|PC[3] ; clock1     ; clock1   ; None                        ; None                      ; 1.801 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; instrconunit:inst1|PC[1] ; instrconunit:inst1|PC[1] ; clock1     ; clock1   ; None                        ; None                      ; 1.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; instrconunit:inst1|PC[7] ; instrconunit:inst1|PC[7] ; clock1     ; clock1   ; None                        ; None                      ; 1.743 ns                ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                       ; To                                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2] ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 1.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[0] ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 1.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[4] ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; CLK        ; CLK      ; None                       ; None                       ; 1.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[7] ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; CLK        ; CLK      ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[3] ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 1.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[6] ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]  ; CLK        ; CLK      ; None                       ; None                       ; 1.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[1] ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLK        ; CLK      ; None                       ; None                       ; 1.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[5] ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]  ; CLK        ; CLK      ; None                       ; None                       ; 2.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[0] ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[3] ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2] ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[6] ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[3] ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLK        ; CLK      ; None                       ; None                       ; 3.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[0] ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLK        ; CLK      ; None                       ; None                       ; 3.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[7] ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[3] ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[0] ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2] ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLK        ; CLK      ; None                       ; None                       ; 3.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[4] ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.275 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[4] ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.275 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2] ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[5] ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[6] ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[6] ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[5] ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[5] ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[12]  ; ctrlunit:inst|branch                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[1] ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[1] ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[1] ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[13]  ; ctrlunit:inst|branch                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[4] ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[15]  ; ctrlunit:inst|branch                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[14]  ; ctrlunit:inst|branch                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[7] ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 4.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[7] ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 4.474 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------+
; tsu                                                                            ;
+-------+--------------+------------+------+--------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                       ; To Clock ;
+-------+--------------+------------+------+--------------------------+----------+
; N/A   ; None         ; 1.446 ns   ; RST  ; Flag:inst6|Flagout[0]    ; CLK      ;
; N/A   ; None         ; 1.446 ns   ; RST  ; Flag:inst6|Flagout[1]    ; CLK      ;
; N/A   ; None         ; 0.709 ns   ; RST  ; Flag:inst6|cnt[2]        ; CLK      ;
; N/A   ; None         ; 0.709 ns   ; RST  ; Flag:inst6|cnt[1]        ; CLK      ;
; N/A   ; None         ; 0.709 ns   ; RST  ; Flag:inst6|cnt[0]        ; CLK      ;
; N/A   ; None         ; 0.709 ns   ; RST  ; Flag:inst6|cnt[3]        ; CLK      ;
; N/A   ; None         ; 0.424 ns   ; RST  ; instrconunit:inst1|PC[4] ; clock1   ;
; N/A   ; None         ; 0.407 ns   ; RST  ; instrconunit:inst1|PC[0] ; clock1   ;
; N/A   ; None         ; 0.407 ns   ; RST  ; instrconunit:inst1|PC[1] ; clock1   ;
; N/A   ; None         ; 0.407 ns   ; RST  ; instrconunit:inst1|PC[2] ; clock1   ;
; N/A   ; None         ; 0.407 ns   ; RST  ; instrconunit:inst1|PC[3] ; clock1   ;
; N/A   ; None         ; 0.407 ns   ; RST  ; instrconunit:inst1|PC[5] ; clock1   ;
; N/A   ; None         ; 0.407 ns   ; RST  ; instrconunit:inst1|PC[6] ; clock1   ;
; N/A   ; None         ; 0.407 ns   ; RST  ; instrconunit:inst1|PC[7] ; clock1   ;
+-------+--------------+------------+------+--------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                      ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                       ; To         ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 19.120 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                                  ; Q1[5]      ; CLK        ;
; N/A   ; None         ; 18.899 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                 ; Q2[3]      ; CLK        ;
; N/A   ; None         ; 18.649 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                                  ; Q1[6]      ; CLK        ;
; N/A   ; None         ; 18.496 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                                  ; Q2[5]      ; CLK        ;
; N/A   ; None         ; 18.323 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                 ; Q2[5]      ; CLK        ;
; N/A   ; None         ; 18.309 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                 ; Q2[3]      ; CLK        ;
; N/A   ; None         ; 18.278 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                  ; Q1[1]      ; CLK        ;
; N/A   ; None         ; 18.270 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                 ; Q2[1]      ; CLK        ;
; N/A   ; None         ; 18.025 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[1]                                                  ; Q2[1]      ; CLK        ;
; N/A   ; None         ; 17.922 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                 ; Q2[6]      ; CLK        ;
; N/A   ; None         ; 17.916 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                 ; Q1[3]      ; CLK        ;
; N/A   ; None         ; 17.901 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                 ; Q2[7]      ; CLK        ;
; N/A   ; None         ; 17.886 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                 ; Q2[0]      ; CLK        ;
; N/A   ; None         ; 17.880 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                  ; Q1[3]      ; CLK        ;
; N/A   ; None         ; 17.877 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                                  ; Q1[4]      ; CLK        ;
; N/A   ; None         ; 17.817 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                                  ; Q2[7]      ; CLK        ;
; N/A   ; None         ; 17.816 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                 ; Q2[5]      ; CLK        ;
; N/A   ; None         ; 17.763 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                 ; Q2[1]      ; CLK        ;
; N/A   ; None         ; 17.762 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                  ; Q2[0]      ; CLK        ;
; N/A   ; None         ; 17.735 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                                  ; Q2[3]      ; CLK        ;
; N/A   ; None         ; 17.735 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                                  ; Q2[6]      ; CLK        ;
; N/A   ; None         ; 17.698 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                 ; Q1[2]      ; CLK        ;
; N/A   ; None         ; 17.638 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                 ; Q2[4]      ; CLK        ;
; N/A   ; None         ; 17.630 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                                  ; Q1[7]      ; CLK        ;
; N/A   ; None         ; 17.620 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                 ; Q1[0]      ; CLK        ;
; N/A   ; None         ; 17.544 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                                  ; Q2[4]      ; CLK        ;
; N/A   ; None         ; 17.511 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                 ; Q1[0]      ; CLK        ;
; N/A   ; None         ; 17.350 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                 ; Q1[4]      ; CLK        ;
; N/A   ; None         ; 17.166 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                 ; Q2[6]      ; CLK        ;
; N/A   ; None         ; 17.165 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                 ; Q2[3]      ; CLK        ;
; N/A   ; None         ; 17.096 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                  ; Q1[2]      ; CLK        ;
; N/A   ; None         ; 17.085 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                 ; Q1[2]      ; CLK        ;
; N/A   ; None         ; 17.007 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                 ; Q2[4]      ; CLK        ;
; N/A   ; None         ; 16.904 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                 ; Q2[7]      ; CLK        ;
; N/A   ; None         ; 16.883 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                 ; Q1[5]      ; CLK        ;
; N/A   ; None         ; 16.875 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[0]                                                  ; Q1[0]      ; CLK        ;
; N/A   ; None         ; 16.653 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                 ; Q1[1]      ; CLK        ;
; N/A   ; None         ; 16.579 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                 ; Q2[5]      ; CLK        ;
; N/A   ; None         ; 16.579 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                 ; Q1[6]      ; CLK        ;
; N/A   ; None         ; 16.556 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                 ; Q1[1]      ; CLK        ;
; N/A   ; None         ; 16.488 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                 ; Q1[6]      ; CLK        ;
; N/A   ; None         ; 16.470 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                 ; Q2[1]      ; CLK        ;
; N/A   ; None         ; 16.469 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                 ; Q1[5]      ; CLK        ;
; N/A   ; None         ; 16.357 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                 ; Q1[2]      ; CLK        ;
; N/A   ; None         ; 16.306 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                 ; Q2[0]      ; CLK        ;
; N/A   ; None         ; 16.283 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                 ; Q1[7]      ; CLK        ;
; N/A   ; None         ; 16.276 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                 ; Q1[0]      ; CLK        ;
; N/A   ; None         ; 16.229 ns  ; reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                                  ; Q2[2]      ; CLK        ;
; N/A   ; None         ; 16.223 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                 ; Q1[7]      ; CLK        ;
; N/A   ; None         ; 16.212 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                 ; Q1[3]      ; CLK        ;
; N/A   ; None         ; 16.184 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                 ; Q2[6]      ; CLK        ;
; N/A   ; None         ; 16.168 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                 ; Q2[0]      ; CLK        ;
; N/A   ; None         ; 16.120 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                 ; Q1[4]      ; CLK        ;
; N/A   ; None         ; 16.093 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                 ; Q2[7]      ; CLK        ;
; N/A   ; None         ; 16.038 ns  ; reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                 ; Q2[2]      ; CLK        ;
; N/A   ; None         ; 16.037 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                 ; Q2[4]      ; CLK        ;
; N/A   ; None         ; 15.689 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                 ; Q1[1]      ; CLK        ;
; N/A   ; None         ; 15.673 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                 ; Q1[6]      ; CLK        ;
; N/A   ; None         ; 15.583 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                 ; Q1[5]      ; CLK        ;
; N/A   ; None         ; 15.509 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                 ; Q2[2]      ; CLK        ;
; N/A   ; None         ; 15.495 ns  ; ctrlunit:inst|branch                                                                                       ; branch     ; CLK        ;
; N/A   ; None         ; 15.323 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                 ; Q1[7]      ; CLK        ;
; N/A   ; None         ; 15.253 ns  ; reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                 ; Q1[3]      ; CLK        ;
; N/A   ; None         ; 14.871 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                 ; Q2[2]      ; CLK        ;
; N/A   ; None         ; 14.830 ns  ; reg4_8:inst3|lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                 ; Q1[4]      ; CLK        ;
; N/A   ; None         ; 13.604 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[8]   ; Q2[5]      ; CLK        ;
; N/A   ; None         ; 13.563 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[9]   ; Q2[3]      ; CLK        ;
; N/A   ; None         ; 13.536 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[8]   ; Q2[3]      ; CLK        ;
; N/A   ; None         ; 13.518 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[9]   ; Q2[5]      ; CLK        ;
; N/A   ; None         ; 13.412 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[9]   ; Q2[1]      ; CLK        ;
; N/A   ; None         ; 13.352 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[8]   ; Q2[1]      ; CLK        ;
; N/A   ; None         ; 13.233 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[8]   ; Q2[4]      ; CLK        ;
; N/A   ; None         ; 13.196 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[11]  ; Q1[2]      ; CLK        ;
; N/A   ; None         ; 13.133 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[9]   ; Q2[6]      ; CLK        ;
; N/A   ; None         ; 13.126 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[11]  ; Q1[5]      ; CLK        ;
; N/A   ; None         ; 13.108 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[10]  ; Q1[0]      ; CLK        ;
; N/A   ; None         ; 13.070 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[8]   ; Q2[6]      ; CLK        ;
; N/A   ; None         ; 13.024 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[9]   ; Q2[7]      ; CLK        ;
; N/A   ; None         ; 13.012 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[9]   ; Q2[0]      ; CLK        ;
; N/A   ; None         ; 12.990 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[9]   ; Q2[4]      ; CLK        ;
; N/A   ; None         ; 12.981 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[8]   ; Q2[0]      ; CLK        ;
; N/A   ; None         ; 12.967 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[8]   ; Q2[7]      ; CLK        ;
; N/A   ; None         ; 12.857 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[11]  ; Q1[0]      ; CLK        ;
; N/A   ; None         ; 12.803 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[11]  ; Q1[1]      ; CLK        ;
; N/A   ; None         ; 12.704 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[11]  ; Q1[6]      ; CLK        ;
; N/A   ; None         ; 12.567 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[10]  ; Q1[5]      ; CLK        ;
; N/A   ; None         ; 12.469 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[11]  ; Q1[7]      ; CLK        ;
; N/A   ; None         ; 12.415 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[11]  ; Q1[3]      ; CLK        ;
; N/A   ; None         ; 12.397 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[10]  ; Q1[2]      ; CLK        ;
; N/A   ; None         ; 12.332 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[11]  ; Q1[4]      ; CLK        ;
; N/A   ; None         ; 12.244 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[10]  ; Q1[1]      ; CLK        ;
; N/A   ; None         ; 12.179 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[10]  ; Q1[6]      ; CLK        ;
; N/A   ; None         ; 12.164 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[10]  ; Q1[3]      ; CLK        ;
; N/A   ; None         ; 11.909 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[10]  ; Q1[7]      ; CLK        ;
; N/A   ; None         ; 11.811 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[10]  ; Q1[4]      ; CLK        ;
; N/A   ; None         ; 11.636 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[9]   ; Q2[2]      ; CLK        ;
; N/A   ; None         ; 11.605 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[8]   ; Q2[2]      ; CLK        ;
; N/A   ; None         ; 11.147 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[6]   ; ND[0]      ; CLK        ;
; N/A   ; None         ; 10.979 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[7]   ; ND[1]      ; CLK        ;
; N/A   ; None         ; 10.664 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[8]   ; ND[0]      ; CLK        ;
; N/A   ; None         ; 10.563 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[9]   ; ND[1]      ; CLK        ;
; N/A   ; None         ; 10.435 ns  ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[5] ; DI[5]      ; CLK        ;
; N/A   ; None         ; 10.306 ns  ; instrconunit:inst1|PC[6]                                                                                   ; pc[6]      ; clock1     ;
; N/A   ; None         ; 10.270 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[7]   ; instr[7]   ; CLK        ;
; N/A   ; None         ; 10.216 ns  ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[7] ; DI[7]      ; CLK        ;
; N/A   ; None         ; 10.128 ns  ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[1] ; DI[1]      ; CLK        ;
; N/A   ; None         ; 10.046 ns  ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[14]  ; instr[14]  ; CLK        ;
; N/A   ; None         ; 9.985 ns   ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[4] ; ram[4]     ; CLK        ;
; N/A   ; None         ; 9.836 ns   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[6]   ; instr[6]   ; CLK        ;
; N/A   ; None         ; 9.652 ns   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[12]  ; instr[12]  ; CLK        ;
; N/A   ; None         ; 9.587 ns   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[15]  ; instr[15]  ; CLK        ;
; N/A   ; None         ; 9.569 ns   ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[6] ; DI[6]      ; CLK        ;
; N/A   ; None         ; 9.560 ns   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[8]   ; instr[8]   ; CLK        ;
; N/A   ; None         ; 9.372 ns   ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2] ; DI[2]      ; CLK        ;
; N/A   ; None         ; 9.345 ns   ; instrconunit:inst1|PC[3]                                                                                   ; pc[3]      ; clock1     ;
; N/A   ; None         ; 9.322 ns   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[9]   ; instr[9]   ; CLK        ;
; N/A   ; None         ; 9.301 ns   ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[3] ; DI[3]      ; CLK        ;
; N/A   ; None         ; 9.297 ns   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[13]  ; instr[13]  ; CLK        ;
; N/A   ; None         ; 9.017 ns   ; instrconunit:inst1|PC[4]                                                                                   ; pc[4]      ; clock1     ;
; N/A   ; None         ; 8.954 ns   ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[4] ; DI[4]      ; CLK        ;
; N/A   ; None         ; 8.939 ns   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[2]   ; instr[2]   ; CLK        ;
; N/A   ; None         ; 8.679 ns   ; instrconunit:inst1|PC[5]                                                                                   ; pc[5]      ; clock1     ;
; N/A   ; None         ; 8.661 ns   ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[0] ; DI[0]      ; CLK        ;
; N/A   ; None         ; 8.643 ns   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[11]  ; instr[11]  ; CLK        ;
; N/A   ; None         ; 8.603 ns   ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[5] ; ram[5]     ; CLK        ;
; N/A   ; None         ; 8.559 ns   ; instrconunit:inst1|PC[7]                                                                                   ; pc[7]      ; clock1     ;
; N/A   ; None         ; 8.551 ns   ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[6] ; ram[6]     ; CLK        ;
; N/A   ; None         ; 8.434 ns   ; instrconunit:inst1|PC[1]                                                                                   ; pc[1]      ; clock1     ;
; N/A   ; None         ; 8.403 ns   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[5]   ; instr[5]   ; CLK        ;
; N/A   ; None         ; 8.232 ns   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[10]  ; instr[10]  ; CLK        ;
; N/A   ; None         ; 8.226 ns   ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[3] ; ram[3]     ; CLK        ;
; N/A   ; None         ; 8.199 ns   ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[7] ; ram[7]     ; CLK        ;
; N/A   ; None         ; 8.179 ns   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[3]   ; instr[3]   ; CLK        ;
; N/A   ; None         ; 8.166 ns   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[1]   ; instr[1]   ; CLK        ;
; N/A   ; None         ; 8.120 ns   ; instrconunit:inst1|PC[0]                                                                                   ; pc[0]      ; clock1     ;
; N/A   ; None         ; 8.092 ns   ; instrconunit:inst1|PC[2]                                                                                   ; pc[2]      ; clock1     ;
; N/A   ; None         ; 8.022 ns   ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2] ; ram[2]     ; CLK        ;
; N/A   ; None         ; 7.989 ns   ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[1] ; ram[1]     ; CLK        ;
; N/A   ; None         ; 7.848 ns   ; lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[0] ; ram[0]     ; CLK        ;
; N/A   ; None         ; 7.816 ns   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[0]   ; instr[0]   ; CLK        ;
; N/A   ; None         ; 7.812 ns   ; lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[4]   ; instr[4]   ; CLK        ;
; N/A   ; None         ; 7.786 ns   ; Flag:inst6|Flagout[1]                                                                                      ; flagout[1] ; CLK        ;
; N/A   ; None         ; 7.727 ns   ; Flag:inst6|Flagout[0]                                                                                      ; flagout[0] ; CLK        ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------+------------+------------+


+--------------------------------------------------------------------------------------+
; th                                                                                   ;
+---------------+-------------+-----------+------+--------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                       ; To Clock ;
+---------------+-------------+-----------+------+--------------------------+----------+
; N/A           ; None        ; -0.116 ns ; RST  ; Flag:inst6|Flagout[0]    ; CLK      ;
; N/A           ; None        ; -0.116 ns ; RST  ; Flag:inst6|Flagout[1]    ; CLK      ;
; N/A           ; None        ; -0.141 ns ; RST  ; instrconunit:inst1|PC[0] ; clock1   ;
; N/A           ; None        ; -0.141 ns ; RST  ; instrconunit:inst1|PC[1] ; clock1   ;
; N/A           ; None        ; -0.141 ns ; RST  ; instrconunit:inst1|PC[2] ; clock1   ;
; N/A           ; None        ; -0.141 ns ; RST  ; instrconunit:inst1|PC[3] ; clock1   ;
; N/A           ; None        ; -0.141 ns ; RST  ; instrconunit:inst1|PC[5] ; clock1   ;
; N/A           ; None        ; -0.141 ns ; RST  ; instrconunit:inst1|PC[6] ; clock1   ;
; N/A           ; None        ; -0.141 ns ; RST  ; instrconunit:inst1|PC[7] ; clock1   ;
; N/A           ; None        ; -0.158 ns ; RST  ; instrconunit:inst1|PC[4] ; clock1   ;
; N/A           ; None        ; -0.443 ns ; RST  ; Flag:inst6|cnt[2]        ; CLK      ;
; N/A           ; None        ; -0.443 ns ; RST  ; Flag:inst6|cnt[1]        ; CLK      ;
; N/A           ; None        ; -0.443 ns ; RST  ; Flag:inst6|cnt[0]        ; CLK      ;
; N/A           ; None        ; -0.443 ns ; RST  ; Flag:inst6|cnt[3]        ; CLK      ;
+---------------+-------------+-----------+------+--------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Oct 19 22:04:52 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off systemA -c systemA --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ctrlunit:inst|WriteMem" is a latch
    Warning: Node "ALU:inst4|S[0]" is a latch
    Warning: Node "ALU:inst4|S[1]" is a latch
    Warning: Node "ALU:inst4|S[2]" is a latch
    Warning: Node "ALU:inst4|S[3]" is a latch
    Warning: Node "ALU:inst4|S[4]" is a latch
    Warning: Node "ALU:inst4|S[5]" is a latch
    Warning: Node "ALU:inst4|S[6]" is a latch
    Warning: Node "ALU:inst4|S[7]" is a latch
    Warning: Node "ctrlunit:inst|ALUC[2]" is a latch
    Warning: Node "ctrlunit:inst|ALUC[0]" is a latch
    Warning: Node "ctrlunit:inst|MemToReg" is a latch
    Warning: Node "ctrlunit:inst|ALUC[1]" is a latch
    Warning: Node "ctrlunit:inst|jump" is a latch
    Warning: Node "ctrlunit:inst|WriteReg" is a latch
    Warning: Node "ctrlunit:inst|ALUSRCB" is a latch
    Warning: Node "ctrlunit:inst|RegDes" is a latch
    Warning: Node "ctrlunit:inst|branch" is a latch
    Warning: Node "ALU:inst4|carry_out" is a latch
    Warning: Node "ctrlunit:inst|WrFlag" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "clock1" is an undefined clock
Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "ctrlunit:inst|RegDes" as buffer
    Info: Detected ripple clock "ctrlunit:inst|WriteReg" as buffer
    Info: Detected ripple clock "ctrlunit:inst|ALUC[1]" as buffer
    Info: Detected ripple clock "ctrlunit:inst|ALUC[0]" as buffer
    Info: Detected ripple clock "ctrlunit:inst|ALUC[2]" as buffer
    Info: Detected gated clock "reg4_8:inst3|inst5" as buffer
    Info: Detected gated clock "lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[0]~5" as buffer
    Info: Detected gated clock "lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[1]~4" as buffer
    Info: Detected gated clock "reg4_8:inst3|inst6" as buffer
    Info: Detected gated clock "reg4_8:inst3|inst8" as buffer
    Info: Detected gated clock "reg4_8:inst3|inst7" as buffer
    Info: Detected gated clock "ALU:inst4|S[2]~75" as buffer
    Info: Detected gated clock "ALU:inst4|S[7]~77" as buffer
    Info: Detected gated clock "ctrlunit:inst|jump~21" as buffer
    Info: Detected ripple clock "lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[15]" as buffer
    Info: Detected ripple clock "lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[14]" as buffer
    Info: Detected ripple clock "lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[13]" as buffer
    Info: Detected ripple clock "lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[12]" as buffer
    Info: Detected ripple clock "lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[9]" as buffer
    Info: Detected ripple clock "lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[8]" as buffer
    Info: Detected ripple clock "lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[7]" as buffer
    Info: Detected ripple clock "lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[6]" as buffer
Info: Clock "CLK" has Internal fmax of 88.62 MHz between source register "reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4]" and destination memory "lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg4" (period= 11.284 ns)
    Info: + Longest register to memory delay is 4.148 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y6_N7; Fanout = 2; REG Node = 'reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4]'
        Info: 2: + IC(0.462 ns) + CELL(0.650 ns) = 1.112 ns; Loc. = LCCOMB_X24_Y6_N12; Fanout = 1; COMB Node = 'reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~22'
        Info: 3: + IC(1.082 ns) + CELL(0.206 ns) = 2.400 ns; Loc. = LCCOMB_X24_Y5_N10; Fanout = 3; COMB Node = 'reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~23'
        Info: 4: + IC(1.620 ns) + CELL(0.128 ns) = 4.148 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg4'
        Info: Total cell delay = 0.984 ns ( 23.72 % )
        Info: Total interconnect delay = 3.164 ns ( 76.28 % )
    Info: - Smallest clock skew is -6.786 ns
        Info: + Shortest clock path from clock "CLK" to destination memory is 2.871 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 21; CLK Node = 'CLK'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 63; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.754 ns) + CELL(0.834 ns) = 2.871 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a0~porta_datain_reg4'
            Info: Total cell delay = 1.974 ns ( 68.76 % )
            Info: Total interconnect delay = 0.897 ns ( 31.24 % )
        Info: - Longest clock path from clock "CLK" to source register is 9.657 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 21; CLK Node = 'CLK'
            Info: 2: + IC(2.166 ns) + CELL(1.184 ns) = 4.490 ns; Loc. = M4K_X23_Y7; Fanout = 5; MEM Node = 'lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[6]'
            Info: 3: + IC(1.064 ns) + CELL(0.624 ns) = 6.178 ns; Loc. = LCCOMB_X24_Y7_N16; Fanout = 5; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[0]~5'
            Info: 4: + IC(0.695 ns) + CELL(0.206 ns) = 7.079 ns; Loc. = LCCOMB_X24_Y7_N20; Fanout = 1; COMB Node = 'reg4_8:inst3|inst6'
            Info: 5: + IC(1.080 ns) + CELL(0.000 ns) = 8.159 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'reg4_8:inst3|inst6~clkctrl'
            Info: 6: + IC(0.832 ns) + CELL(0.666 ns) = 9.657 ns; Loc. = LCFF_X24_Y6_N7; Fanout = 2; REG Node = 'reg4_8:inst3|lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4]'
            Info: Total cell delay = 3.820 ns ( 39.56 % )
            Info: Total interconnect delay = 5.837 ns ( 60.44 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is 0.046 ns
Info: Clock "clock1" has Internal fmax of 312.7 MHz between source register "instrconunit:inst1|PC[0]" and destination register "instrconunit:inst1|PC[6]" (period= 3.198 ns)
    Info: + Longest register to register delay is 2.934 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y8_N31; Fanout = 5; REG Node = 'instrconunit:inst1|PC[0]'
        Info: 2: + IC(0.450 ns) + CELL(0.596 ns) = 1.046 ns; Loc. = LCCOMB_X9_Y8_N4; Fanout = 2; COMB Node = 'instrconunit:inst1|Add0~12'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.132 ns; Loc. = LCCOMB_X9_Y8_N6; Fanout = 2; COMB Node = 'instrconunit:inst1|Add0~14'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.218 ns; Loc. = LCCOMB_X9_Y8_N8; Fanout = 2; COMB Node = 'instrconunit:inst1|Add0~16'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.304 ns; Loc. = LCCOMB_X9_Y8_N10; Fanout = 2; COMB Node = 'instrconunit:inst1|Add0~18'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.390 ns; Loc. = LCCOMB_X9_Y8_N12; Fanout = 2; COMB Node = 'instrconunit:inst1|Add0~20'
        Info: 7: + IC(0.000 ns) + CELL(0.190 ns) = 1.580 ns; Loc. = LCCOMB_X9_Y8_N14; Fanout = 2; COMB Node = 'instrconunit:inst1|Add0~22'
        Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 2.086 ns; Loc. = LCCOMB_X9_Y8_N16; Fanout = 1; COMB Node = 'instrconunit:inst1|Add0~23'
        Info: 9: + IC(0.374 ns) + CELL(0.366 ns) = 2.826 ns; Loc. = LCCOMB_X9_Y8_N20; Fanout = 1; COMB Node = 'instrconunit:inst1|Add0~28'
        Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 2.934 ns; Loc. = LCFF_X9_Y8_N21; Fanout = 5; REG Node = 'instrconunit:inst1|PC[6]'
        Info: Total cell delay = 2.110 ns ( 71.92 % )
        Info: Total interconnect delay = 0.824 ns ( 28.08 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clock1" to destination register is 2.763 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'clock1'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.273 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'clock1~clkctrl'
            Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.763 ns; Loc. = LCFF_X9_Y8_N21; Fanout = 5; REG Node = 'instrconunit:inst1|PC[6]'
            Info: Total cell delay = 1.796 ns ( 65.00 % )
            Info: Total interconnect delay = 0.967 ns ( 35.00 % )
        Info: - Longest clock path from clock "clock1" to source register is 2.763 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'clock1'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.273 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'clock1~clkctrl'
            Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.763 ns; Loc. = LCFF_X9_Y8_N31; Fanout = 5; REG Node = 'instrconunit:inst1|PC[0]'
            Info: Total cell delay = 1.796 ns ( 65.00 % )
            Info: Total interconnect delay = 0.967 ns ( 35.00 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2]" and destination pin or register "reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2]" for clock "CLK" (Hold time is 5.815 ns)
    Info: + Largest clock skew is 7.193 ns
        Info: + Longest clock path from clock "CLK" to destination register is 10.051 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 21; CLK Node = 'CLK'
            Info: 2: + IC(2.166 ns) + CELL(1.184 ns) = 4.490 ns; Loc. = M4K_X23_Y7; Fanout = 5; MEM Node = 'lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[6]'
            Info: 3: + IC(1.064 ns) + CELL(0.624 ns) = 6.178 ns; Loc. = LCCOMB_X24_Y7_N16; Fanout = 5; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[0]~5'
            Info: 4: + IC(1.024 ns) + CELL(0.614 ns) = 7.816 ns; Loc. = LCCOMB_X27_Y7_N16; Fanout = 1; COMB Node = 'reg4_8:inst3|inst8'
            Info: 5: + IC(0.738 ns) + CELL(0.000 ns) = 8.554 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'reg4_8:inst3|inst8~clkctrl'
            Info: 6: + IC(0.831 ns) + CELL(0.666 ns) = 10.051 ns; Loc. = LCFF_X25_Y6_N3; Fanout = 2; REG Node = 'reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2]'
            Info: Total cell delay = 4.228 ns ( 42.07 % )
            Info: Total interconnect delay = 5.823 ns ( 57.93 % )
        Info: - Shortest clock path from clock "CLK" to source memory is 2.858 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 21; CLK Node = 'CLK'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 63; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.754 ns) + CELL(0.821 ns) = 2.858 ns; Loc. = M4K_X23_Y6; Fanout = 2; MEM Node = 'lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2]'
            Info: Total cell delay = 1.961 ns ( 68.61 % )
            Info: Total interconnect delay = 0.897 ns ( 31.39 % )
    Info: - Micro clock to output delay of source is 0.260 ns
    Info: - Shortest memory to register delay is 1.424 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X23_Y6; Fanout = 2; MEM Node = 'lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|q_b[2]'
        Info: 2: + IC(1.001 ns) + CELL(0.206 ns) = 1.316 ns; Loc. = LCCOMB_X25_Y6_N2; Fanout = 5; COMB Node = 'lpm_mux1:inst11|lpm_mux:lpm_mux_component|mux_smc:auto_generated|result_node[2]~21'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.424 ns; Loc. = LCFF_X25_Y6_N3; Fanout = 2; REG Node = 'reg4_8:inst3|lpm_ff0:inst3|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 0.423 ns ( 29.71 % )
        Info: Total interconnect delay = 1.001 ns ( 70.29 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "Flag:inst6|Flagout[0]" (data pin = "RST", clock pin = "CLK") is 1.446 ns
    Info: + Longest pin to register delay is 4.255 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_27; Fanout = 16; PIN Node = 'RST'
        Info: 2: + IC(1.576 ns) + CELL(0.370 ns) = 3.086 ns; Loc. = LCCOMB_X20_Y6_N14; Fanout = 2; COMB Node = 'Flag:inst6|Flagout[0]~17'
        Info: 3: + IC(0.314 ns) + CELL(0.855 ns) = 4.255 ns; Loc. = LCFF_X20_Y6_N11; Fanout = 3; REG Node = 'Flag:inst6|Flagout[0]'
        Info: Total cell delay = 2.365 ns ( 55.58 % )
        Info: Total interconnect delay = 1.890 ns ( 44.42 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.769 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 21; CLK Node = 'CLK'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 63; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.769 ns; Loc. = LCFF_X20_Y6_N11; Fanout = 3; REG Node = 'Flag:inst6|Flagout[0]'
        Info: Total cell delay = 1.806 ns ( 65.22 % )
        Info: Total interconnect delay = 0.963 ns ( 34.78 % )
Info: tco from clock "CLK" to destination pin "Q1[5]" through register "reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]" is 19.120 ns
    Info: + Longest clock path from clock "CLK" to source register is 9.671 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 21; CLK Node = 'CLK'
        Info: 2: + IC(2.166 ns) + CELL(1.184 ns) = 4.490 ns; Loc. = M4K_X23_Y7; Fanout = 5; MEM Node = 'lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[7]'
        Info: 3: + IC(1.050 ns) + CELL(0.650 ns) = 6.190 ns; Loc. = LCCOMB_X24_Y7_N4; Fanout = 5; COMB Node = 'lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[1]~4'
        Info: 4: + IC(0.394 ns) + CELL(0.544 ns) = 7.128 ns; Loc. = LCCOMB_X24_Y7_N28; Fanout = 1; COMB Node = 'reg4_8:inst3|inst5'
        Info: 5: + IC(1.045 ns) + CELL(0.000 ns) = 8.173 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'reg4_8:inst3|inst5~clkctrl'
        Info: 6: + IC(0.832 ns) + CELL(0.666 ns) = 9.671 ns; Loc. = LCFF_X25_Y7_N27; Fanout = 2; REG Node = 'reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 4.184 ns ( 43.26 % )
        Info: Total interconnect delay = 5.487 ns ( 56.74 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 9.145 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y7_N27; Fanout = 2; REG Node = 'reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[5]'
        Info: 2: + IC(1.995 ns) + CELL(0.624 ns) = 2.619 ns; Loc. = LCCOMB_X24_Y6_N18; Fanout = 1; COMB Node = 'reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~20'
        Info: 3: + IC(1.062 ns) + CELL(0.624 ns) = 4.305 ns; Loc. = LCCOMB_X21_Y6_N26; Fanout = 7; COMB Node = 'reg4_8:inst3|lpm_mux4:inst13|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[5]~21'
        Info: 4: + IC(1.734 ns) + CELL(3.106 ns) = 9.145 ns; Loc. = PIN_114; Fanout = 0; PIN Node = 'Q1[5]'
        Info: Total cell delay = 4.354 ns ( 47.61 % )
        Info: Total interconnect delay = 4.791 ns ( 52.39 % )
Info: th for register "Flag:inst6|Flagout[0]" (data pin = "RST", clock pin = "CLK") is -0.116 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.769 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 21; CLK Node = 'CLK'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 63; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.769 ns; Loc. = LCFF_X20_Y6_N11; Fanout = 3; REG Node = 'Flag:inst6|Flagout[0]'
        Info: Total cell delay = 1.806 ns ( 65.22 % )
        Info: Total interconnect delay = 0.963 ns ( 34.78 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 3.191 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_27; Fanout = 16; PIN Node = 'RST'
        Info: 2: + IC(1.577 ns) + CELL(0.366 ns) = 3.083 ns; Loc. = LCCOMB_X20_Y6_N10; Fanout = 1; COMB Node = 'Flag:inst6|Flagout~18'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.191 ns; Loc. = LCFF_X20_Y6_N11; Fanout = 3; REG Node = 'Flag:inst6|Flagout[0]'
        Info: Total cell delay = 1.614 ns ( 50.58 % )
        Info: Total interconnect delay = 1.577 ns ( 49.42 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Wed Oct 19 22:04:56 2011
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


