QuestaSim qverilog 10.2a Compiler 2013.03 Mar 15 2013
qverilog -f 4-xx_run.f 
-- Compiling package definitions
-- Compiling module alu
-- Importing package definitions
-- Compiling module test
-- Compiling module top

Top level modules:
	top
+ C:\questa_sim_10.2a\win32/vsim -lib work top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt
# vsim -appendlog -do {run -all; quit -f} -l qverilog.log -lib work -c -vopt top 
# ** Note: (vsim-3812) Design is being optimized...
# 
# //  Questa Sim
# //  Version 10.2a win32 Mar 15 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.definitions(fast)
# Loading work.top(fast)
# run -all 
# 
#  out.s_data = -2 (expect -2)
# 
#  out.u_data = 1073741822 (expect 1073741822)
# 
# top.test: *** TEST PASSED ***
# 
# ** Note: $finish    : 4-xx_testbench.sv(40)
#    Time: 3 ns  Iteration: 0  Instance: /top/test
