
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33+67 (git sha1 076c5ceb7, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: bitwise.v
Parsing formal SystemVerilog input from `bitwise.v' to AST representation.
Storing AST representation for module `$abstract\bitwise'.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\bitwise'.
Generating RTLIL representation for module `\bitwise'.

2.2.1. Analyzing design hierarchy..
Top module:  \bitwise

2.2.2. Analyzing design hierarchy..
Top module:  \bitwise
Removing unused module `$abstract\bitwise'.
Removed 1 unused modules.
Module bitwise directly or indirectly contains formal properties -> setting "keep" attribute.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$bitwise.v:34$8 in module bitwise.
Marked 3 switch rules as full_case in process $proc$bitwise.v:19$5 in module bitwise.
Removed a total of 0 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 4 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\bitwise.$proc$bitwise.v:0$33'.
  Set init value: $formal$bitwise.v:44$4_EN = 1'0
Found init rule in `\bitwise.$proc$bitwise.v:0$31'.
  Set init value: $formal$bitwise.v:41$3_EN = 1'0
Found init rule in `\bitwise.$proc$bitwise.v:0$29'.
  Set init value: $formal$bitwise.v:38$2_EN = 1'0
Found init rule in `\bitwise.$proc$bitwise.v:0$27'.
  Set init value: $formal$bitwise.v:35$1_EN = 1'0

2.3.5. Executing PROC_ARST pass (detect async resets in processes).

2.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~6 debug messages>

2.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\bitwise.$proc$bitwise.v:0$33'.
Creating decoders for process `\bitwise.$proc$bitwise.v:0$31'.
Creating decoders for process `\bitwise.$proc$bitwise.v:0$29'.
Creating decoders for process `\bitwise.$proc$bitwise.v:0$27'.
Creating decoders for process `\bitwise.$proc$bitwise.v:34$8'.
     1/8: $0$formal$bitwise.v:35$1_EN[0:0]$10
     2/8: $0$formal$bitwise.v:35$1_CHECK[0:0]$9
     3/8: $0$formal$bitwise.v:38$2_EN[0:0]$12
     4/8: $0$formal$bitwise.v:38$2_CHECK[0:0]$11
     5/8: $0$formal$bitwise.v:41$3_EN[0:0]$14
     6/8: $0$formal$bitwise.v:41$3_CHECK[0:0]$13
     7/8: $0$formal$bitwise.v:44$4_EN[0:0]$16
     8/8: $0$formal$bitwise.v:44$4_CHECK[0:0]$15
Creating decoders for process `\bitwise.$proc$bitwise.v:19$5'.
     1/1: $0\q[7:0]

2.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\bitwise.$formal$bitwise.v:35$1_CHECK' using process `\bitwise.$proc$bitwise.v:34$8'.
  created $dff cell `$procdff$98' with positive edge clock.
Creating register for signal `\bitwise.$formal$bitwise.v:35$1_EN' using process `\bitwise.$proc$bitwise.v:34$8'.
  created $dff cell `$procdff$99' with positive edge clock.
Creating register for signal `\bitwise.$formal$bitwise.v:38$2_CHECK' using process `\bitwise.$proc$bitwise.v:34$8'.
  created $dff cell `$procdff$100' with positive edge clock.
Creating register for signal `\bitwise.$formal$bitwise.v:38$2_EN' using process `\bitwise.$proc$bitwise.v:34$8'.
  created $dff cell `$procdff$101' with positive edge clock.
Creating register for signal `\bitwise.$formal$bitwise.v:41$3_CHECK' using process `\bitwise.$proc$bitwise.v:34$8'.
  created $dff cell `$procdff$102' with positive edge clock.
Creating register for signal `\bitwise.$formal$bitwise.v:41$3_EN' using process `\bitwise.$proc$bitwise.v:34$8'.
  created $dff cell `$procdff$103' with positive edge clock.
Creating register for signal `\bitwise.$formal$bitwise.v:44$4_CHECK' using process `\bitwise.$proc$bitwise.v:34$8'.
  created $dff cell `$procdff$104' with positive edge clock.
Creating register for signal `\bitwise.$formal$bitwise.v:44$4_EN' using process `\bitwise.$proc$bitwise.v:34$8'.
  created $dff cell `$procdff$105' with positive edge clock.
Creating register for signal `\bitwise.\q' using process `\bitwise.$proc$bitwise.v:19$5'.
  created $dff cell `$procdff$106' with positive edge clock.

2.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `bitwise.$proc$bitwise.v:0$33'.
Removing empty process `bitwise.$proc$bitwise.v:0$31'.
Removing empty process `bitwise.$proc$bitwise.v:0$29'.
Removing empty process `bitwise.$proc$bitwise.v:0$27'.
Found and cleaned up 3 empty switches in `\bitwise.$proc$bitwise.v:34$8'.
Removing empty process `bitwise.$proc$bitwise.v:34$8'.
Found and cleaned up 3 empty switches in `\bitwise.$proc$bitwise.v:19$5'.
Removing empty process `bitwise.$proc$bitwise.v:19$5'.
Cleaned up 6 empty switches.

2.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module bitwise.
<suppressed ~2 debug messages>

2.4. Executing FUTURE pass.

2.5. Executing OPT_EXPR pass (perform const folding).
Optimizing module bitwise.

2.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bitwise..
Removed 0 unused cells and 35 unused wires.
<suppressed ~1 debug messages>

2.7. Executing CHECK pass (checking for obvious problems).
Checking module bitwise...
Found and reported 0 problems.

2.8. Executing OPT pass (performing simple optimizations).

2.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bitwise.

2.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bitwise'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bitwise..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bitwise.
Performed a total of 0 changes.

2.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bitwise'.
Removed a total of 0 cells.

2.8.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bitwise..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.8.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module bitwise.

2.8.8. Rerunning OPT passes. (Maybe there is more to do..)

2.8.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bitwise..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

2.8.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bitwise.
Performed a total of 0 changes.

2.8.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bitwise'.
Removed a total of 0 cells.

2.8.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bitwise..

2.8.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module bitwise.

2.8.14. Finished OPT passes. (There is nothing left to do.)

2.9. Executing WREDUCE pass (reducing word size of cells).

2.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bitwise..

2.11. Executing MEMORY_COLLECT pass (generating $mem cells).

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bitwise.

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bitwise'.
Removed a total of 0 cells.

2.12.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bitwise..

2.12.4. Finished fast OPT passes.

2.13. Printing statistics.

=== bitwise ===

   Number of wires:                 42
   Number of wire bits:             77
   Number of public wires:           7
   Number of public wire bits:      21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $and                            1
     $assert                         4
     $dff                            9
     $eq                             2
     $logic_and                      1
     $logic_not                      1
     $mux                           21
     $not                            1

2.14. Executing CHECK pass (checking for obvious problems).
Checking module bitwise...
Found and reported 0 problems.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \bitwise

3.2. Analyzing design hierarchy..
Top module:  \bitwise
Removed 0 unused modules.
Module bitwise directly or indirectly contains formal properties -> setting "keep" attribute.

4. Executing jny backend.

5. Executing RTLIL backend.
Output filename: ../model/design.il

End of script. Logfile hash: ab107c8225, CPU: user 0.04s system 0.02s, MEM: 11.79 MB peak
Yosys 0.33+67 (git sha1 076c5ceb7, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 24% 6x opt_expr (0 sec), 17% 2x hierarchy (0 sec), ...
