# [go back to main content index](https://github.com/c4arl0s/InsideTheMachine#inside-the-machine)

# 0. [Introduction Inside The Machine](https://github.com/c4arl0s/InsideTheMachineGeneralIndex#go-back-to-main-content-index)

0. [Introduction](https://github.com/c4arl0s/1IntroductionInsideTheMachine#1-introduction)

# 1. [Basic Computing Concepts](https://github.com/c4arl0s/1IntroductionInsideTheMachine#1-introduction)

1. [x] [1. The Calculator Model of Computing](https://github.com/c4arl0s/1BasicComputingConceptsInsideTheMachine#--the-calculator-model-of-computing)
2. [x] [2. The File-Clerk Model of Computing](https://github.com/c4arl0s/1BasicComputingConceptsInsideTheMachine#--the-file-clerk-model-of-computing)
	- [x] [The Stored-Program Computer](https://github.com/c4arl0s/1BasicComputingConceptsInsideTheMachine#-the-stored-program-computer)
	- [x] [Refining the File-Clerk Model](https://github.com/c4arl0s/1BasicComputingConceptsInsideTheMachine#-refining-the-file-clerk-model)
3. [x] [3. The Register File](https://github.com/c4arl0s/1BasicComputingConceptsInsideTheMachine#--the-register-file)
4. [x] [4. RAM: When Registers Alone Won’t Cut It](https://github.com/c4arl0s/1BasicComputingConceptsInsideTheMachine#--ram-when-registers-alone-wont-cut-it)
	- [x] [The File-Clerk Model Revisited and Expanded](https://github.com/c4arl0s/1BasicComputingConceptsInsideTheMachine#-the-file-clerk-model-revisited-and-expanded)
	- [x] [An Example: Adding Two Numbers](https://github.com/c4arl0s/1BasicComputingConceptsInsideTheMachine#-an-example-adding-two-numbers)
5. [x] [5. A Closer Look at the Code Stream: The Program](https://github.com/c4arl0s/1BasicComputingConceptsInsideTheMachine#--a-closer-look-at-the-code-stream-the-program)
	- [x] [General Instruction Types](https://github.com/c4arl0s/1BasicComputingConceptsInsideTheMachine#-general-instruction-types)
    + [x] [Arithmetic Instructions](https://github.com/c4arl0s/1BasicComputingConceptsInsideTheMachine#arithmetic-instructions)
    + [x] [Memory-access instructions](https://github.com/c4arl0s/1BasicComputingConceptsInsideTheMachine#memory-access-instructions)
    - [x] [The DLW-1’s Basic Architecture and Arithmetic Instruction Format](https://github.com/c4arl0s/1BasicComputingConceptsInsideTheMachine#-the-dlw-1s-basic-architecture-and-arithmetic-instruction-format)
    - [x] [The DLW-1's Arithmetic Instructions Format](https://github.com/c4arl0s/1BasicComputingConceptsInsideTheMachine#--the-dlw-1s-arithmetic-instructions-format)
    - [x] [The DLW-1's Memory Instruction Format](https://github.com/c4arl0s/1BasicComputingConceptsInsideTheMachine#--the-dlw-1s-memory-instruction-format)
    - [x] [An example DLW-1 Program](https://github.com/c4arl0s/1BasicComputingConceptsInsideTheMachine#--an-example-dlw-1-program)
6. [x] [6. A Closer Look at Memory Accesses: Register vs. Immediate](https://github.com/c4arl0s/1BasicComputingConceptsInsideTheMachine#--a-closer-look-at-memory-accesses-register-vs-immediate)
	- [x] [Immediate Values](https://github.com/c4arl0s/1BasicComputingConceptsInsideTheMachine#-immediate-values)
	- [x] [Register-Relative Addressing](https://github.com/c4arl0s/1BasicComputingConceptsInsideTheMachine#-register-relative-addressing)

# 2. [The Mechanics Of Program Execution](https://github.com/c4arl0s/2TheMechanicsOfProgramExecutionInsideTheMachine#2-the-mechanics-of-program-execution)

1. [x] [1. Opcodes and Machine Language](https://github.com/c4arl0s/2TheMechanicsOfProgramExecutionInsideTheMachine#--opcodes-and-machine-language)
    - [x] [Machine Language on the DLW-1](https://github.com/c4arl0s/2TheMechanicsOfProgramExecutionInsideTheMachine#-machine-language-on-the-dlw-1)
    - [x] [Binary Encoding of Arithmetic Instructions](https://github.com/c4arl0s/2TheMechanicsOfProgramExecutionInsideTheMachine#-binary-encoding-of-arithmetic-instructions)
    - [x] [Binary Encoding of Memory Access Instructions](https://github.com/c4arl0s/2TheMechanicsOfProgramExecutionInsideTheMachine#-binary-encoding-of-memory-access-instructions)
    - [x] [The Load Instruction](https://github.com/c4arl0s/2TheMechanicsOfProgramExecutionInsideTheMachine#the-load-instruction)
    - [x] [The store instruction](https://github.com/c4arl0s/2TheMechanicsOfProgramExecutionInsideTheMachine#the-store-instruction)
	- [x] [Translating an Example Program into Machine Language](https://github.com/c4arl0s/2TheMechanicsOfProgramExecutionInsideTheMachine#-translating-an-example-program-into-machine-language) 
2. [x] [2. The Programming Model and the ISA](https://github.com/c4arl0s/2TheMechanicsOfProgramExecutionInsideTheMachine#--the-programming-model-and-the-isa) 
	- [x] [The Programming Model](https://github.com/c4arl0s/2TheMechanicsOfProgramExecutionInsideTheMachine#-the-programming-model)
	- [x] [The Instruction Register and Program Counter](https://github.com/c4arl0s/2TheMechanicsOfProgramExecutionInsideTheMachine#-the-instruction-register-and-program-counter) 
    - [x] [The Instruction Fetch: Loading the Instruction Register](https://github.com/c4arl0s/2TheMechanicsOfProgramExecutionInsideTheMachine#-the-instruction-fetch-loading-the-instruction-register) 
    - [x] [Running a Simple Program: The Fetch-Execute Loop](https://github.com/c4arl0s/2TheMechanicsOfProgramExecutionInsideTheMachine#-running-a-simple-program-the-fetch-execute-loop) 
3. [x] [3. The Clock](https://github.com/c4arl0s/2TheMechanicsOfProgramExecutionInsideTheMachine#--the-clock)
4. [x] [4. Branch Instructions](https://github.com/c4arl0s/2TheMechanicsOfProgramExecutionInsideTheMachine#--branch-instructions) 
	- [x] [Unconditional Branch](https://github.com/c4arl0s/2TheMechanicsOfProgramExecutionInsideTheMachine#-unconditional-branch) 
	- [x] [Conditional Branch](https://github.com/c4arl0s/2TheMechanicsOfProgramExecutionInsideTheMachine#-conditional-branch) 
    - [x] [Branch Instructions and the Fetch-Execute Loop](https://github.com/c4arl0s/2TheMechanicsOfProgramExecutionInsideTheMachine#--branch-instructions-and-the-fetch-execute-loop)
    - [x] [The Branch Instruction as a Special Type of Load](https://github.com/c4arl0s/2TheMechanicsOfProgramExecutionInsideTheMachine#--the-branch-instruction-as-a-special-type-of-load)
    - [x] [Branch Instructions and Labels](https://github.com/c4arl0s/2TheMechanicsOfProgramExecutionInsideTheMachine#--branch-instructions-and-labels)
5. [x] [5. Excursus: Booting Up](https://github.com/c4arl0s/2TheMechanicsOfProgramExecutionInsideTheMachine#--excursus-booting-up) 

# 3. [Pipelined Execution](https://github.com/c4arl0s/3PipelinedExecutionInsideTheMachine#4-pipelined-execution)

1. [x] [1. The Lifecycle of an Instruction](https://github.com/c4arl0s/4PipelinedExecutionInsideTheMachine#--the-lifecycle-of-an-instruction)
2. [x] [2. Basic Instruction Flow](https://github.com/c4arl0s/4PipelinedExecutionInsideTheMachine#--basic-instruction-flow)
3. [x] [3. Pipelining Explained](https://github.com/c4arl0s/4PipelinedExecutionInsideTheMachine#--pipelining-explained)
4. [x] [4. Applying the Analogy](https://github.com/c4arl0s/4PipelinedExecutionInsideTheMachine#--applying-the-analogy)
    - [x] [A Non-Pipelined Processor](https://github.com/c4arl0s/4PipelinedExecutionInsideTheMachine#-a-non-pipelined-processor) 
    - [x] [A Pipelined Processor](https://github.com/c4arl0s/4PipelinedExecutionInsideTheMachine#-a-pipelined-processor)
    - [x] [Shrink the clock](https://github.com/c4arl0s/4PipelinedExecutionInsideTheMachine#-shrink-the-clock)
    - [x] [Shrinking Program Execution Time](https://github.com/c4arl0s/4PipelinedExecutionInsideTheMachine#-shrinking-program-execution-time)
    - [x] [The Speedup from Pipelining](https://github.com/c4arl0s/4PipelinedExecutionInsideTheMachine#-the-speedup-from-pipelining) 
    - [x] [Program Execution Time and Completion Rate](https://github.com/c4arl0s/4PipelinedExecutionInsideTheMachine#-program-execution-time-and-completion-rate)
    - [x] [The Relationship Between Completion Rate and Program Execution Time](https://github.com/c4arl0s/4PipelinedExecutionInsideTheMachine#-the-relationship-between-completion-rate-and-program-execution-time)
    - [x] [Instruction Throughput and Pipeline Stalls](https://github.com/c4arl0s/4PipelinedExecutionInsideTheMachine#-instruction-throughput-and-pipeline-stalls)
    - [x] [Instruction Throughput](https://github.com/c4arl0s/4PipelinedExecutionInsideTheMachine#-instruction-throughput)
    - [x] [Maximum theorical instruction throughput](https://github.com/c4arl0s/4PipelinedExecutionInsideTheMachine#-maximum-theorical-instruction-throughput)
    - [x] [Average instruction thoughput](https://github.com/c4arl0s/4PipelinedExecutionInsideTheMachine#-average-instruction-thoughput)
    - [x] [Pipeline Stalls](https://github.com/c4arl0s/4PipelinedExecutionInsideTheMachine#-pipeline-stalls)
    - [x] [Instruction Latency and Pipeline Stalls](https://github.com/c4arl0s/4PipelinedExecutionInsideTheMachine#-instruction-latency-and-pipeline-stalls)
    - [x] [Limits to Pipelining](https://github.com/c4arl0s/4PipelinedExecutionInsideTheMachine#-limits-to-pipelining)
    - [x] [Clock Period and Completion Rate](https://github.com/c4arl0s/4PipelinedExecutionInsideTheMachine#-clock-period-and-completion-rate)
    - [x] [The Cost of Pipelining](https://github.com/c4arl0s/4PipelinedExecutionInsideTheMachine#-the-cost-of-pipelining)

# 4. [Super Escalar Execution](https://github.com/c4arl0s/4SuperscalarExecution#0-super-escalar-execution---intro)

0. [x] [0. Super Escalar Execution - Intro](https://github.com/c4arl0s/4SuperscalarExecution#0-super-escalar-execution---intro)
1. [x] [1. Superscalar Computing and IPC (Instruction Per Cycle)](https://github.com/c4arl0s/4SuperscalarExecution#1-superscalar-computing-and-ipc-and-instruction-per-cycle)
2. [x] [2. Expanding Superscalar Processing with Execution Units](https://github.com/c4arl0s/4SuperscalarExecution#2-expanding-superscalar-processing-with-execution-units)
3. [x] [3. Basic Number Formats and Computer Arithmetic](https://github.com/c4arl0s/4SuperscalarExecution#3-basic-number-formats-and-computer-arithmetic)
4. [x] [4. Arithmetic Logic Units](https://github.com/c4arl0s/4SuperscalarExecution#4-arithmetic-logic-units)
5. [x] [5. Memory-Access Units](https://github.com/c4arl0s/4SuperscalarExecution#5-memory-access-units)
6. [x] [6. Microarchitecture and the ISA](https://github.com/c4arl0s/4SuperscalarExecution#6-microarchitecture-and-the-isa)
7. [x] [7. A Brief History of the ISA](https://github.com/c4arl0s/4SuperscalarExecution#7-a-brief-history-of-the-isa)
8. [x] [8. Moving Complexity from Hardware to Software](https://github.com/c4arl0s/4SuperscalarExecution#8-moving-complexity-from-hardware-to-software)
9. [x] [9. Challenges to Pipelining and Superscalar Design](https://github.com/c4arl0s/4SuperscalarExecution#9-challenges-to-pipelining-and-superscalar-design)
10. [x] [10. Data Hazards](https://github.com/c4arl0s/4SuperscalarExecution#10-data-hazards)
11. [x] [11. Structural Hazards](https://github.com/c4arl0s/4SuperscalarExecution#11-structural-hazards)
12. [x] [12. The Register File](https://github.com/c4arl0s/4SuperscalarExecution#12-the-register-file)
13. [x] [13. Control Hazards](https://github.com/c4arl0s/4SuperscalarExecution#13-control-hazards)

# 5. [The Intel Pentium And Pentium Pro](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#5-the-intel-pentium-and-pentium-pro)

1. [x] [1. The Original Pentium](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#1-the-original-pentium)
2. [x] [2. Caches](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#2-caches)
3. [x] [3. The Pentium’s Pipeline](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#3-the-pentiums-pipeline)
4. [x] [4. The Branch Unit and Branch Prediction](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#4-the-branch-unit-and-branch-prediction)
5. [x] [5. The Pentium’s Back End](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#5-the-pentiums-back-end)
6. [x] [6. The Integer ALUs](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#6-the-integer-alus)
7. [x] [7. The Floating-Point ALU](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#7-the-floating-point-alu)
8. [x] [8. x86 Overhead on the Pentium](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#8-x86-overhead-on-the-pentium)
9. [x] [9. Summary: The Pentium in Historical Context](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#9-summary-the-pentium-in-historical-context)
10. [x] [10. The Intel P6 Microarchitecture: The Pentium Pro](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#10-the-intel-p6-microarchitecture-the-pentium-pro)
11. [x] [11. Decoupling the Front End from the Back End](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#11-decoupling-the-front-end-from-the-back-end)
12. [x] [12. The Issue Phase](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#12-the-issue-phase)
13. [x] [13. The Completion Phase](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#13-the-completion-phase)
14. [x] [14. The P6’s Issue Phase: The Reservation Station](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#14-the-p6s-issue-phase-the-reservation-station)
15. [x] [15. The P6’s Completion Phase: The Reorder Buffer](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#15-the-p6s-completion-phase-the-reorder-buffer)
16. [x] [16. The Instruction Window](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#16-the-instruction-window)
17. [x] [17. The P6 Pipeline](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#17-the-p6-pipeline)
18. [x] [18. BTB access and instruction fetch](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#18-btb-access-and-instruction-fetch)
19. [x] [19. Decode](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#19-decode)
20. [x] [20. Register rename](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#20-register-rename)
21. [x] [21. Write to RS](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#21-write-to-rs)
22. [x] [22. Read from RS](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#22-read-from-rs)
23. [x] [23. Execute](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#23-execute)
24. [x] [24. Commit](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#24-commit)
25. [x] [25. Branch Prediction on the P6](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#25-branch-prediction-on-the-p6)
26. [x] [26. The P6 Back End](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#26-the-p6-back-end)
27. [x] [27. CISC, RISC, and Instruction Set Translation](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#27-cisc-risc-and-instruction-set-translation) [cool! explanation about ISA, CISC and RISC]
28. [x] [28. The P6 Microarchitecture’s Instruction Decoding Unit](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#28-the-p6-microarchitectures-instruction-decoding-unit)
29. [x] [29. The Cost of x86 Legacy Support on the P6](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#29-the-cost-of-x86-legacy-support-on-the-p6)
30. [x] [30. Summary: The P6 Microarchitecture in Historical Context](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#30-summary-the-p6-microarchitecture-in-historical-context)
31. [x] [31. The Pentium Pro](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#31-the-pentium-pro)
32. [x] [32. The Pentium II](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#32-the-pentium-ii)
33. [x] [33. The Pentium III](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#33-the-pentium-iii)
34. [x] [34. Conclusion](https://github.com/c4arl0s/5TheIntelPentiumAndPentiumPro#34-conclusion)

# 6. [PowerPC Processors: 600 Series, 700 Series, And 7400 - Content](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#6-powerpc-processors-600-series-700-series-and-7400)

1. [x] [1. A Brief History of PowerPC](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#1-a-brief-history-of-powerpc)
2. [x] [2. The PowerPC 601](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#2-the-powerpc-601)
    - [The 601's Pipeline and Front End](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--the-601s-pipeline-and-front-end)
    - [The PowerPC Instruction Queue](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--the-powerpc-instruction-queue)
    - [Instruction Scheduling on the 601](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--instruction-scheduling-on-the-601)
    - [The 601's Back End](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--the-601s-back-end)
       * [The Integer Unit](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--the-integer-unit)
       * [The Floating-Point Unit](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--the-floating-point-unit)
       * [The Branch Execution Unit](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--the-branch-execution-unit)
      * [The Sequencer Unit](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--the-sequencer-unit)
    - [Latency and Throughput Revised](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--latency-and-throughput-revised)
    - [Summary: The 601 in Historical Context](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--summary-the-601-in-historical-context)
3. [x] [3. The PowerPC 603 and 603e](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#3-the-powerpc-603-and-603e)
    - [The 603e's Back End](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--the-603es-back-end)
    - [The 603e's Front End, Instruction Window, and Branch Prediction](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--the-603es-front-end-instruction-window-and-branch-prediction)
    - [Summary: The 603 and 603e in Historical Context](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--summary-the-603-and-603e-in-historical-context)
4. [x] [4. The PowerPC 604](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#4-the-powerpc-604)
    - [The 604's Pipeline and Back End](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--the-604s-pipeline-and-back-end)
    - [The 604's Front End and Instruction Window](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--the-604s-front-end-and-instruction-window)
    - [The Issue Phase: The 604's Reservation Stations](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--the-issue-phase-the-604s-reservation-stations)
    - [The Four Rules of Instruction Dispatch](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--the-four-rules-of-instruction-dispatch)
    - [The in-order dispatch rule](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--the-in-order-dispatch-rule)
    - [The issue buffer/execution unit availability rule](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--the-issue-bufferexecution-unit-availability-rule)
    - [The completion buffer availability rule](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--the-completion-buffer-availability-rule)
    - [The rename register availability rule](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--the-rename-register-availability-rule)
   [The Completion Phase: The 604's Reorder Buffer](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#the-completion-phase-the-604s-reorder-buffer)
    - [Summary: The 604 in Historical Context](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--summary-the-604-in-historical-context)
5. [x] [5. The PowerPC 604e](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#5-the-powerpc-604e)
6. [x] [6. The PowerPC 750 (aka the G3)](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#6-the-powerpc-750-aka-the-g3)
    - [The 750's Front End, Instruction Window, and Branch Instruction](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--the-750s-front-end-instruction-window-and-branch-instruction)
    - [Summary: The PowerPC 750 in Historical Context](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--summary-the-powerpc-750-in-historical-context)
7. [x] [7. The PowerPC 7400 (aka the G4)](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#7-the-powerpc-7400-aka-the-g4)
    - [The G4's Vector Unit](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--the-g4s-vector-unit)
    - [Summary: The PowerPC G4 in Historical Context](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#--summary-the-powerpc-g4-in-historical-context)
8. [x] [8. Conclusion](https://github.com/c4arl0s/6PowerPCProcessors600Series700SeriesAnd7400#8-conclusion)

# 7. [Intel's Pentium 4 vs Motorola's G4e - Approaches And Design Philosophies - Content](https://github.com/c4arl0s/7IntelsPentium4vsMotorolasG4e-ApproachesAndDesignPhilosophies#7-intels-pentium-4-vs-motorola-s-g4e---approaches-and-design-philosophies)

1. [x] [1. The Pentium 4’s Speed Addiction](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#1-the-pentium-4s-speed-addiction)
2. [x] [2. The General Approaches and Design Philosophies of the Pentium 4 and G4e](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#2-The-General-Approaches-and-Design-Philosophies-of-the-Pentium-4-and-G4e)
3. [x] [3. An Overview of the G4e’s Architecture and Pipeline](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#3-an-overview-of-the-g4es-architecture-and-pipeline)
4. [x] [4. Stages 1 and 2: Instruction Fetch](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#4-Stages-1-and-2-Instruction-Fetch)
5. [x] [5. Stage 3: Decode/Dispatch](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#5-Stage-3-DecodeDispatch)
6. [x] [6. Stage 4: Issue](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#6-Stage-4-Issue)
7. [x] [7. Stage 5: Execute](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#7-Stage-5-Execute)
8. [x] [8. Stages 6 and 7: Complete and Write-Back](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#8-Stages-6-and-7-Complete-and-Write-Back)
9. [x] [9. Branch Prediction on the G4e and Pentium 4](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#9-Branch-Prediction-on-the-G4e-and-Pentium-4)
10. [x] [10. An Overview of the Pentium 4’s Architecture](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#10-an-overview-of-the-pentium-4s-architecture)
11. [x] [11. Expanding the Instruction Window](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#11-Expanding-the-Instruction-Window)
12. [ ] [12. The Trace Cache](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#12-The-Trace-Cache)
13. [ ] [13. Shortening Instruction Execution Time](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#13-Shortening-Instruction-Execution-Time)
14. [ ] [14. The Trace Cache’s Operation](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#14-the-trace-caches-operation)
15. [ ] [15. An Overview of the Pentium 4’s Pipeline](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#15-an-overview-of-the-pentium-4s-pipeline)
16. [ ] [16. Stages 1 and 2: Trace Cache Next Instruction Pointer](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#16-Stages-1-and-2-Trace-Cache-Next-Instruction-Pointer)
17. [ ] [17. Stages 3 and 4: Trace Cache Fetch](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#17-Stages-3-and-4-Trace-Cache-Fetch)
18. [ ] [18. Stage 5: Drive](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#18-Stage-5-Drive)
19. [ ] [19. Stages 6 Through 8: Allocate and Rename (ROB)](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#19-Stages-6-Through-8-Allocate-and-Rename-ROB)
20. [ ] [20. Stage 9: Queue](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#20-Stage-9-Queue)
21. [ ] [21. Stages 10 Through 12: Schedule](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#21-Stages-10-Through-12-Schedule)
22. [ ] [22. Stages 13 and 14: Issue](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#22-Stages-13-and-14-Issue)
23. [ ] [23. Stages 15 and 16: Register Files](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#23-Stages-15-and-16-Register-Files)
24. [ ] [24. Stage 17: Execute](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#24-Stage-17-Execute)
25. [ ] [25. Stage 18: Flags](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#25-Stage-18-Flags)
26. [ ] [26. Stage 19: Branch Check](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#26-Stage-19-Branch-Check)
27. [ ] [27. Stage 20: Drive](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#27-Stage-20-Drive)
28. [ ] [28. Stages 21 and Onward: Complete and Commit](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#28-Stages-21-and-Onward-Complete-and-Commit)
29. [ ] [29. The Pentium 4’s Instruction Window](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#29-the-pentium-4s-instruction-window)
30. [ ] [30. Summary.](https://github.com/c4arl0s/7intelspentium4vsmotorolasg4e-approachesanddesignphilosophies#30-Summary)

# 8. [64-bit Computing and x86-64](https://github.com/c4arl0s/64-Bit_Computing_and_x86-64#64-bit-computing-and-x86-64)

1. [x] [1. Intel’s IA-64 and AMD’s x86-64](https://github.com/c4arl0s/64-Bit_Computing_and_x86-64#1-intels-ia-64-and-amds-x86-64)
2. [x] [2. Why 64 Bits?](https://github.com/c4arl0s/64-Bit_Computing_and_x86-64#2-why-64-bits)
3. [x] [3. What Is 64-Bit Computing?](https://github.com/c4arl0s/64-Bit_Computing_and_x86-64#3-what-is-64-bit-computing)
4. [x] [4. Current 64-Bit Applications](https://github.com/c4arl0s/64-Bit_Computing_and_x86-64#4-current-64-bit-applications)
    - [x] [Dynamic Range](https://github.com/c4arl0s/64-Bit_Computing_and_x86-64#--dynamic-range)
    - [x] [The Benefits of Increased Dynamic Range, or, How the Existing 64-Bit Computing Market Uses 64-Bit Integers](https://github.com/c4arl0s/64-Bit_Computing_and_x86-64#--the-benefits-of-increased-dynamic-range-or-how-the-existing-64-bit-computing-market-uses-64-bit-integers)
    - [x] [Virtual Address Space vs. Physical Address Space](https://github.com/c4arl0s/64-Bit_Computing_and_x86-64#--virtual-address-space-vs-physical-address-space)
    - [x] [The Benefits of a 64-Bit Address](https://github.com/c4arl0s/64-Bit_Computing_and_x86-64#--the-benefits-of-a-64-bit-address)
5. [x] [5. The 64-Bit Alternative: x86-64](https://github.com/c4arl0s/64-Bit_Computing_and_x86-64#5-the-64-bit-alternative-x86-64)
    - [x] [Extended Registers](https://github.com/c4arl0s/64-Bit_Computing_and_x86-64#--extended-registers)
    - [x] [More Registers](https://github.com/c4arl0s/64-Bit_Computing_and_x86-64#--more-registers)
    - [x] [Switching Modes](https://github.com/c4arl0s/64-Bit_Computing_and_x86-64#--switching-modes)
    - [x] [Out with the Old](https://github.com/c4arl0s/64-Bit_Computing_and_x86-64#--out-with-the-old)
6. [x] [6. Conclusion](https://github.com/c4arl0s/64-Bit_Computing_and_x86-64#6-conclusion)

# 11. [Understanding Caching And Performance](https://github.com/c4arl0s/11UnderstandingCachingAndPerformance#11-understanding-caching-and-performance)

1. [x] [1. Caching Basics](https://github.com/c4arl0s/11understandingcachingandperformance#1-Caching-Basics)
2. [x] [2. The Level 1 Cache](https://github.com/c4arl0s/11understandingcachingandperformance#2-The-Level-1-Cache)
3. [x] [3. The Level 2 Cache](https://github.com/c4arl0s/11understandingcachingandperformance#3-The-Level-2-Cache)
4. [x] [4. Example: A Byte’s Brief Journey Through the Memory Hierarchy](https://github.com/c4arl0s/11understandingcachingandperformance#4-Example-A-Bytes-Brief-Journey-Through-the-Memory-Hierarchy)
5. [x] [5. Cache Misses](https://github.com/c4arl0s/11understandingcachingandperformance#5-Cache-Misses)
6. [x] [6. Locality of Reference](https://github.com/c4arl0s/11understandingcachingandperformance#6-Locality-of-Reference)
7. [x] [7. Spatial Locality of Data](https://github.com/c4arl0s/11understandingcachingandperformance#7-Spatial-Locality-of-Data)
8. [x] [8. Spatial Locality of Code](https://github.com/c4arl0s/11understandingcachingandperformance#8-Spatial-Locality-of-Code)
9. [x] [9. Temporal Locality of Code and Data](https://github.com/c4arl0s/11understandingcachingandperformance#9-Temporal-Locality-of-Code-and-Data)
10. [x] [10. Locality: Conclusions](https://github.com/c4arl0s/11understandingcachingandperformance#10-Locality-Conclusions)
11. [x] [11. Cache Organization: Blocks and Block Frames](https://github.com/c4arl0s/11understandingcachingandperformance#11-Cache-Organization-Blocks-and-Block-Frames)
12. [x] [12. Tag RAM](https://github.com/c4arl0s/11understandingcachingandperformance#12-Tag-RAM)
13. [x] [13. Fully Associative Mapping](https://github.com/c4arl0s/11understandingcachingandperformance#13-Fully-Associative-Mapping)
14. [x] [14. Direct Mapping](https://github.com/c4arl0s/11understandingcachingandperformance#14-Direct-Mapping)
15. [x] [15. N-Way Set Associative Mapping](https://github.com/c4arl0s/11understandingcachingandperformance#15-N-Way-Set-Associative-Mapping)
16. [x] [16. Four-Way Set Associative Mapping](https://github.com/c4arl0s/11understandingcachingandperformance#16-Four-Way-Set-Associative-Mapping)
17. [x] [17. Two-Way Set Associative Mapping](https://github.com/c4arl0s/11understandingcachingandperformance#17-Two-Way-Set-Associative-Mapping)
18. [x] [18. Two-Way vs. Direct-Mapped](https://github.com/c4arl0s/11understandingcachingandperformance#18-Two-Way-vs-Direct-Mapped)
19. [x] [19. Two-Way vs. Four-Way](https://github.com/c4arl0s/11understandingcachingandperformance#19-Two-Way-vs-Four-Way)
20. [x] [20. Associativity: Conclusions](https://github.com/c4arl0s/11understandingcachingandperformance#20-Associativity-Conclusions)
21. [x] [21. Temporal and Spatial Locality Revisited: Replacement/Eviction Policies and Block Sizes](https://github.com/c4arl0s/11understandingcachingandperformance#21-Temporal-and-Spatial-Locality-Revisited-ReplacementEviction-Policies-and-Block-Sizes)
22. [x] [22. Types of Replacement/Eviction Policies](https://github.com/c4arl0s/11understandingcachingandperformance#22-types-of-ReplacementEviction-Policies)
23. [x] [23. Block Sizes](https://github.com/c4arl0s/11understandingcachingandperformance#23-Block-Sizes)
24. [x] [24. Write Policies: Write-Through vs. Write-Back](https://github.com/c4arl0s/11understandingcachingandperformance#24-Write-Policies-Write-Through-vs-Write-Back)
25. [ ] [25. Conclusions](https://github.com/c4arl0s/11understandingcachingandperformance#25-Conclusions)
