

================================================================
== Vivado HLS Report for 'im2col_2d_cl'
================================================================
* Date:           Mon Mar  1 22:17:05 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.605|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  113|  209|  113|  209|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  112|  208|  14 ~ 26 |          -|          -|     8|    no    |
        | + Loop 1.1      |   12|   24|  6 ~ 12  |          -|          -|     2|    no    |
        |  ++ Loop 1.1.1  |    4|   10|   2 ~ 5  |          -|          -|     2|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / (!tmp_s)
	2  / (tmp_s)
4 --> 
	5  / (!tmp_42 & !tmp_40 & tmp_44)
	8  / (!tmp_42 & !tmp_44) | (!tmp_42 & tmp_40)
	3  / (tmp_42)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%col_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %col)" [firmware/nnet_utils/nnet_conv2d_large.h:152]   --->   Operation 9 'read' 'col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%row_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %row)" [firmware/nnet_utils/nnet_conv2d_large.h:152]   --->   Operation 10 'read' 'row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%row_cast = zext i4 %row_read to i5" [firmware/nnet_utils/nnet_conv2d_large.h:161]   --->   Operation 11 'zext' 'row_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%col_cast = zext i4 %col_read to i5" [firmware/nnet_utils/nnet_conv2d_large.h:166]   --->   Operation 12 'zext' 'col_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %.loopexit23" [firmware/nnet_utils/nnet_conv2d_large.h:158]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%p_0106_rec = phi i4 [ 0, %0 ], [ %p_rec, %.loopexit23.loopexit ]" [firmware/nnet_utils/nnet_conv2d_large.h:158]   --->   Operation 14 'phi' 'p_0106_rec' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%index = phi i6 [ 0, %0 ], [ %index_3, %.loopexit23.loopexit ]"   --->   Operation 15 'phi' 'index' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%channel = phi i4 [ -8, %0 ], [ %channel_1, %.loopexit23.loopexit ]"   --->   Operation 16 'phi' 'channel' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_0106_rec_cast_cast = zext i4 %p_0106_rec to i8" [firmware/nnet_utils/nnet_conv2d_large.h:158]   --->   Operation 17 'zext' 'p_0106_rec_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.73ns)   --->   "%channel_1 = add i4 %channel, -1" [firmware/nnet_utils/nnet_conv2d_large.h:158]   --->   Operation 18 'add' 'channel_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.30ns)   --->   "%tmp = icmp eq i4 %channel, 0" [firmware/nnet_utils/nnet_conv2d_large.h:158]   --->   Operation 19 'icmp' 'tmp' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.73ns)   --->   "%p_rec = add i4 %p_0106_rec, 1" [firmware/nnet_utils/nnet_conv2d_large.h:158]   --->   Operation 21 'add' 'p_rec' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp, label %9, label %1" [firmware/nnet_utils/nnet_conv2d_large.h:158]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.82ns)   --->   "%index_3 = add i6 %index, 4" [firmware/nnet_utils/nnet_conv2d_large.h:164]   --->   Operation 23 'add' 'index_3' <Predicate = (!tmp)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "br label %.loopexit" [firmware/nnet_utils/nnet_conv2d_large.h:160]   --->   Operation 24 'br' <Predicate = (!tmp)> <Delay = 1.76>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_large.h:178]   --->   Operation 25 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.28>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%index_1 = phi i6 [ %index, %1 ], [ %tmp_39, %.loopexit.loopexit ]" [firmware/nnet_utils/nnet_conv2d_large.h:164]   --->   Operation 26 'phi' 'index_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_row = phi i2 [ 0, %1 ], [ %kernel_row_1, %.loopexit.loopexit ]"   --->   Operation 27 'phi' 'kernel_row' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_row_cast = zext i2 %kernel_row to i5" [firmware/nnet_utils/nnet_conv2d_large.h:160]   --->   Operation 28 'zext' 'kernel_row_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.95ns)   --->   "%tmp_s = icmp eq i2 %kernel_row, -2" [firmware/nnet_utils/nnet_conv2d_large.h:160]   --->   Operation 29 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 30 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.56ns)   --->   "%kernel_row_1 = add i2 %kernel_row, 1" [firmware/nnet_utils/nnet_conv2d_large.h:160]   --->   Operation 31 'add' 'kernel_row_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.loopexit23.loopexit, label %2" [firmware/nnet_utils/nnet_conv2d_large.h:160]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.73ns)   --->   "%input_row = add i5 %kernel_row_cast, %row_cast" [firmware/nnet_utils/nnet_conv2d_large.h:161]   --->   Operation 33 'add' 'input_row' <Predicate = (!tmp_s)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.82ns)   --->   "%tmp_39 = add i6 %index_1, 2" [firmware/nnet_utils/nnet_conv2d_large.h:164]   --->   Operation 34 'add' 'tmp_39' <Predicate = (!tmp_s)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.36ns)   --->   "%tmp_40 = icmp ugt i5 %input_row, 13" [firmware/nnet_utils/nnet_conv2d_large.h:163]   --->   Operation 35 'icmp' 'tmp_40' <Predicate = (!tmp_s)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %input_row, i7 0)" [firmware/nnet_utils/nnet_conv2d_large.h:169]   --->   Operation 36 'bitconcatenate' 'p_shl' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl9 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %input_row, i4 0)" [firmware/nnet_utils/nnet_conv2d_large.h:169]   --->   Operation 37 'bitconcatenate' 'p_shl9' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i9 %p_shl9 to i12" [firmware/nnet_utils/nnet_conv2d_large.h:169]   --->   Operation 38 'zext' 'p_shl9_cast' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.54ns)   --->   "%tmp_41 = sub i12 %p_shl, %p_shl9_cast" [firmware/nnet_utils/nnet_conv2d_large.h:169]   --->   Operation 39 'sub' 'tmp_41' <Predicate = (!tmp_s)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.76ns)   --->   "br label %3" [firmware/nnet_utils/nnet_conv2d_large.h:162]   --->   Operation 40 'br' <Predicate = (!tmp_s)> <Delay = 1.76>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %.loopexit23"   --->   Operation 41 'br' <Predicate = (tmp_s)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.60>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%index_2 = phi i6 [ %index_1, %2 ], [ %index_4, %8 ]" [firmware/nnet_utils/nnet_conv2d_large.h:164]   --->   Operation 42 'phi' 'index_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_col = phi i2 [ 0, %2 ], [ %kernel_col_1, %8 ]"   --->   Operation 43 'phi' 'kernel_col' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_col_cast = zext i2 %kernel_col to i5" [firmware/nnet_utils/nnet_conv2d_large.h:162]   --->   Operation 44 'zext' 'kernel_col_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.95ns)   --->   "%tmp_42 = icmp eq i2 %kernel_col, -2" [firmware/nnet_utils/nnet_conv2d_large.h:162]   --->   Operation 45 'icmp' 'tmp_42' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 46 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.56ns)   --->   "%kernel_col_1 = add i2 %kernel_col, 1" [firmware/nnet_utils/nnet_conv2d_large.h:162]   --->   Operation 47 'add' 'kernel_col_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp_42, label %.loopexit.loopexit, label %4" [firmware/nnet_utils/nnet_conv2d_large.h:162]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %tmp_40, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i, label %5" [firmware/nnet_utils/nnet_conv2d_large.h:163]   --->   Operation 49 'br' <Predicate = (!tmp_42)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.73ns)   --->   "%input_col = add i5 %col_cast, %kernel_col_cast" [firmware/nnet_utils/nnet_conv2d_large.h:166]   --->   Operation 50 'add' 'input_col' <Predicate = (!tmp_42 & !tmp_40)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (1.36ns)   --->   "%tmp_44 = icmp ult i5 %input_col, 14" [firmware/nnet_utils/nnet_conv2d_large.h:167]   --->   Operation 51 'icmp' 'tmp_44' <Predicate = (!tmp_42 & !tmp_40)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_45 = zext i6 %index_2 to i64" [firmware/nnet_utils/nnet_conv2d_large.h:169]   --->   Operation 52 'zext' 'tmp_45' <Predicate = (!tmp_42 & !tmp_40)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp_44, label %6, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35" [firmware/nnet_utils/nnet_conv2d_large.h:167]   --->   Operation 53 'br' <Predicate = (!tmp_42 & !tmp_40)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%data_col_V_addr_2 = getelementptr [32 x i14]* %data_col_V, i64 0, i64 %tmp_45" [firmware/nnet_utils/nnet_conv2d_large.h:172]   --->   Operation 54 'getelementptr' 'data_col_V_addr_2' <Predicate = (!tmp_42 & !tmp_40 & !tmp_44)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.32ns)   --->   "store i14 0, i14* %data_col_V_addr_2, align 2" [firmware/nnet_utils/nnet_conv2d_large.h:172]   --->   Operation 55 'store' <Predicate = (!tmp_42 & !tmp_40 & !tmp_44)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 32> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 56 'br' <Predicate = (!tmp_42 & !tmp_40 & !tmp_44)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i5 %input_col to i4" [firmware/nnet_utils/nnet_conv2d_large.h:166]   --->   Operation 57 'trunc' 'tmp_36' <Predicate = (!tmp_42 & !tmp_40 & tmp_44)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_46 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_36, i3 0)" [firmware/nnet_utils/nnet_conv2d_large.h:169]   --->   Operation 58 'bitconcatenate' 'tmp_46' <Predicate = (!tmp_42 & !tmp_40 & tmp_44)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_79_cast_cast_cas = zext i7 %tmp_46 to i8" [firmware/nnet_utils/nnet_conv2d_large.h:169]   --->   Operation 59 'zext' 'tmp_79_cast_cast_cas' <Predicate = (!tmp_42 & !tmp_40 & tmp_44)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.87ns)   --->   "%tmp1 = add i8 %p_0106_rec_cast_cast, %tmp_79_cast_cast_cas" [firmware/nnet_utils/nnet_conv2d_large.h:169]   --->   Operation 60 'add' 'tmp1' <Predicate = (!tmp_42 & !tmp_40 & tmp_44)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_43 = zext i6 %index_2 to i64" [firmware/nnet_utils/nnet_conv2d_large.h:164]   --->   Operation 61 'zext' 'tmp_43' <Predicate = (!tmp_42 & tmp_40)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%data_col_V_addr = getelementptr [32 x i14]* %data_col_V, i64 0, i64 %tmp_43" [firmware/nnet_utils/nnet_conv2d_large.h:164]   --->   Operation 62 'getelementptr' 'data_col_V_addr' <Predicate = (!tmp_42 & tmp_40)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (2.32ns)   --->   "store i14 0, i14* %data_col_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_large.h:164]   --->   Operation 63 'store' <Predicate = (!tmp_42 & tmp_40)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 32> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %8" [firmware/nnet_utils/nnet_conv2d_large.h:165]   --->   Operation 64 'br' <Predicate = (!tmp_42 & tmp_40)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 65 'br' <Predicate = (tmp_42)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.54>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i8 %tmp1 to i12" [firmware/nnet_utils/nnet_conv2d_large.h:169]   --->   Operation 66 'zext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.54ns)   --->   "%sum = add i12 %tmp_41, %tmp1_cast" [firmware/nnet_utils/nnet_conv2d_large.h:169]   --->   Operation 67 'add' 'sum' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%sum_cast = zext i12 %sum to i64" [firmware/nnet_utils/nnet_conv2d_large.h:169]   --->   Operation 68 'zext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [1568 x i14]* %data_V, i64 0, i64 %sum_cast" [firmware/nnet_utils/nnet_conv2d_large.h:169]   --->   Operation 69 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (3.25ns)   --->   "%data_V_load = load i14* %data_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_large.h:169]   --->   Operation 70 'load' 'data_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 32> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 71 [1/2] (3.25ns)   --->   "%data_V_load = load i14* %data_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_large.h:169]   --->   Operation 71 'load' 'data_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%data_col_V_addr_1 = getelementptr [32 x i14]* %data_col_V, i64 0, i64 %tmp_45" [firmware/nnet_utils/nnet_conv2d_large.h:169]   --->   Operation 72 'getelementptr' 'data_col_V_addr_1' <Predicate = (!tmp_40 & tmp_44)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (2.32ns)   --->   "store i14 %data_V_load, i14* %data_col_V_addr_1, align 2" [firmware/nnet_utils/nnet_conv2d_large.h:169]   --->   Operation 73 'store' <Predicate = (!tmp_40 & tmp_44)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 32> <RAM>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "br label %7" [firmware/nnet_utils/nnet_conv2d_large.h:170]   --->   Operation 74 'br' <Predicate = (!tmp_40 & tmp_44)> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 75 'br' <Predicate = (!tmp_40)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (1.82ns)   --->   "%index_4 = add i6 %index_2, 1" [firmware/nnet_utils/nnet_conv2d_large.h:164]   --->   Operation 76 'add' 'index_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_conv2d_large.h:162]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_0106_rec', firmware/nnet_utils/nnet_conv2d_large.h:158) with incoming values : ('p_rec', firmware/nnet_utils/nnet_conv2d_large.h:158) [11]  (1.77 ns)

 <State 2>: 1.83ns
The critical path consists of the following:
	'phi' operation ('index') with incoming values : ('index', firmware/nnet_utils/nnet_conv2d_large.h:164) [12]  (0 ns)
	'add' operation ('index', firmware/nnet_utils/nnet_conv2d_large.h:164) [21]  (1.83 ns)

 <State 3>: 3.28ns
The critical path consists of the following:
	'phi' operation ('kernel_row') with incoming values : ('kernel_row', firmware/nnet_utils/nnet_conv2d_large.h:160) [25]  (0 ns)
	'add' operation ('input_row', firmware/nnet_utils/nnet_conv2d_large.h:161) [32]  (1.74 ns)
	'sub' operation ('tmp_41', firmware/nnet_utils/nnet_conv2d_large.h:169) [38]  (1.55 ns)

 <State 4>: 3.61ns
The critical path consists of the following:
	'phi' operation ('kernel_col') with incoming values : ('kernel_col', firmware/nnet_utils/nnet_conv2d_large.h:162) [42]  (0 ns)
	'add' operation ('input_col', firmware/nnet_utils/nnet_conv2d_large.h:166) [51]  (1.74 ns)
	'add' operation ('tmp1', firmware/nnet_utils/nnet_conv2d_large.h:169) [63]  (1.87 ns)

 <State 5>: 1.55ns
The critical path consists of the following:
	'add' operation ('sum', firmware/nnet_utils/nnet_conv2d_large.h:169) [65]  (1.55 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('data_V_addr', firmware/nnet_utils/nnet_conv2d_large.h:169) [67]  (0 ns)
	'load' operation ('data_V_load', firmware/nnet_utils/nnet_conv2d_large.h:169) on array 'data_V' [68]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('data_V_load', firmware/nnet_utils/nnet_conv2d_large.h:169) on array 'data_V' [68]  (3.25 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('data_col_V_addr_1', firmware/nnet_utils/nnet_conv2d_large.h:169) [69]  (0 ns)
	'store' operation (firmware/nnet_utils/nnet_conv2d_large.h:169) of variable 'data_V_load', firmware/nnet_utils/nnet_conv2d_large.h:169 on array 'data_col_V' [70]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
