library ieee;
use ieee.std_logic_1164.all;
use std.textio.all;             -- Necessário para o tipo 'line'
use ieee.std_logic_textio.all;  -- Necessário para hwrite/to_hstring (imprimir hex)

-- Testbench auto-verificável para a ALU de Inteiros
entity tb_Integer_ALU is
end entity tb_Integer_ALU;

architecture test of tb_Integer_ALU is

    -- 1. Declarar o Componente que vamos testar (a UUT)
    component Integer_ALU
        port (
            A       : in  std_logic_vector(31 downto 0);
            B       : in  std_logic_vector(31 downto 0);
            ALU_Sel : in  std_logic_vector(3 downto 0);
            R       : out std_logic_vector(31 downto 0);
            Zero    : out std_logic
        );
    end component;

    -- 2. Sinais internos do testbench para conectar na UUT
    signal s_A       : std_logic_vector(31 downto 0) := (others => '0');
    signal s_B       : std_logic_vector(31 downto 0) := (others => '0');
    signal s_ALU_Sel : std_logic_vector(3 downto 0)  := "0000";
    signal s_R       : std_logic_vector(31 downto 0);
    signal s_Zero    : std_logic;

    -- Constante para definir o "passo" da simulação
    constant STEP_TIME : time := 10 ns;

begin

    -- 3. Instanciar a UUT
    u_uut: Integer_ALU
        port map (
            A       => s_A,
            B       => s_B,
            ALU_Sel => s_ALU_Sel,
            R       => s_R,
            Zero    => s_Zero
        );

    -- 4. Processo de Estímulo e Verificação
    stim_proc: process
        variable L : line; -- Variável para formatar strings de erro
    begin
        report "Iniciando simulacao auto-verificavel (Integer_ALU)..." severity note;
        
        -- Teste 1: "0000" (AND)
        s_A       <= x"FFFF0000";
        s_B       <= x"00FFFF00";
        s_ALU_Sel <= "0000";
        wait for STEP_TIME;
        assert (s_R = x"00FF0000" and s_Zero = '0')
            report "FALHA: Teste 1 (AND). R=" & to_hstring(s_R) & ", Zero=" & std_logic'image(s_Zero)
            severity error;

        -- Teste 2: "0001" (OR)
        s_A       <= x"FFFF0000";
        s_B       <= x"00FFFF00";
        s_ALU_Sel <= "0001";
        wait for STEP_TIME;
        assert (s_R = x"FFFFFF00" and s_Zero = '0')
            report "FALHA: Teste 2 (OR). R=" & to_hstring(s_R) & ", Zero=" & std_logic'image(s_Zero)
            severity error;

        -- Teste 3: "0010" (ADD) - Simples
        s_A       <= x"00000005"; -- 5
        s_B       <= x"0000000A"; -- 10
        s_ALU_Sel <= "0010";
        wait for STEP_TIME;
        assert (s_R = x"0000000F" and s_Zero = '0') -- 15
            report "FALHA: Teste 3 (ADD). R=" & to_hstring(s_R) & ", Zero=" & std_logic'image(s_Zero)
            severity error;
            
        -- Teste 4: "0010" (ADD) - Com negativo
        s_A       <= x"00000005"; -- 5
        s_B       <= x"FFFFFFF6"; -- -10
        s_ALU_Sel <= "0010";
        wait for STEP_TIME;
        assert (s_R = x"FFFFFFFB" and s_Zero = '0') -- -5
            report "FALHA: Teste 4 (ADD neg). R=" & to_hstring(s_R) & ", Zero=" & std_logic'image(s_Zero)
            severity error;

        -- Teste 5: "0110" (SUB) - Resultado Zero (Importante!)
        s_A       <= x"0000000A"; -- 10
        s_B       <= x"0000000A"; -- 10
        s_ALU_Sel <= "0110";
        wait for STEP_TIME;
        assert (s_R = x"00000000" and s_Zero = '1') -- 0
            report "FALHA: Teste 5 (SUB Zero). R=" & to_hstring(s_R) & ", Zero=" & std_logic'image(s_Zero)
            severity error;

        -- Teste 6: "0111" (SLT) - True (A < B)
        s_A       <= x"FFFFFFF6"; -- -10
        s_B       <= x"00000005"; -- 5
        s_ALU_Sel <= "0111";
        wait for STEP_TIME;
        assert (s_R = x"00000001" and s_Zero = '0') -- 1 (True)
            report "FALHA: Teste 6 (SLT True). R=" & to_hstring(s_R) & ", Zero=" & std_logic'image(s_Zero)
            severity error;
            
        -- Teste 7: "0111" (SLT) - False (A >= B)
        s_A       <= x"00000005"; -- 5
        s_B       <= x"FFFFFFF6"; -- -10
        s_ALU_Sel <= "0111";
        wait for STEP_TIME;
        assert (s_R = x"00000000" and s_Zero = '1') -- 0 (False)
            report "FALHA: Teste 7 (SLT False). R=" & to_hstring(s_R) & ", Zero=" & std_logic'image(s_Zero)
            severity error;
            
        -- Teste 8: "1100" (NOR) - Resultado Zero
        s_A       <= x"F0F0F0F0";
        s_B       <= x"0F0F0F0F";
        s_ALU_Sel <= "1100";
        wait for STEP_TIME;
        assert (s_R = x"00000000" and s_Zero = '1') -- 0
            report "FALHA: Teste 8 (NOR Zero). R=" & to_hstring(s_R) & ", Zero=" & std_logic'image(s_Zero)
            severity error;

        -- Fim da simulação
        report "--------------------------------------------------------" severity note;
        report "Simulacao (Integer_ALU) concluida." severity note;
        report "Se nenhuma FALHA foi reportada, todos os testes passaram!" severity note;
        report "--------------------------------------------------------" severity note;
        
        -- Esta é a forma VHDL-1993 de parar a simulação
        report "Fim da simulacao." severity failure;
        wait;
        
    end process stim_proc;

end architecture test;