==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 215 ; free virtual = 9309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 215 ; free virtual = 9309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 564.609 ; gain = 192.000 ; free physical = 197 ; free virtual = 9294
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'int_56_div5' into 'operator_int_56_div5' (test.cpp:6786) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div5' (test.cpp:6802) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div5' into 'operator_double_div5' (test.cpp:6833) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div5' (test.cpp:6835) automatically.
WARNING: [SYNCHK 200-23] test.cpp:6777: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 565.359 ; gain = 192.750 ; free physical = 200 ; free virtual = 9299
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:6774) in function 'int_56_div5' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div5' into 'lut_div5_chunk' (test.cpp:2665) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div5' into 'lut_div5_chunk' (test.cpp:2666) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div5' into 'lut_div5_chunk' (test.cpp:2667) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div5' into 'lut_div5_chunk' (test.cpp:2668) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div5' into 'lut_div5_chunk' (test.cpp:2669) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q2_div5' into 'lut_div5_chunk' (test.cpp:2670) automatically.
INFO: [XFORM 203-602] Inlining function 'int_56_div5' into 'operator_int_56_div5' (test.cpp:6786) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div5' (test.cpp:6802) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div5' into 'operator_double_div5' (test.cpp:6833) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div5' (test.cpp:6835) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:6815:7) in function 'operator_double_div5'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test.cpp:6816:8) to (test.cpp:6834:3) in function 'operator_double_div5'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 565.457 ; gain = 192.848 ; free physical = 150 ; free virtual = 9251
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 565.457 ; gain = 192.848 ; free physical = 140 ; free virtual = 9241
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div5' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div5/in' to 'operator_double_div5/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.29 seconds; current allocated memory: 231.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 232.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (41.4104ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret4_7_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret4_8_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret4_9_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret4_i_i_11', test.cpp:6778->test.cpp:6786->test.cpp:6833) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret4_10_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret4_11_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret4_12_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret4_13_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret4_14_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret4_15_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret4_16_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833) to 'lut_div5_chunk' (3.67 ns)
	multiplexor before 'phi' operation ('mant.V') with incoming values : ('ssdm_int<52 + 1024 * 0, false>.V', test.cpp:6547->test.cpp:6802) ('new_mant.V', test.cpp:6833) (1.06 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 232.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 232.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_mux_646_1_1_1' to 'operator_double_dbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div5_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 234.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div5/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div5' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div5'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 235.603 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 565.457 ; gain = 192.848 ; free physical = 475 ; free virtual = 9572
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div5.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div5.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div5.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div6'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:06:12 ; elapsed = 00:12:10 . Memory (MB): peak = 629.367 ; gain = 256.758 ; free physical = 1766 ; free virtual = 9126
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:06:12 ; elapsed = 00:12:10 . Memory (MB): peak = 629.367 ; gain = 256.758 ; free physical = 1766 ; free virtual = 9126
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:06:13 ; elapsed = 00:12:11 . Memory (MB): peak = 629.367 ; gain = 256.758 ; free physical = 1749 ; free virtual = 9115
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'int_56_div5' into 'operator_int_56_div5' (test.cpp:6786) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div5' (test.cpp:6802) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div5' into 'operator_double_div5' (test.cpp:6833) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div5' (test.cpp:6835) automatically.
WARNING: [SYNCHK 200-23] test.cpp:6777: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:06:13 ; elapsed = 00:12:12 . Memory (MB): peak = 629.367 ; gain = 256.758 ; free physical = 1726 ; free virtual = 9094
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:6774) in function 'int_56_div5' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div5' into 'lut_div5_chunk' (test.cpp:2665) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div5' into 'lut_div5_chunk' (test.cpp:2666) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div5' into 'lut_div5_chunk' (test.cpp:2667) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div5' into 'lut_div5_chunk' (test.cpp:2668) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div5' into 'lut_div5_chunk' (test.cpp:2669) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q2_div5' into 'lut_div5_chunk' (test.cpp:2670) automatically.
INFO: [XFORM 203-602] Inlining function 'int_56_div5' into 'operator_int_56_div5' (test.cpp:6786) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div5' (test.cpp:6802) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div5' into 'operator_double_div5' (test.cpp:6833) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div5' (test.cpp:6835) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:6815:7) in function 'operator_double_div5'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test.cpp:6816:8) to (test.cpp:6834:3) in function 'operator_double_div5'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:06:14 ; elapsed = 00:12:12 . Memory (MB): peak = 629.367 ; gain = 256.758 ; free physical = 1708 ; free virtual = 9079
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:14 ; elapsed = 00:12:12 . Memory (MB): peak = 629.367 ; gain = 256.758 ; free physical = 1697 ; free virtual = 9069
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div5' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div5/in' to 'operator_double_div5/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 226.12 seconds; current allocated memory: 279.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 279.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (41.4104ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret4_7_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret4_8_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret4_9_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret4_i_i_11', test.cpp:6778->test.cpp:6786->test.cpp:6833) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret4_10_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret4_11_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret4_12_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret4_13_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret4_14_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret4_15_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret4_16_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833) to 'lut_div5_chunk' (3.67 ns)
	multiplexor before 'phi' operation ('mant.V') with incoming values : ('ssdm_int<52 + 1024 * 0, false>.V', test.cpp:6547->test.cpp:6802) ('new_mant.V', test.cpp:6833) (1.06 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 280.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 280.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_mux_646_1_1_1' to 'operator_double_dbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div5_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 281.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div5/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div5' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div5'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 283.366 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:16 ; elapsed = 00:12:15 . Memory (MB): peak = 629.367 ; gain = 256.758 ; free physical = 1640 ; free virtual = 9062
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div5.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div5.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div5.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div6'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:24 ; elapsed = 00:07:41 . Memory (MB): peak = 565.184 ; gain = 192.582 ; free physical = 2095 ; free virtual = 10124
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:24 ; elapsed = 00:07:41 . Memory (MB): peak = 565.184 ; gain = 192.582 ; free physical = 2095 ; free virtual = 10124
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:25 ; elapsed = 00:07:42 . Memory (MB): peak = 565.184 ; gain = 192.582 ; free physical = 2096 ; free virtual = 10124
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_56_div5' (test.cpp:330) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div5' (test.cpp:356) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div5' into 'operator_double_div5' (test.cpp:385) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div5' (test.cpp:390) automatically.
WARNING: [SYNCHK 200-23] test.cpp:333: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:25 ; elapsed = 00:07:42 . Memory (MB): peak = 565.184 ; gain = 192.582 ; free physical = 2079 ; free virtual = 10109
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_56_div5' (test.cpp:330) automatically.
INFO: [XFORM 203-602] Inlining function 'int_56_div5' into 'operator_int_56_div5' (test.cpp:341) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div5' (test.cpp:356) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div5' into 'operator_double_div5' (test.cpp:385) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div5' (test.cpp:390) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:332:6) in function 'operator_double_div5'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:25 ; elapsed = 00:07:43 . Memory (MB): peak = 565.184 ; gain = 192.582 ; free physical = 2043 ; free virtual = 10076
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:25 ; elapsed = 00:07:43 . Memory (MB): peak = 565.207 ; gain = 192.605 ; free physical = 2039 ; free virtual = 10071
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div5' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div5/in' to 'operator_double_div5/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', test.cpp:381) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 215.86 seconds; current allocated memory: 201.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 202.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div5/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_r0' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_r1' to 'operator_double_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_r2' to 'operator_double_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_q0' to 'operator_double_deOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_q1' to 'operator_double_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_q2' to 'operator_double_dg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_lshr_52ns_11ns_52_7_1' to 'operator_double_dhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_shl_56ns_11ns_56_7_1' to 'operator_double_dibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_lshr_56ns_6ns_56_7_1' to 'operator_double_djbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_dibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_djbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div5'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 203.257 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dhbi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dibs'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_djbC'
INFO: [RTMG 210-279] Implementing memory 'operator_double_dbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_ddEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_deOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dg8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:26 ; elapsed = 00:07:44 . Memory (MB): peak = 565.207 ; gain = 192.605 ; free physical = 2017 ; free virtual = 10072
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div5.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div5.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div5.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div6'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:05:29 ; elapsed = 00:07:17 . Memory (MB): peak = 565.188 ; gain = 192.582 ; free physical = 2373 ; free virtual = 10124
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:05:29 ; elapsed = 00:07:17 . Memory (MB): peak = 565.188 ; gain = 192.582 ; free physical = 2373 ; free virtual = 10124
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:05:30 ; elapsed = 00:07:18 . Memory (MB): peak = 565.188 ; gain = 192.582 ; free physical = 2371 ; free virtual = 10124
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_56_div5' (test.cpp:330) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div5' (test.cpp:356) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div5' into 'operator_double_div5' (test.cpp:385) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div5' (test.cpp:390) automatically.
WARNING: [SYNCHK 200-23] test.cpp:333: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:05:30 ; elapsed = 00:07:18 . Memory (MB): peak = 565.188 ; gain = 192.582 ; free physical = 2356 ; free virtual = 10110
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_56_div5' (test.cpp:330) automatically.
INFO: [XFORM 203-602] Inlining function 'int_56_div5' into 'operator_int_56_div5' (test.cpp:341) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div5' (test.cpp:356) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div5' into 'operator_double_div5' (test.cpp:385) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div5' (test.cpp:390) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:332:6) in function 'operator_double_div5'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:30 ; elapsed = 00:07:18 . Memory (MB): peak = 565.188 ; gain = 192.582 ; free physical = 2319 ; free virtual = 10075
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:30 ; elapsed = 00:07:19 . Memory (MB): peak = 565.211 ; gain = 192.605 ; free physical = 2315 ; free virtual = 10071
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div5' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div5/in' to 'operator_double_div5/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 206.41 seconds; current allocated memory: 200.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 201.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div5/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_r0' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_r1' to 'operator_double_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_r2' to 'operator_double_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_q0' to 'operator_double_deOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_q1' to 'operator_double_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_q2' to 'operator_double_dg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div5'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 202.187 MB.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_ddEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_deOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dg8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:32 ; elapsed = 00:07:20 . Memory (MB): peak = 565.211 ; gain = 192.605 ; free physical = 2310 ; free virtual = 10068
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div5.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div5.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div5.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div6'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:07:31 ; elapsed = 00:11:33 . Memory (MB): peak = 565.273 ; gain = 192.668 ; free physical = 2113 ; free virtual = 9997
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:07:31 ; elapsed = 00:11:33 . Memory (MB): peak = 565.273 ; gain = 192.668 ; free physical = 2113 ; free virtual = 9997
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:07:31 ; elapsed = 00:11:34 . Memory (MB): peak = 565.305 ; gain = 192.699 ; free physical = 2111 ; free virtual = 9997
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_56_div5' (test.cpp:330) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div5' (test.cpp:356) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div5' into 'operator_double_div5' (test.cpp:385) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div5' (test.cpp:390) automatically.
WARNING: [SYNCHK 200-23] test.cpp:333: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:07:32 ; elapsed = 00:11:35 . Memory (MB): peak = 565.305 ; gain = 192.699 ; free physical = 2097 ; free virtual = 9985
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_56_div5' (test.cpp:330) automatically.
INFO: [XFORM 203-602] Inlining function 'int_56_div5' into 'operator_int_56_div5' (test.cpp:341) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div5' (test.cpp:356) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div5' into 'operator_double_div5' (test.cpp:385) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div5' (test.cpp:390) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:332:6) in function 'operator_double_div5'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:07:32 ; elapsed = 00:11:35 . Memory (MB): peak = 565.305 ; gain = 192.699 ; free physical = 2061 ; free virtual = 9951
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:07:32 ; elapsed = 00:11:35 . Memory (MB): peak = 693.211 ; gain = 320.605 ; free physical = 2057 ; free virtual = 9946
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div5' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div5/in' to 'operator_double_div5/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', test.cpp:381) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 219.99 seconds; current allocated memory: 242.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 242.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div5/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_r0' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_r1' to 'operator_double_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_r2' to 'operator_double_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_q0' to 'operator_double_deOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_q1' to 'operator_double_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_q2' to 'operator_double_dg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_lshr_52ns_11ns_52_7_1' to 'operator_double_dhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_shl_56ns_11ns_56_7_1' to 'operator_double_dibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_lshr_56ns_6ns_56_7_1' to 'operator_double_djbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_dibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_djbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div5'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 243.751 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dhbi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dibs'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_djbC'
INFO: [RTMG 210-279] Implementing memory 'operator_double_dbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_ddEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_deOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dg8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:33 ; elapsed = 00:11:36 . Memory (MB): peak = 693.211 ; gain = 320.605 ; free physical = 2051 ; free virtual = 9944
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div5.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div5.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div5.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div6'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:07:34 ; elapsed = 00:12:10 . Memory (MB): peak = 565.281 ; gain = 192.676 ; free physical = 2110 ; free virtual = 9786
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:07:34 ; elapsed = 00:12:10 . Memory (MB): peak = 565.281 ; gain = 192.676 ; free physical = 2110 ; free virtual = 9786
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:07:35 ; elapsed = 00:12:11 . Memory (MB): peak = 565.312 ; gain = 192.707 ; free physical = 2129 ; free virtual = 9782
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div5' (test.cpp:439) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div5' into 'operator_double_div5' (test.cpp:468) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div5' (test.cpp:473) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:07:36 ; elapsed = 00:12:11 . Memory (MB): peak = 565.312 ; gain = 192.707 ; free physical = 2128 ; free virtual = 9775
INFO: [XFORM 203-602] Inlining function 'int_56_div5' into 'operator_int_56_div5' (test.cpp:424) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div5' (test.cpp:439) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div5' into 'operator_double_div5' (test.cpp:468) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div5' (test.cpp:473) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:474:3) in function 'operator_double_div5'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:07:36 ; elapsed = 00:12:12 . Memory (MB): peak = 565.312 ; gain = 192.707 ; free physical = 2087 ; free virtual = 9745
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:07:36 ; elapsed = 00:12:12 . Memory (MB): peak = 693.188 ; gain = 320.582 ; free physical = 2083 ; free virtual = 9740
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div5' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div5/in' to 'operator_double_div5/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 229.05 seconds; current allocated memory: 250.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 251.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', test.cpp:464) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 251.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (3.02442ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation ('call_ret1_i_i', test.cpp:364->test.cpp:424->test.cpp:468) to 'lut_div5_chunk' (3.02 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 252.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div5_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 252.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div5/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_lshr_52ns_11ns_52_7_1' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div5_shl_56ns_11ns_56_7_1' to 'operator_double_dcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_dcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div5'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 254.485 MB.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_r0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_r1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_r2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_q0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_q1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_q2_rom' using distributed ROMs.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dbkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dcud'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:38 ; elapsed = 00:12:14 . Memory (MB): peak = 693.188 ; gain = 320.582 ; free physical = 2065 ; free virtual = 9744
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div5.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div5.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div5.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div6'.
INFO: [HLS 200-10] Cleaning up the solution database.
