#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5555f7f3da10 .scope module, "cpu_test" "cpu_test" 2 5;
 .timescale 0 0;
v0x5555f7f9ddf0_0 .var "clk", 0 0;
o0x7fc9a3735eb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5555f7f9df40_0 .net "data_memory_a", 31 0, o0x7fc9a3735eb8;  0 drivers
v0x5555f7f9e000_0 .net "data_memory_rd", 31 0, L_0x5555f7faefb0;  1 drivers
v0x5555f7f9e0a0_0 .net "data_memory_wd", 31 0, L_0x5555f7faf830;  1 drivers
o0x7fc9a3735f18 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555f7f9e160_0 .net "data_memory_we", 0 0, o0x7fc9a3735f18;  0 drivers
v0x5555f7f9e2a0_0 .net "instruction_memory_a", 31 0, v0x5555f7f98360_0;  1 drivers
v0x5555f7f9e360_0 .net "instruction_memory_rd", 31 0, L_0x5555f7faed10;  1 drivers
v0x5555f7f9e470_0 .net "register_a1", 4 0, L_0x5555f7faf540;  1 drivers
v0x5555f7f9e580_0 .net "register_a2", 4 0, L_0x5555f7faf700;  1 drivers
v0x5555f7f9e6d0_0 .net "register_a3", 4 0, L_0x5555f7faf9d0;  1 drivers
v0x5555f7f9e790_0 .net "register_rd1", 31 0, L_0x5555f7faf150;  1 drivers
v0x5555f7f9e850_0 .net "register_rd2", 31 0, L_0x5555f7faf3c0;  1 drivers
v0x5555f7f9e910_0 .net "register_wd3", 31 0, L_0x5555f7fb0160;  1 drivers
o0x7fc9a3735fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555f7f9e9d0_0 .net "register_we3", 0 0, o0x7fc9a3735fd8;  0 drivers
S_0x5555f7f7c680 .scope module, "cpu" "mips_cpu" 2 30, 3 4 0, S_0x5555f7f3da10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 32 "instruction_memory_a";
    .port_info 2 /INOUT 32 "instruction_memory_rd";
    .port_info 3 /OUTPUT 32 "data_memory_a";
    .port_info 4 /INOUT 32 "data_memory_rd";
    .port_info 5 /OUTPUT 1 "data_memory_we";
    .port_info 6 /OUTPUT 32 "data_memory_wd";
    .port_info 7 /OUTPUT 5 "register_a1";
    .port_info 8 /OUTPUT 5 "register_a2";
    .port_info 9 /OUTPUT 5 "register_a3";
    .port_info 10 /OUTPUT 1 "register_we3";
    .port_info 11 /OUTPUT 32 "register_wd3";
    .port_info 12 /INOUT 32 "register_rd1";
    .port_info 13 /INOUT 32 "register_rd2";
L_0x5555f7faf830 .functor BUFZ 32, L_0x5555f7faf3c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7fc9a3735528 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5555f7fb0200 .functor AND 1, v0x5555f7f978d0_0, o0x7fc9a3735528, C4<1>, C4<1>;
L_0x5555f7fb0590 .functor BUFZ 1, v0x5555f7f97d90_0, C4<0>, C4<0>, C4<0>;
o0x7fc9a3735558 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5555f7f99ed0_0 .net "add1_mux", 31 0, o0x7fc9a3735558;  0 drivers
v0x5555f7f99f90_0 .net "add_mux", 31 0, L_0x5555f7fb08f0;  1 drivers
v0x5555f7f9a030_0 .net "alu_control", 2 0, v0x5555f7f97710_0;  1 drivers
v0x5555f7f9a150_0 .net "alu_result", 31 0, v0x5555f7f98f20_0;  1 drivers
v0x5555f7f9a260_0 .net "alu_src", 0 0, v0x5555f7f97810_0;  1 drivers
v0x5555f7f9a3a0_0 .net "branch", 0 0, v0x5555f7f978d0_0;  1 drivers
v0x5555f7f9a440_0 .net "branch_c", 0 0, o0x7fc9a3735528;  0 drivers
v0x5555f7f9a4e0_0 .net "clk", 0 0, v0x5555f7f9ddf0_0;  1 drivers
v0x5555f7f9a580_0 .net "data_memory_a", 31 0, o0x7fc9a3735eb8;  alias, 0 drivers
v0x5555f7f9a6b0_0 .net "data_memory_rd", 31 0, L_0x5555f7faefb0;  alias, 1 drivers
v0x5555f7f9a750_0 .net "data_memory_wd", 31 0, L_0x5555f7faf830;  alias, 1 drivers
v0x5555f7f9a810_0 .net "data_memory_we", 0 0, o0x7fc9a3735f18;  alias, 0 drivers
o0x7fc9a3735018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5555f7f9a8d0_0 .net "flop_add", 31 0, o0x7fc9a3735018;  0 drivers
v0x5555f7f9a9c0_0 .net "instruction_memory_a", 31 0, v0x5555f7f98360_0;  alias, 1 drivers
v0x5555f7f9aa90_0 .net "instruction_memory_rd", 31 0, L_0x5555f7faed10;  alias, 1 drivers
v0x5555f7f9ab50_0 .net "mem_to_reg", 0 0, v0x5555f7f97a40_0;  1 drivers
v0x5555f7f9abf0_0 .net "mem_write", 0 0, v0x5555f7f97b50_0;  1 drivers
v0x5555f7f9ada0_0 .net "mux_flop", 31 0, L_0x5555f7fb0690;  1 drivers
v0x5555f7f9ae90_0 .net "reg_dst", 0 0, v0x5555f7f97cf0_0;  1 drivers
v0x5555f7f9af80_0 .net "reg_write", 0 0, v0x5555f7f97d90_0;  1 drivers
v0x5555f7f9b020_0 .net "register_a1", 4 0, L_0x5555f7faf540;  alias, 1 drivers
v0x5555f7f9b0e0_0 .net "register_a2", 4 0, L_0x5555f7faf700;  alias, 1 drivers
v0x5555f7f9b1c0_0 .net "register_a3", 4 0, L_0x5555f7faf9d0;  alias, 1 drivers
v0x5555f7f9b280_0 .net "register_rd1", 31 0, L_0x5555f7faf150;  alias, 1 drivers
v0x5555f7f9b350_0 .net "register_rd2", 31 0, L_0x5555f7faf3c0;  alias, 1 drivers
v0x5555f7f9b420_0 .net "register_wd3", 31 0, L_0x5555f7fb0160;  alias, 1 drivers
v0x5555f7f9b4f0_0 .net "register_we3", 0 0, o0x7fc9a3735fd8;  alias, 0 drivers
v0x5555f7f9b590_0 .net "regiter_we3", 0 0, L_0x5555f7fb0590;  1 drivers
v0x5555f7f9b650_0 .net "sign_add", 31 0, L_0x5555f7fb03b0;  1 drivers
v0x5555f7f9b760_0 .net "sign_imm", 31 0, L_0x5555f7fb0020;  1 drivers
v0x5555f7f9b820_0 .net "src_b", 31 0, L_0x5555f7faf8a0;  1 drivers
RS_0x7fc9a3735be8 .resolv tri, v0x5555f7f991b0_0, L_0x5555f7fb0200;
v0x5555f7f9b930_0 .net8 "zero", 0 0, RS_0x7fc9a3735be8;  2 drivers
L_0x5555f7faf540 .part L_0x5555f7faed10, 21, 5;
L_0x5555f7faf700 .part L_0x5555f7faed10, 16, 5;
L_0x5555f7fafb40 .part L_0x5555f7faed10, 16, 5;
L_0x5555f7fafbe0 .part L_0x5555f7faed10, 11, 5;
L_0x5555f7fb00c0 .part L_0x5555f7faed10, 0, 16;
L_0x5555f7fb0770 .part L_0x5555f7faed10, 26, 6;
L_0x5555f7fb0850 .part L_0x5555f7faed10, 0, 6;
S_0x5555f7f73210 .scope module, "add" "adder" 3 42, 4 15 0, S_0x5555f7f7c680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x5555f7f6eb10_0 .net "a", 31 0, o0x7fc9a3735018;  alias, 0 drivers
L_0x7fc9a36ec180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5555f7f61d40_0 .net "b", 31 0, L_0x7fc9a36ec180;  1 drivers
v0x5555f7f5ec00_0 .net "out", 31 0, L_0x5555f7fb08f0;  alias, 1 drivers
L_0x5555f7fb08f0 .arith/sum 32, o0x7fc9a3735018, L_0x7fc9a36ec180;
S_0x5555f7f743a0 .scope module, "alu_reg_dst_mul" "mux2_5" 3 24, 4 43 0, S_0x5555f7f7c680;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 5 "out";
v0x5555f7f61bc0_0 .net "a", 0 0, v0x5555f7f97cf0_0;  alias, 1 drivers
v0x5555f7f725f0_0 .net "d0", 4 0, L_0x5555f7fafb40;  1 drivers
v0x5555f7f707f0_0 .net "d1", 4 0, L_0x5555f7fafbe0;  1 drivers
v0x5555f7f96110_0 .net "out", 4 0, L_0x5555f7faf9d0;  alias, 1 drivers
L_0x5555f7faf9d0 .functor MUXZ 5, L_0x5555f7fafb40, L_0x5555f7fafbe0, v0x5555f7f97cf0_0, C4<>;
S_0x5555f7f96270 .scope module, "alu_src_mul" "mux2_32" 3 23, 4 36 0, S_0x5555f7f7c680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 32 "out";
v0x5555f7f96450_0 .net "a", 0 0, v0x5555f7f97810_0;  alias, 1 drivers
v0x5555f7f96510_0 .net "d0", 31 0, L_0x5555f7faf3c0;  alias, 1 drivers
v0x5555f7f965f0_0 .net "d1", 31 0, L_0x5555f7fb0020;  alias, 1 drivers
v0x5555f7f966b0_0 .net "out", 31 0, L_0x5555f7faf8a0;  alias, 1 drivers
L_0x5555f7faf8a0 .functor MUXZ 32, L_0x5555f7faf3c0, L_0x5555f7fb0020, v0x5555f7f97810_0, C4<>;
S_0x5555f7f96810 .scope module, "beq_adder" "adder" 3 34, 4 15 0, S_0x5555f7f7c680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x5555f7f96a60_0 .net "a", 31 0, L_0x5555f7fb08f0;  alias, 1 drivers
v0x5555f7f96b40_0 .net "b", 31 0, L_0x5555f7fb03b0;  alias, 1 drivers
v0x5555f7f96c00_0 .net "out", 31 0, L_0x5555f7fb04f0;  1 drivers
L_0x5555f7fb04f0 .arith/sum 32, L_0x5555f7fb08f0, L_0x5555f7fb03b0;
S_0x5555f7f96d70 .scope module, "beq_mux" "mux2_32" 3 35, 4 36 0, S_0x5555f7f7c680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 32 "out";
v0x5555f7f96fa0_0 .net "a", 0 0, o0x7fc9a3735528;  alias, 0 drivers
v0x5555f7f97060_0 .net "d0", 31 0, o0x7fc9a3735558;  alias, 0 drivers
v0x5555f7f97140_0 .net "d1", 31 0, L_0x5555f7fb08f0;  alias, 1 drivers
v0x5555f7f97260_0 .net "out", 31 0, L_0x5555f7fb0690;  alias, 1 drivers
L_0x5555f7fb0690 .functor MUXZ 32, o0x7fc9a3735558, L_0x5555f7fb08f0, o0x7fc9a3735528, C4<>;
S_0x5555f7f973c0 .scope module, "control" "control_unit" 3 38, 5 1 0, S_0x5555f7f7c680;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "memtoreg";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "branch";
    .port_info 5 /OUTPUT 1 "alusrc";
    .port_info 6 /OUTPUT 1 "regdst";
    .port_info 7 /OUTPUT 1 "regwrite";
    .port_info 8 /OUTPUT 3 "alucontrol";
v0x5555f7f97710_0 .var "alucontrol", 2 0;
v0x5555f7f97810_0 .var "alusrc", 0 0;
v0x5555f7f978d0_0 .var "branch", 0 0;
v0x5555f7f979a0_0 .net "funct", 5 0, L_0x5555f7fb0850;  1 drivers
v0x5555f7f97a40_0 .var "memtoreg", 0 0;
v0x5555f7f97b50_0 .var "memwrite", 0 0;
v0x5555f7f97c10_0 .net "opcode", 5 0, L_0x5555f7fb0770;  1 drivers
v0x5555f7f97cf0_0 .var "regdst", 0 0;
v0x5555f7f97d90_0 .var "regwrite", 0 0;
E_0x5555f7f56bc0 .event edge, v0x5555f7f979a0_0, v0x5555f7f97c10_0;
S_0x5555f7f97f50 .scope module, "flop" "d_flop" 3 41, 4 22 0, S_0x5555f7f7c680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "q";
v0x5555f7f98190_0 .net "clk", 0 0, v0x5555f7f9ddf0_0;  alias, 1 drivers
v0x5555f7f98270_0 .net "d", 31 0, L_0x5555f7fb0690;  alias, 1 drivers
v0x5555f7f98360_0 .var "q", 31 0;
E_0x5555f7f56e50 .event posedge, v0x5555f7f98190_0;
S_0x5555f7f984b0 .scope module, "mem_to_reg_mul" "mux2_32" 3 28, 4 36 0, S_0x5555f7f7c680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 32 "out";
v0x5555f7f98730_0 .net "a", 0 0, v0x5555f7f97a40_0;  alias, 1 drivers
v0x5555f7f98800_0 .net "d0", 31 0, L_0x5555f7faefb0;  alias, 1 drivers
v0x5555f7f988c0_0 .net "d1", 31 0, v0x5555f7f98f20_0;  alias, 1 drivers
v0x5555f7f989b0_0 .net "out", 31 0, L_0x5555f7fb0160;  alias, 1 drivers
L_0x5555f7fb0160 .functor MUXZ 32, L_0x5555f7faefb0, v0x5555f7f98f20_0, v0x5555f7f97a40_0, C4<>;
S_0x5555f7f98b40 .scope module, "proc_alu" "alu" 3 26, 6 1 0, S_0x5555f7f7c680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "srca";
    .port_info 1 /INPUT 32 "srcb";
    .port_info 2 /INPUT 3 "alucontrol";
    .port_info 3 /OUTPUT 32 "aluresult";
    .port_info 4 /OUTPUT 1 "zero";
v0x5555f7f98e10_0 .net "alucontrol", 2 0, v0x5555f7f97710_0;  alias, 1 drivers
v0x5555f7f98f20_0 .var "aluresult", 31 0;
v0x5555f7f98ff0_0 .net "srca", 31 0, L_0x5555f7faf150;  alias, 1 drivers
v0x5555f7f990c0_0 .net "srcb", 31 0, L_0x5555f7faf8a0;  alias, 1 drivers
v0x5555f7f991b0_0 .var "zero", 0 0;
E_0x5555f7f33fc0 .event edge, v0x5555f7f988c0_0;
E_0x5555f7f7cd10 .event edge, v0x5555f7f966b0_0, v0x5555f7f98ff0_0, v0x5555f7f97710_0;
S_0x5555f7f992f0 .scope module, "shl" "shl_2" 3 33, 4 8 0, S_0x5555f7f7c680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x5555f7f994f0_0 .net *"_ivl_1", 29 0, L_0x5555f7fb02c0;  1 drivers
L_0x7fc9a36ec138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555f7f995f0_0 .net/2u *"_ivl_2", 1 0, L_0x7fc9a36ec138;  1 drivers
v0x5555f7f996d0_0 .net "in", 31 0, L_0x5555f7fb0020;  alias, 1 drivers
v0x5555f7f997a0_0 .net "out", 31 0, L_0x5555f7fb03b0;  alias, 1 drivers
L_0x5555f7fb02c0 .part L_0x5555f7fb0020, 0, 30;
L_0x5555f7fb03b0 .concat [ 2 30 0 0], L_0x7fc9a36ec138, L_0x5555f7fb02c0;
S_0x5555f7f998b0 .scope module, "sign_ext" "sign_extend" 3 25, 4 1 0, S_0x5555f7f7c680;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x5555f7f99a90_0 .net *"_ivl_1", 0 0, L_0x5555f7fafcb0;  1 drivers
v0x5555f7f99b90_0 .net *"_ivl_2", 15 0, L_0x5555f7fafd50;  1 drivers
v0x5555f7f99c70_0 .net "in", 15 0, L_0x5555f7fb00c0;  1 drivers
v0x5555f7f99d60_0 .net "out", 31 0, L_0x5555f7fb0020;  alias, 1 drivers
L_0x5555f7fafcb0 .part L_0x5555f7fb00c0, 15, 1;
LS_0x5555f7fafd50_0_0 .concat [ 1 1 1 1], L_0x5555f7fafcb0, L_0x5555f7fafcb0, L_0x5555f7fafcb0, L_0x5555f7fafcb0;
LS_0x5555f7fafd50_0_4 .concat [ 1 1 1 1], L_0x5555f7fafcb0, L_0x5555f7fafcb0, L_0x5555f7fafcb0, L_0x5555f7fafcb0;
LS_0x5555f7fafd50_0_8 .concat [ 1 1 1 1], L_0x5555f7fafcb0, L_0x5555f7fafcb0, L_0x5555f7fafcb0, L_0x5555f7fafcb0;
LS_0x5555f7fafd50_0_12 .concat [ 1 1 1 1], L_0x5555f7fafcb0, L_0x5555f7fafcb0, L_0x5555f7fafcb0, L_0x5555f7fafcb0;
L_0x5555f7fafd50 .concat [ 4 4 4 4], LS_0x5555f7fafd50_0_0, LS_0x5555f7fafd50_0_4, LS_0x5555f7fafd50_0_8, LS_0x5555f7fafd50_0_12;
L_0x5555f7fb0020 .concat [ 16 16 0 0], L_0x5555f7fb00c0, L_0x5555f7fafd50;
S_0x5555f7f9bbf0 .scope module, "cpu_data_memory" "data_memory" 2 15, 7 1 0, S_0x5555f7f3da10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x5555f7faefb0 .functor BUFZ 32, L_0x5555f7faedd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555f7f9bdf0_0 .net *"_ivl_0", 31 0, L_0x5555f7faedd0;  1 drivers
L_0x7fc9a36ec060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5555f7f9bed0_0 .net/2u *"_ivl_2", 31 0, L_0x7fc9a36ec060;  1 drivers
v0x5555f7f9bfb0_0 .net *"_ivl_4", 31 0, L_0x5555f7faee70;  1 drivers
v0x5555f7f9c0a0_0 .net "a", 31 0, o0x7fc9a3735eb8;  alias, 0 drivers
v0x5555f7f9c190_0 .net "clk", 0 0, v0x5555f7f9ddf0_0;  alias, 1 drivers
v0x5555f7f9c2d0 .array "ram", 300000000 0, 31 0;
v0x5555f7f9c370_0 .net "rd", 31 0, L_0x5555f7faefb0;  alias, 1 drivers
v0x5555f7f9c480_0 .net "wd", 31 0, L_0x5555f7faf830;  alias, 1 drivers
v0x5555f7f9c540_0 .net "we", 0 0, o0x7fc9a3735f18;  alias, 0 drivers
L_0x5555f7faedd0 .array/port v0x5555f7f9c2d0, L_0x5555f7faee70;
L_0x5555f7faee70 .arith/div 32, o0x7fc9a3735eb8, L_0x7fc9a36ec060;
S_0x5555f7f9c640 .scope module, "cpu_instruction_memory" "instruction_memory" 2 10, 7 16 0, S_0x5555f7f3da10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x5555f7faed10 .functor BUFZ 32, L_0x5555f7f9eac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555f7f9c810_0 .net *"_ivl_0", 31 0, L_0x5555f7f9eac0;  1 drivers
L_0x7fc9a36ec018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5555f7f9c910_0 .net/2u *"_ivl_2", 31 0, L_0x7fc9a36ec018;  1 drivers
v0x5555f7f9c9f0_0 .net *"_ivl_4", 31 0, L_0x5555f7faeb90;  1 drivers
v0x5555f7f9cae0_0 .net "a", 31 0, v0x5555f7f98360_0;  alias, 1 drivers
v0x5555f7f9cbf0 .array "ram", 300000000 0, 31 0;
v0x5555f7f9cd00_0 .net "rd", 31 0, L_0x5555f7faed10;  alias, 1 drivers
L_0x5555f7f9eac0 .array/port v0x5555f7f9cbf0, L_0x5555f7faeb90;
L_0x5555f7faeb90 .arith/div 32, v0x5555f7f98360_0, L_0x7fc9a36ec018;
S_0x5555f7f9ce00 .scope module, "cpu_register" "register_file" 2 21, 8 1 0, S_0x5555f7f3da10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x5555f7f9d100_0 .net *"_ivl_1", 0 0, L_0x5555f7faf0b0;  1 drivers
L_0x7fc9a36ec0f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555f7f9d1e0_0 .net *"_ivl_11", 30 0, L_0x7fc9a36ec0f0;  1 drivers
L_0x7fc9a36ec0a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555f7f9d2c0_0 .net *"_ivl_5", 30 0, L_0x7fc9a36ec0a8;  1 drivers
v0x5555f7f9d380_0 .net *"_ivl_7", 0 0, L_0x5555f7faf2d0;  1 drivers
v0x5555f7f9d460_0 .net "a1", 4 0, L_0x5555f7faf540;  alias, 1 drivers
v0x5555f7f9d570_0 .net "a2", 4 0, L_0x5555f7faf700;  alias, 1 drivers
v0x5555f7f9d640_0 .net "a3", 4 0, L_0x5555f7faf9d0;  alias, 1 drivers
v0x5555f7f9d730_0 .net "clk", 0 0, v0x5555f7f9ddf0_0;  alias, 1 drivers
v0x5555f7f9d7d0_0 .net "rd1", 31 0, L_0x5555f7faf150;  alias, 1 drivers
v0x5555f7f9d920_0 .net "rd2", 31 0, L_0x5555f7faf3c0;  alias, 1 drivers
v0x5555f7f9da30_0 .var "register", 31 0;
v0x5555f7f9db10_0 .net "wd3", 31 0, L_0x5555f7fb0160;  alias, 1 drivers
v0x5555f7f9dc20_0 .net "we3", 0 0, o0x7fc9a3735fd8;  alias, 0 drivers
L_0x5555f7faf0b0 .part/v v0x5555f7f9da30_0, L_0x5555f7faf540, 1;
L_0x5555f7faf150 .concat [ 1 31 0 0], L_0x5555f7faf0b0, L_0x7fc9a36ec0a8;
L_0x5555f7faf2d0 .part/v v0x5555f7f9da30_0, L_0x5555f7faf700, 1;
L_0x5555f7faf3c0 .concat [ 1 31 0 0], L_0x5555f7faf2d0, L_0x7fc9a36ec0f0;
    .scope S_0x5555f7f9c640;
T_0 ;
    %vpi_call 7 25 "$readmemb", "instructions.dat", v0x5555f7f9cbf0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5555f7f9bbf0;
T_1 ;
    %wait E_0x5555f7f56e50;
    %load/vec4 v0x5555f7f9c540_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5555f7f9c480_0;
    %load/vec4 v0x5555f7f9c0a0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %store/vec4a v0x5555f7f9c2d0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5555f7f9ce00;
T_2 ;
    %wait E_0x5555f7f56e50;
    %load/vec4 v0x5555f7f9dc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5555f7f9db10_0;
    %pad/u 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5555f7f9d640_0;
    %assign/vec4/off/d v0x5555f7f9da30_0, 4, 5;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5555f7f98b40;
T_3 ;
    %wait E_0x5555f7f7cd10;
    %load/vec4 v0x5555f7f98e10_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555f7f98f20_0, 0;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x5555f7f98ff0_0;
    %load/vec4 v0x5555f7f990c0_0;
    %add;
    %assign/vec4 v0x5555f7f98f20_0, 0;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x5555f7f98ff0_0;
    %load/vec4 v0x5555f7f990c0_0;
    %and;
    %assign/vec4 v0x5555f7f98f20_0, 0;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x5555f7f98ff0_0;
    %load/vec4 v0x5555f7f990c0_0;
    %or;
    %assign/vec4 v0x5555f7f98f20_0, 0;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x5555f7f98ff0_0;
    %load/vec4 v0x5555f7f990c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0x5555f7f98f20_0, 0;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x5555f7f98ff0_0;
    %load/vec4 v0x5555f7f990c0_0;
    %inv;
    %add;
    %addi 1, 0, 32;
    %assign/vec4 v0x5555f7f98f20_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x5555f7f98ff0_0;
    %load/vec4 v0x5555f7f990c0_0;
    %inv;
    %or;
    %assign/vec4 v0x5555f7f98f20_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x5555f7f98ff0_0;
    %load/vec4 v0x5555f7f990c0_0;
    %inv;
    %and;
    %assign/vec4 v0x5555f7f98f20_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5555f7f98b40;
T_4 ;
    %wait E_0x5555f7f33fc0;
    %load/vec4 v0x5555f7f98f20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555f7f991b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555f7f991b0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5555f7f973c0;
T_5 ;
    %wait E_0x5555f7f56bc0;
    %load/vec4 v0x5555f7f97c10_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7f978d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7f97d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7f97cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7f97810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7f97b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7f97a40_0, 0, 1;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7f978d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7f97d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7f97810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7f97b50_0, 0, 1;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7f978d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7f97d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7f97810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7f97b50_0, 0, 1;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7f978d0_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7f978d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7f97cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7f97810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7f97b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555f7f97a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555f7f97d90_0, 0, 1;
    %load/vec4 v0x5555f7f979a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5555f7f97710_0, 0;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5555f7f97710_0, 0;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555f7f97710_0, 0;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5555f7f97710_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5555f7f97710_0, 0;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5555f7f97f50;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555f7f98360_0, 0;
    %end;
    .thread T_6;
    .scope S_0x5555f7f97f50;
T_7 ;
    %wait E_0x5555f7f56e50;
    %load/vec4 v0x5555f7f98270_0;
    %assign/vec4 v0x5555f7f98360_0, 0;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_test.v";
    "./mips_cpu.v";
    "./util.v";
    "./control_unit.v";
    "./alu.v";
    "./memory.v";
    "./register_file.v";
