<stg><name>example_acc_Pipeline_VITIS_LOOP_31_1</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %alpha_transmit_line, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 2, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %or_i3_i_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %or_i3_i_i_reload

]]></Node>
<StgValue><ssdm name="or_i3_i_i_reload_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %store_ln31 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body.i:0 %i_1 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.i:1 %icmp_ln31 = icmp_eq  i6 %i_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.i:2 %i_2 = add i6 %i_1, i6 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:3 %br_ln31 = br i1 %icmp_ln31, void %for.body.i.split, void %_Z9send_dataRN3hls8directioIbLi0EEEP8ap_fixedILi16ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="6">
<![CDATA[
for.body.i.split:0 %trunc_ln31 = trunc i6 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.i.split:4 %xor_ln32 = xor i5 %trunc_ln31, i5 31

]]></Node>
<StgValue><ssdm name="xor_ln32"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="5">
<![CDATA[
for.body.i.split:5 %zext_ln32 = zext i5 %xor_ln32

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>BitSelector</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i.split:6 %bit = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_i3_i_i_reload_read, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="bit"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.split:8 %store_ln31 = store i6 %i_2, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
_Z9send_dataRN3hls8directioIbLi0EEEP8ap_fixedILi16ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i.split:1 %specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln31"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i.split:2 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.split:3 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body.i.split:7 %write_ln33 = write void @_ssdm_op_Write.ap_hs.volatile.p0i1, i1 %alpha_transmit_line, i1 %bit

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.split:9 %br_ln31 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="34" name="or_i3_i_i_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="or_i3_i_i_reload"/></StgValue>
</port>
<port id="35" name="alpha_transmit_line" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="alpha_transmit_line"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="37" from="StgValue_36" to="i" fromId="36" toId="5">
</dataflow>
<dataflow id="39" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="38" toId="6">
</dataflow>
<dataflow id="40" from="alpha_transmit_line" to="specinterface_ln0" fromId="35" toId="6">
</dataflow>
<dataflow id="42" from="empty_6" to="specinterface_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="44" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="45" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="47" from="empty_3" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="48" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="49" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="50" from="empty_3" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="51" from="empty_3" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="52" from="empty_3" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="54" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="57" from="empty_3" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="58" from="empty_3" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="65" from="_ssdm_op_Read.ap_auto.i32" to="or_i3_i_i_reload_read" fromId="64" toId="7">
</dataflow>
<dataflow id="66" from="or_i3_i_i_reload" to="or_i3_i_i_reload_read" fromId="34" toId="7">
</dataflow>
<dataflow id="68" from="StgValue_67" to="store_ln31" fromId="67" toId="8">
</dataflow>
<dataflow id="69" from="i" to="store_ln31" fromId="5" toId="8">
</dataflow>
<dataflow id="70" from="i" to="i_1" fromId="5" toId="10">
</dataflow>
<dataflow id="71" from="i_1" to="icmp_ln31" fromId="10" toId="11">
</dataflow>
<dataflow id="73" from="StgValue_72" to="icmp_ln31" fromId="72" toId="11">
</dataflow>
<dataflow id="74" from="i_1" to="i_2" fromId="10" toId="12">
</dataflow>
<dataflow id="76" from="StgValue_75" to="i_2" fromId="75" toId="12">
</dataflow>
<dataflow id="77" from="icmp_ln31" to="br_ln31" fromId="11" toId="13">
</dataflow>
<dataflow id="78" from="i_1" to="trunc_ln31" fromId="10" toId="14">
</dataflow>
<dataflow id="79" from="trunc_ln31" to="xor_ln32" fromId="14" toId="15">
</dataflow>
<dataflow id="81" from="StgValue_80" to="xor_ln32" fromId="80" toId="15">
</dataflow>
<dataflow id="82" from="xor_ln32" to="zext_ln32" fromId="15" toId="16">
</dataflow>
<dataflow id="84" from="_ssdm_op_BitSelect.i1.i32.i32" to="bit" fromId="83" toId="17">
</dataflow>
<dataflow id="85" from="or_i3_i_i_reload_read" to="bit" fromId="7" toId="17">
</dataflow>
<dataflow id="86" from="zext_ln32" to="bit" fromId="16" toId="17">
</dataflow>
<dataflow id="87" from="i_2" to="store_ln31" fromId="12" toId="18">
</dataflow>
<dataflow id="88" from="i" to="store_ln31" fromId="5" toId="18">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecPipeline" to="specpipeline_ln31" fromId="89" toId="19">
</dataflow>
<dataflow id="91" from="StgValue_59" to="specpipeline_ln31" fromId="59" toId="19">
</dataflow>
<dataflow id="92" from="StgValue_43" to="specpipeline_ln31" fromId="43" toId="19">
</dataflow>
<dataflow id="93" from="StgValue_43" to="specpipeline_ln31" fromId="43" toId="19">
</dataflow>
<dataflow id="94" from="StgValue_43" to="specpipeline_ln31" fromId="43" toId="19">
</dataflow>
<dataflow id="95" from="empty_3" to="specpipeline_ln31" fromId="46" toId="19">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln31" fromId="96" toId="20">
</dataflow>
<dataflow id="99" from="StgValue_98" to="speclooptripcount_ln31" fromId="98" toId="20">
</dataflow>
<dataflow id="100" from="StgValue_98" to="speclooptripcount_ln31" fromId="98" toId="20">
</dataflow>
<dataflow id="101" from="StgValue_98" to="speclooptripcount_ln31" fromId="98" toId="20">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecLoopName" to="specloopname_ln31" fromId="102" toId="21">
</dataflow>
<dataflow id="105" from="empty_8" to="specloopname_ln31" fromId="104" toId="21">
</dataflow>
<dataflow id="107" from="_ssdm_op_Write.ap_hs.volatile.p0i1" to="write_ln33" fromId="106" toId="22">
</dataflow>
<dataflow id="108" from="alpha_transmit_line" to="write_ln33" fromId="35" toId="22">
</dataflow>
<dataflow id="109" from="bit" to="write_ln33" fromId="17" toId="22">
</dataflow>
<dataflow id="110" from="icmp_ln31" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
