{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 20:52:26 2018 " "Info: Processing started: Sat Oct 27 20:52:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 10 -1 0 } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register estadoatual.estado3 register PCmux\[2\]~reg0 357.02 MHz 2.801 ns Internal " "Info: Clock \"clock\" has Internal fmax of 357.02 MHz between source register \"estadoatual.estado3\" and destination register \"PCmux\[2\]~reg0\" (period= 2.801 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.609 ns + Longest register register " "Info: + Longest register to register delay is 2.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns estadoatual.estado3 1 REG LCFF_X27_Y10_N19 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y10_N19; Fanout = 27; REG Node = 'estadoatual.estado3'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { estadoatual.estado3 } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.053 ns) 0.611 ns PCmux\[1\]~3 2 COMB LCCOMB_X30_Y10_N28 1 " "Info: 2: + IC(0.558 ns) + CELL(0.053 ns) = 0.611 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 1; COMB Node = 'PCmux\[1\]~3'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.611 ns" { estadoatual.estado3 PCmux[1]~3 } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.228 ns) 1.350 ns PCmux\[1\]~4 3 COMB LCCOMB_X27_Y10_N14 3 " "Info: 3: + IC(0.511 ns) + CELL(0.228 ns) = 1.350 ns; Loc. = LCCOMB_X27_Y10_N14; Fanout = 3; COMB Node = 'PCmux\[1\]~4'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { PCmux[1]~3 PCmux[1]~4 } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.746 ns) 2.609 ns PCmux\[2\]~reg0 4 REG LCFF_X30_Y10_N17 1 " "Info: 4: + IC(0.513 ns) + CELL(0.746 ns) = 2.609 ns; Loc. = LCFF_X30_Y10_N17; Fanout = 1; REG Node = 'PCmux\[2\]~reg0'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { PCmux[1]~4 PCmux[2]~reg0 } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 89 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.027 ns ( 39.36 % ) " "Info: Total cell delay = 1.027 ns ( 39.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.582 ns ( 60.64 % ) " "Info: Total interconnect delay = 1.582 ns ( 60.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { estadoatual.estado3 PCmux[1]~3 PCmux[1]~4 PCmux[2]~reg0 } "NODE_NAME" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { estadoatual.estado3 {} PCmux[1]~3 {} PCmux[1]~4 {} PCmux[2]~reg0 {} } { 0.000ns 0.558ns 0.511ns 0.513ns } { 0.000ns 0.053ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.008 ns - Smallest " "Info: - Smallest clock skew is -0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.479 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 42 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 42; COMB Node = 'clock~clkctrl'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns PCmux\[2\]~reg0 3 REG LCFF_X30_Y10_N17 1 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X30_Y10_N17; Fanout = 1; REG Node = 'PCmux\[2\]~reg0'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clock~clkctrl PCmux[2]~reg0 } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 89 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl PCmux[2]~reg0 } "NODE_NAME" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} PCmux[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.487 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 42 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 42; COMB Node = 'clock~clkctrl'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns estadoatual.estado3 3 REG LCFF_X27_Y10_N19 27 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X27_Y10_N19; Fanout = 27; REG Node = 'estadoatual.estado3'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clock~clkctrl estadoatual.estado3 } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl estadoatual.estado3 } "NODE_NAME" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} estadoatual.estado3 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl PCmux[2]~reg0 } "NODE_NAME" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} PCmux[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl estadoatual.estado3 } "NODE_NAME" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} estadoatual.estado3 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 89 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { estadoatual.estado3 PCmux[1]~3 PCmux[1]~4 PCmux[2]~reg0 } "NODE_NAME" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { estadoatual.estado3 {} PCmux[1]~3 {} PCmux[1]~4 {} PCmux[2]~reg0 {} } { 0.000ns 0.558ns 0.511ns 0.513ns } { 0.000ns 0.053ns 0.228ns 0.746ns } "" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl PCmux[2]~reg0 } "NODE_NAME" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} PCmux[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl estadoatual.estado3 } "NODE_NAME" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} estadoatual.estado3 {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "PCmux\[2\]~reg0 opcode\[2\] clock 7.335 ns register " "Info: tsu for register \"PCmux\[2\]~reg0\" (data pin = \"opcode\[2\]\", clock pin = \"clock\") is 7.335 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.724 ns + Longest pin register " "Info: + Longest pin to register delay is 9.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns opcode\[2\] 1 PIN PIN_B5 53 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B5; Fanout = 53; PIN Node = 'opcode\[2\]'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[2] } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.319 ns) + CELL(0.346 ns) 6.522 ns Equal18~0 2 COMB LCCOMB_X22_Y10_N16 5 " "Info: 2: + IC(5.319 ns) + CELL(0.346 ns) = 6.522 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 5; COMB Node = 'Equal18~0'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.665 ns" { opcode[2] Equal18~0 } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 405 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.378 ns) 7.726 ns PCmux\[1\]~3 3 COMB LCCOMB_X30_Y10_N28 1 " "Info: 3: + IC(0.826 ns) + CELL(0.378 ns) = 7.726 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 1; COMB Node = 'PCmux\[1\]~3'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.204 ns" { Equal18~0 PCmux[1]~3 } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.228 ns) 8.465 ns PCmux\[1\]~4 4 COMB LCCOMB_X27_Y10_N14 3 " "Info: 4: + IC(0.511 ns) + CELL(0.228 ns) = 8.465 ns; Loc. = LCCOMB_X27_Y10_N14; Fanout = 3; COMB Node = 'PCmux\[1\]~4'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { PCmux[1]~3 PCmux[1]~4 } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.746 ns) 9.724 ns PCmux\[2\]~reg0 5 REG LCFF_X30_Y10_N17 1 " "Info: 5: + IC(0.513 ns) + CELL(0.746 ns) = 9.724 ns; Loc. = LCFF_X30_Y10_N17; Fanout = 1; REG Node = 'PCmux\[2\]~reg0'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { PCmux[1]~4 PCmux[2]~reg0 } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 89 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.555 ns ( 26.28 % ) " "Info: Total cell delay = 2.555 ns ( 26.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.169 ns ( 73.72 % ) " "Info: Total interconnect delay = 7.169 ns ( 73.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "9.724 ns" { opcode[2] Equal18~0 PCmux[1]~3 PCmux[1]~4 PCmux[2]~reg0 } "NODE_NAME" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "9.724 ns" { opcode[2] {} opcode[2]~combout {} Equal18~0 {} PCmux[1]~3 {} PCmux[1]~4 {} PCmux[2]~reg0 {} } { 0.000ns 0.000ns 5.319ns 0.826ns 0.511ns 0.513ns } { 0.000ns 0.857ns 0.346ns 0.378ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 89 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.479 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 42 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 42; COMB Node = 'clock~clkctrl'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns PCmux\[2\]~reg0 3 REG LCFF_X30_Y10_N17 1 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X30_Y10_N17; Fanout = 1; REG Node = 'PCmux\[2\]~reg0'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clock~clkctrl PCmux[2]~reg0 } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 89 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl PCmux[2]~reg0 } "NODE_NAME" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} PCmux[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "9.724 ns" { opcode[2] Equal18~0 PCmux[1]~3 PCmux[1]~4 PCmux[2]~reg0 } "NODE_NAME" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "9.724 ns" { opcode[2] {} opcode[2]~combout {} Equal18~0 {} PCmux[1]~3 {} PCmux[1]~4 {} PCmux[2]~reg0 {} } { 0.000ns 0.000ns 5.319ns 0.826ns 0.511ns 0.513ns } { 0.000ns 0.857ns 0.346ns 0.378ns 0.228ns 0.746ns } "" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl PCmux[2]~reg0 } "NODE_NAME" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} PCmux[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock WriteReg\[1\] WriteReg\[1\]~reg0 7.165 ns register " "Info: tco from clock \"clock\" to destination pin \"WriteReg\[1\]\" through register \"WriteReg\[1\]~reg0\" is 7.165 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.482 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 42 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 42; COMB Node = 'clock~clkctrl'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns WriteReg\[1\]~reg0 3 REG LCFF_X26_Y9_N25 1 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X26_Y9_N25; Fanout = 1; REG Node = 'WriteReg\[1\]~reg0'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clock~clkctrl WriteReg[1]~reg0 } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 89 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl WriteReg[1]~reg0 } "NODE_NAME" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} WriteReg[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 89 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.589 ns + Longest register pin " "Info: + Longest register to pin delay is 4.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns WriteReg\[1\]~reg0 1 REG LCFF_X26_Y9_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N25; Fanout = 1; REG Node = 'WriteReg\[1\]~reg0'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteReg[1]~reg0 } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 89 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.637 ns) + CELL(1.952 ns) 4.589 ns WriteReg\[1\] 2 PIN PIN_F17 0 " "Info: 2: + IC(2.637 ns) + CELL(1.952 ns) = 4.589 ns; Loc. = PIN_F17; Fanout = 0; PIN Node = 'WriteReg\[1\]'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.589 ns" { WriteReg[1]~reg0 WriteReg[1] } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 42.54 % ) " "Info: Total cell delay = 1.952 ns ( 42.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.637 ns ( 57.46 % ) " "Info: Total interconnect delay = 2.637 ns ( 57.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.589 ns" { WriteReg[1]~reg0 WriteReg[1] } "NODE_NAME" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.589 ns" { WriteReg[1]~reg0 {} WriteReg[1] {} } { 0.000ns 2.637ns } { 0.000ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl WriteReg[1]~reg0 } "NODE_NAME" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} WriteReg[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.589 ns" { WriteReg[1]~reg0 WriteReg[1] } "NODE_NAME" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.589 ns" { WriteReg[1]~reg0 {} WriteReg[1] {} } { 0.000ns 2.637ns } { 0.000ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "WriteReg\[1\]~reg0 opcode\[4\] clock -2.427 ns register " "Info: th for register \"WriteReg\[1\]~reg0\" (data pin = \"opcode\[4\]\", clock pin = \"clock\") is -2.427 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.482 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 42 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 42; COMB Node = 'clock~clkctrl'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns WriteReg\[1\]~reg0 3 REG LCFF_X26_Y9_N25 1 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X26_Y9_N25; Fanout = 1; REG Node = 'WriteReg\[1\]~reg0'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clock~clkctrl WriteReg[1]~reg0 } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 89 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl WriteReg[1]~reg0 } "NODE_NAME" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} WriteReg[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 89 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.058 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.058 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns opcode\[4\] 1 PIN PIN_P5 42 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P5; Fanout = 42; PIN Node = 'opcode\[4\]'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[4] } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.050 ns) + CELL(0.053 ns) 4.903 ns Equal33~0 2 COMB LCCOMB_X26_Y9_N24 7 " "Info: 2: + IC(4.050 ns) + CELL(0.053 ns) = 4.903 ns; Loc. = LCCOMB_X26_Y9_N24; Fanout = 7; COMB Node = 'Equal33~0'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { opcode[4] Equal33~0 } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 665 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.058 ns WriteReg\[1\]~reg0 3 REG LCFF_X26_Y9_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.058 ns; Loc. = LCFF_X26_Y9_N25; Fanout = 1; REG Node = 'WriteReg\[1\]~reg0'" {  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Equal33~0 WriteReg[1]~reg0 } "NODE_NAME" } } { "CONTROL.v" "" { Text "C:/Users/cacob/Desktop/infrahw/_Entregar isso/CPU/CONTROL.v" 89 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.008 ns ( 19.93 % ) " "Info: Total cell delay = 1.008 ns ( 19.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.050 ns ( 80.07 % ) " "Info: Total interconnect delay = 4.050 ns ( 80.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.058 ns" { opcode[4] Equal33~0 WriteReg[1]~reg0 } "NODE_NAME" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.058 ns" { opcode[4] {} opcode[4]~combout {} Equal33~0 {} WriteReg[1]~reg0 {} } { 0.000ns 0.000ns 4.050ns 0.000ns } { 0.000ns 0.800ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl WriteReg[1]~reg0 } "NODE_NAME" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} WriteReg[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.058 ns" { opcode[4] Equal33~0 WriteReg[1]~reg0 } "NODE_NAME" } } { "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "5.058 ns" { opcode[4] {} opcode[4]~combout {} Equal33~0 {} WriteReg[1]~reg0 {} } { 0.000ns 0.000ns 4.050ns 0.000ns } { 0.000ns 0.800ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 27 20:52:27 2018 " "Info: Processing ended: Sat Oct 27 20:52:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
