Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Oct  9 23:18:02 2023
| Host         : Andew-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fourCounter_timing_summary_routed.rpt -pb fourCounter_timing_summary_routed.pb -rpx fourCounter_timing_summary_routed.rpx -warn_on_violation
| Design       : fourCounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    10          
TIMING-18  Warning           Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: cd/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.146        0.000                      0                   72        0.132        0.000                      0                   72        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
myClock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myClock             7.146        0.000                      0                   72        0.132        0.000                      0                   72        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        myClock                     
(none)                      myClock       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myClock
  To Clock:  myClock

Setup :            0  Failing Endpoints,  Worst Slack        7.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.146ns  (required time - arrival time)
  Source:                 c2/outt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 1.002ns (34.606%)  route 1.893ns (65.394%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.636     5.157    c2/clock_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  c2/outt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518     5.675 r  c2/outt_reg[2]/Q
                         net (fo=5, routed)           0.824     6.500    c2/a[2][2]
    SLICE_X63Y39         LUT3 (Prop_lut3_I0_O)        0.152     6.652 r  c2/outt[2]_i_3__1/O
                         net (fo=7, routed)           1.069     7.721    c2/outt[2]_i_3__1_n_0
    SLICE_X64Y39         LUT6 (Prop_lut6_I3_O)        0.332     8.053 r  c2/downn[2]_i_1/O
                         net (fo=1, routed)           0.000     8.053    c2_n_7
    SLICE_X64Y39         FDRE                                         r  downn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517    14.858    clock_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  downn_reg[2]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X64Y39         FDRE (Setup_fdre_C_D)        0.077    15.199    downn_reg[2]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -8.053    
  -------------------------------------------------------------------
                         slack                                  7.146    

Slack (MET) :             7.165ns  (required time - arrival time)
  Source:                 c0/outt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downn_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.934ns (33.320%)  route 1.869ns (66.680%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.636     5.157    c0/clock_IBUF_BUFG
    SLICE_X62Y40         FDRE                                         r  c0/outt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  c0/outt_reg[2]/Q
                         net (fo=8, routed)           0.919     6.532    c0/a[0][2]
    SLICE_X63Y40         LUT4 (Prop_lut4_I2_O)        0.152     6.684 r  c0/downn[2]_i_2/O
                         net (fo=2, routed)           0.950     7.634    c2/downn_reg[3]
    SLICE_X63Y39         LUT6 (Prop_lut6_I2_O)        0.326     7.960 r  c2/downn[3]_i_1/O
                         net (fo=1, routed)           0.000     7.960    c2_n_2
    SLICE_X63Y39         FDRE                                         r  downn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517    14.858    clock_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  downn_reg[3]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X63Y39         FDRE (Setup_fdre_C_D)        0.029    15.126    downn_reg[3]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  7.165    

Slack (MET) :             7.194ns  (required time - arrival time)
  Source:                 c3/outt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.940ns (33.839%)  route 1.838ns (66.161%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     5.156    c3/clock_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  c3/outt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  c3/outt_reg[1]/Q
                         net (fo=7, routed)           0.989     6.601    c3/a[3][1]
    SLICE_X63Y40         LUT5 (Prop_lut5_I3_O)        0.152     6.753 r  c3/upp[3]_i_2/O
                         net (fo=1, routed)           0.849     7.602    c3/upp[3]_i_2_n_0
    SLICE_X63Y40         LUT5 (Prop_lut5_I0_O)        0.332     7.934 r  c3/upp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.934    c3_n_2
    SLICE_X63Y40         FDRE                                         r  upp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517    14.858    clock_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  upp_reg[3]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X63Y40         FDRE (Setup_fdre_C_D)        0.031    15.128    upp_reg[3]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  7.194    

Slack (MET) :             7.259ns  (required time - arrival time)
  Source:                 c1/outt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.992ns (36.729%)  route 1.709ns (63.271%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.634     5.155    c1/clock_IBUF_BUFG
    SLICE_X60Y38         FDSE                                         r  c1/outt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDSE (Prop_fdse_C_Q)         0.518     5.673 f  c1/outt_reg[3]/Q
                         net (fo=12, routed)          1.301     6.974    c1/a[1][3]
    SLICE_X64Y40         LUT4 (Prop_lut4_I0_O)        0.146     7.120 r  c1/upp[2]_i_2/O
                         net (fo=2, routed)           0.408     7.528    c1/outt_reg[3]_0
    SLICE_X63Y40         LUT5 (Prop_lut5_I0_O)        0.328     7.856 r  c1/upp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.856    c1_n_2
    SLICE_X63Y40         FDRE                                         r  upp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517    14.858    clock_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  upp_reg[2]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y40         FDRE (Setup_fdre_C_D)        0.032    15.115    upp_reg[2]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  7.259    

Slack (MET) :             7.261ns  (required time - arrival time)
  Source:                 c1/outt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/outt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.755ns  (logic 1.022ns (37.091%)  route 1.733ns (62.909%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     5.156    c1/clock_IBUF_BUFG
    SLICE_X60Y39         FDSE                                         r  c1/outt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDSE (Prop_fdse_C_Q)         0.518     5.674 r  c1/outt_reg[0]/Q
                         net (fo=9, routed)           0.801     6.476    c1/a[1][0]
    SLICE_X60Y40         LUT3 (Prop_lut3_I2_O)        0.149     6.625 r  c1/outt[2]_i_3__0/O
                         net (fo=6, routed)           0.932     7.557    c1/outt[2]_i_3__0_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I3_O)        0.355     7.912 r  c1/outt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.912    c1/outt[1]_i_1_n_0
    SLICE_X60Y40         FDRE                                         r  c1/outt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.516    14.857    c1/clock_IBUF_BUFG
    SLICE_X60Y40         FDRE                                         r  c1/outt_reg[1]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X60Y40         FDRE (Setup_fdre_C_D)        0.077    15.173    c1/outt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  7.261    

Slack (MET) :             7.264ns  (required time - arrival time)
  Source:                 c2/outt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/boutt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 1.002ns (37.256%)  route 1.687ns (62.744%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.636     5.157    c2/clock_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  c2/outt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518     5.675 f  c2/outt_reg[2]/Q
                         net (fo=5, routed)           0.824     6.500    c2/a[2][2]
    SLICE_X63Y39         LUT3 (Prop_lut3_I0_O)        0.152     6.652 f  c2/outt[2]_i_3__1/O
                         net (fo=7, routed)           0.863     7.515    c2/outt[2]_i_3__1_n_0
    SLICE_X61Y39         LUT4 (Prop_lut4_I3_O)        0.332     7.847 r  c2/boutt_i_1__0/O
                         net (fo=1, routed)           0.000     7.847    c2/boutt_i_1__0_n_0
    SLICE_X61Y39         FDRE                                         r  c2/boutt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.516    14.857    c2/clock_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  c2/boutt_reg/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X61Y39         FDRE (Setup_fdre_C_D)        0.029    15.111    c2/boutt_reg
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                  7.264    

Slack (MET) :             7.282ns  (required time - arrival time)
  Source:                 c2/outt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/coutt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 1.030ns (37.903%)  route 1.687ns (62.097%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.636     5.157    c2/clock_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  c2/outt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518     5.675 r  c2/outt_reg[2]/Q
                         net (fo=5, routed)           0.824     6.500    c2/a[2][2]
    SLICE_X63Y39         LUT3 (Prop_lut3_I0_O)        0.152     6.652 r  c2/outt[2]_i_3__1/O
                         net (fo=7, routed)           0.863     7.515    c2/outt[2]_i_3__1_n_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I4_O)        0.360     7.875 r  c2/coutt_i_1__0/O
                         net (fo=1, routed)           0.000     7.875    c2/coutt_i_1__0_n_0
    SLICE_X61Y39         FDRE                                         r  c2/coutt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.516    14.857    c2/clock_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  c2/coutt_reg/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X61Y39         FDRE (Setup_fdre_C_D)        0.075    15.157    c2/coutt_reg
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  7.282    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 c1/outt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/boutt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 1.022ns (40.207%)  route 1.520ns (59.793%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     5.156    c1/clock_IBUF_BUFG
    SLICE_X60Y39         FDSE                                         r  c1/outt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDSE (Prop_fdse_C_Q)         0.518     5.674 f  c1/outt_reg[0]/Q
                         net (fo=9, routed)           0.801     6.476    c1/a[1][0]
    SLICE_X60Y40         LUT3 (Prop_lut3_I2_O)        0.149     6.625 f  c1/outt[2]_i_3__0/O
                         net (fo=6, routed)           0.718     7.343    c1/outt[2]_i_3__0_n_0
    SLICE_X61Y40         LUT4 (Prop_lut4_I3_O)        0.355     7.698 r  c1/boutt_i_1/O
                         net (fo=1, routed)           0.000     7.698    c1/boutt_i_1_n_0
    SLICE_X61Y40         FDRE                                         r  c1/boutt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.516    14.857    c1/clock_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  c1/boutt_reg/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X61Y40         FDRE (Setup_fdre_C_D)        0.029    15.125    c1/boutt_reg
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 c1/outt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 1.022ns (40.222%)  route 1.519ns (59.778%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     5.156    c1/clock_IBUF_BUFG
    SLICE_X60Y39         FDSE                                         r  c1/outt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDSE (Prop_fdse_C_Q)         0.518     5.674 r  c1/outt_reg[0]/Q
                         net (fo=9, routed)           0.801     6.476    c1/a[1][0]
    SLICE_X60Y40         LUT3 (Prop_lut3_I2_O)        0.149     6.625 r  c1/outt[2]_i_3__0/O
                         net (fo=6, routed)           0.717     7.342    c1/outt[2]_i_3__0_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I3_O)        0.355     7.697 r  c1/downn[1]_i_1/O
                         net (fo=1, routed)           0.000     7.697    c1_n_9
    SLICE_X61Y40         FDRE                                         r  downn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.516    14.857    clock_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  downn_reg[1]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X61Y40         FDRE (Setup_fdre_C_D)        0.031    15.127    downn_reg[1]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.445ns  (required time - arrival time)
  Source:                 c1/outt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/coutt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 1.050ns (40.858%)  route 1.520ns (59.142%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     5.156    c1/clock_IBUF_BUFG
    SLICE_X60Y39         FDSE                                         r  c1/outt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDSE (Prop_fdse_C_Q)         0.518     5.674 r  c1/outt_reg[0]/Q
                         net (fo=9, routed)           0.801     6.476    c1/a[1][0]
    SLICE_X60Y40         LUT3 (Prop_lut3_I2_O)        0.149     6.625 r  c1/outt[2]_i_3__0/O
                         net (fo=6, routed)           0.718     7.343    c1/outt[2]_i_3__0_n_0
    SLICE_X61Y40         LUT5 (Prop_lut5_I4_O)        0.383     7.726 r  c1/coutt_i_1/O
                         net (fo=1, routed)           0.000     7.726    c1/coutt_i_1_n_0
    SLICE_X61Y40         FDRE                                         r  c1/coutt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.516    14.857    c1/clock_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  c1/coutt_reg/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X61Y40         FDRE (Setup_fdre_C_D)        0.075    15.171    c1/coutt_reg
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  7.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 upp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/outt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.476    clock_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  upp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  upp_reg[1]/Q
                         net (fo=7, routed)           0.079     1.696    c1/upp[0]
    SLICE_X60Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.741 r  c1/outt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.741    c1/outt[1]_i_1_n_0
    SLICE_X60Y40         FDRE                                         r  c1/outt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     1.990    c1/clock_IBUF_BUFG
    SLICE_X60Y40         FDRE                                         r  c1/outt_reg[1]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y40         FDRE (Hold_fdre_C_D)         0.120     1.609    c1/outt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 de1/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/state_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.477    de1/clock_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  de1/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  de1/q2_reg/Q
                         net (fo=2, routed)           0.140     1.758    de1/q2
    SLICE_X64Y41         LUT3 (Prop_lut3_I2_O)        0.046     1.804 r  de1/out/O
                         net (fo=1, routed)           0.000     1.804    s0/dup_3
    SLICE_X64Y41         FDRE                                         r  s0/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     1.992    s0/clock_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  s0/state_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X64Y41         FDRE (Hold_fdre_C_D)         0.131     1.621    s0/state_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 downn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/outt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.818%)  route 0.136ns (42.182%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.476    clock_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  downn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  downn_reg[1]/Q
                         net (fo=9, routed)           0.136     1.753    c1/downn[0]
    SLICE_X60Y38         LUT5 (Prop_lut5_I2_O)        0.045     1.798 r  c1/outt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.798    c1/outt[3]_i_1_n_0
    SLICE_X60Y38         FDSE                                         r  c1/outt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.862     1.989    c1/clock_IBUF_BUFG
    SLICE_X60Y38         FDSE                                         r  c1/outt_reg[3]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y38         FDSE (Hold_fdse_C_D)         0.120     1.611    c1/outt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 de1/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s0/outt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.477    de1/clock_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  de1/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  de1/q2_reg/Q
                         net (fo=2, routed)           0.140     1.758    de1/q2
    SLICE_X64Y41         LUT4 (Prop_lut4_I0_O)        0.045     1.803 r  de1/outt_i_1/O
                         net (fo=1, routed)           0.000     1.803    s0/outt
    SLICE_X64Y41         FDRE                                         r  s0/outt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     1.992    s0/clock_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  s0/outt_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X64Y41         FDRE (Hold_fdre_C_D)         0.120     1.610    s0/outt_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 s1/outt_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.773%)  route 0.142ns (43.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.477    s1/clock_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  s1/outt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  s1/outt_reg/Q
                         net (fo=1, routed)           0.142     1.760    c1/up[1]
    SLICE_X61Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.805 r  c1/upp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.805    c1_n_4
    SLICE_X61Y40         FDRE                                         r  upp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     1.990    clock_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  upp_reg[1]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X61Y40         FDRE (Hold_fdre_C_D)         0.092     1.604    upp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 s5/outt_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.757%)  route 0.110ns (37.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.476    s5/clock_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  s5/outt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  s5/outt_reg/Q
                         net (fo=1, routed)           0.110     1.728    c1/down[0]
    SLICE_X61Y40         LUT6 (Prop_lut6_I1_O)        0.045     1.773 r  c1/downn[1]_i_1/O
                         net (fo=1, routed)           0.000     1.773    c1_n_9
    SLICE_X61Y40         FDRE                                         r  downn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     1.990    clock_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  downn_reg[1]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y40         FDRE (Hold_fdre_C_D)         0.092     1.568    downn_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 upp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/outt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.549%)  route 0.161ns (46.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.476    clock_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  upp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  upp_reg[1]/Q
                         net (fo=7, routed)           0.161     1.778    c1/upp[0]
    SLICE_X60Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.823 r  c1/outt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.823    c1/outt[2]_i_1_n_0
    SLICE_X60Y40         FDRE                                         r  c1/outt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     1.990    c1/clock_IBUF_BUFG
    SLICE_X60Y40         FDRE                                         r  c1/outt_reg[2]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y40         FDRE (Hold_fdre_C_D)         0.121     1.610    c1/outt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 upp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/outt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.665%)  route 0.167ns (47.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.477    clock_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  upp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.141     1.618 f  upp_reg[2]/Q
                         net (fo=7, routed)           0.167     1.785    c2/upp[0]
    SLICE_X64Y39         LUT6 (Prop_lut6_I4_O)        0.045     1.830 r  c2/outt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    c2/outt[2]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  c2/outt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     1.991    c2/clock_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  c2/outt_reg[2]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.121     1.613    c2/outt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 de3/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2/state_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.230ns (69.334%)  route 0.102ns (30.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.477    de3/clock_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  de3/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  de3/q1_reg/Q
                         net (fo=3, routed)           0.102     1.707    de3/q1
    SLICE_X63Y41         LUT3 (Prop_lut3_I1_O)        0.102     1.809 r  de3/out/O
                         net (fo=1, routed)           0.000     1.809    s2/dup_1
    SLICE_X63Y41         FDRE                                         r  s2/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     1.992    s2/clock_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  s2/state_reg/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y41         FDRE (Hold_fdre_C_D)         0.107     1.584    s2/state_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 c0/outt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.105%)  route 0.152ns (44.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.477    c0/clock_IBUF_BUFG
    SLICE_X62Y40         FDRE                                         r  c0/outt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  c0/outt_reg[1]/Q
                         net (fo=9, routed)           0.152     1.770    c0/a[0][1]
    SLICE_X62Y41         LUT6 (Prop_lut6_I3_O)        0.045     1.815 r  c0/downn[0]_i_1/O
                         net (fo=1, routed)           0.000     1.815    c0_n_3
    SLICE_X62Y41         FDRE                                         r  downn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     1.992    clock_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  downn_reg[0]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X62Y41         FDRE (Hold_fdre_C_D)         0.091     1.584    downn_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myClock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y41   downn_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y40   downn_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y39   downn_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y39   downn_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y40   upp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y40   upp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y40   upp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y40   upp_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X62Y39   c0/outt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y41   downn_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y41   downn_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y40   downn_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y40   downn_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y39   downn_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y39   downn_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y39   downn_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y39   downn_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y40   upp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y40   upp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y41   downn_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y41   downn_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y40   downn_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y40   downn_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y39   downn_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y39   downn_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y39   downn_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y39   downn_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y40   upp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y40   upp_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.684ns  (logic 4.395ns (57.193%)  route 3.289ns (42.807%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE                         0.000     0.000 r  num_reg[1]/C
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  num_reg[1]/Q
                         net (fo=7, routed)           0.836     1.354    e/Q[1]
    SLICE_X65Y37         LUT4 (Prop_lut4_I1_O)        0.154     1.508 r  e/out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.453     3.961    out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.723     7.684 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.684    out[2]
    U5                                                                r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.529ns  (logic 4.173ns (55.432%)  route 3.356ns (44.568%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE                         0.000     0.000 r  num_reg[0]/C
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  num_reg[0]/Q
                         net (fo=7, routed)           0.840     1.358    e/Q[0]
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.124     1.482 r  e/out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.515     3.998    out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.529 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.529    out[0]
    U7                                                                r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.506ns  (logic 4.383ns (58.388%)  route 3.123ns (41.612%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE                         0.000     0.000 r  num_reg[3]/C
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  num_reg[3]/Q
                         net (fo=7, routed)           0.858     1.376    e/Q[3]
    SLICE_X65Y38         LUT4 (Prop_lut4_I0_O)        0.152     1.528 r  e/out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.266     3.793    out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.713     7.506 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.506    out[6]
    W7                                                                r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.449ns  (logic 4.146ns (55.663%)  route 3.303ns (44.337%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE                         0.000     0.000 r  num_reg[1]/C
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  num_reg[1]/Q
                         net (fo=7, routed)           0.836     1.354    e/Q[1]
    SLICE_X65Y37         LUT4 (Prop_lut4_I3_O)        0.124     1.478 r  e/out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.466     3.945    out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.449 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.449    out[1]
    V5                                                                r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.409ns  (logic 4.410ns (59.522%)  route 2.999ns (40.478%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE                         0.000     0.000 r  num_reg[1]/C
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  num_reg[1]/Q
                         net (fo=7, routed)           0.841     1.359    e/Q[1]
    SLICE_X65Y37         LUT4 (Prop_lut4_I2_O)        0.149     1.508 r  e/out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.158     3.666    out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.743     7.409 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.409    out[4]
    U8                                                                r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.324ns  (logic 4.171ns (56.955%)  route 3.152ns (43.045%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE                         0.000     0.000 r  num_reg[3]/C
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  num_reg[3]/Q
                         net (fo=7, routed)           0.858     1.376    e/Q[3]
    SLICE_X65Y38         LUT4 (Prop_lut4_I0_O)        0.124     1.500 r  e/out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.295     3.794    out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.324 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.324    out[5]
    W6                                                                r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.175ns  (logic 4.178ns (58.228%)  route 2.997ns (41.772%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE                         0.000     0.000 r  num_reg[1]/C
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  num_reg[1]/Q
                         net (fo=7, routed)           0.841     1.359    e/Q[1]
    SLICE_X65Y37         LUT4 (Prop_lut4_I3_O)        0.124     1.483 r  e/out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.156     3.639    out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.175 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.175    out[3]
    V8                                                                r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.040ns  (logic 4.117ns (68.158%)  route 1.923ns (31.842%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE                         0.000     0.000 r  anode_reg[2]/C
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  anode_reg[2]/Q
                         net (fo=1, routed)           1.923     2.342    anode_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.698     6.040 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.040    anode[2]
    V4                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.016ns  (logic 3.955ns (65.738%)  route 2.061ns (34.262%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE                         0.000     0.000 r  anode_reg[1]/C
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  anode_reg[1]/Q
                         net (fo=1, routed)           2.061     2.517    anode_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.016 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.016    anode[1]
    U4                                                                r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.901ns  (logic 3.966ns (67.209%)  route 1.935ns (32.791%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE                         0.000     0.000 r  anode_reg[3]/C
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  anode_reg[3]/Q
                         net (fo=1, routed)           1.935     2.391    anode_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     5.901 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.901    anode[3]
    W4                                                                r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkcou_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.226ns (50.343%)  route 0.223ns (49.657%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE                         0.000     0.000 r  clkcou_reg[1]/C
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  clkcou_reg[1]/Q
                         net (fo=9, routed)           0.223     0.351    c0/Q[1]
    SLICE_X64Y38         LUT6 (Prop_lut6_I3_O)        0.098     0.449 r  c0/num[0]_i_1/O
                         net (fo=1, routed)           0.000     0.449    c0_n_9
    SLICE_X64Y38         FDRE                                         r  num_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.226ns (49.683%)  route 0.229ns (50.317%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE                         0.000     0.000 r  clkcou_reg[1]/C
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  clkcou_reg[1]/Q
                         net (fo=9, routed)           0.229     0.357    clkcou[1]
    SLICE_X65Y37         LUT2 (Prop_lut2_I1_O)        0.098     0.455 r  anode[1]_i_1/O
                         net (fo=1, routed)           0.000     0.455    anode[1]_i_1_n_0
    SLICE_X65Y37         FDRE                                         r  anode_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.226ns (49.683%)  route 0.229ns (50.317%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE                         0.000     0.000 r  clkcou_reg[1]/C
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  clkcou_reg[1]/Q
                         net (fo=9, routed)           0.229     0.357    clkcou[1]
    SLICE_X65Y37         LUT2 (Prop_lut2_I1_O)        0.098     0.455 r  anode[3]_i_1/O
                         net (fo=1, routed)           0.000     0.455    anode[3]_i_1_n_0
    SLICE_X65Y37         FDRE                                         r  anode_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkcou_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.226ns (49.683%)  route 0.229ns (50.317%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE                         0.000     0.000 r  clkcou_reg[1]/C
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  clkcou_reg[1]/Q
                         net (fo=9, routed)           0.229     0.357    clkcou[1]
    SLICE_X65Y37         LUT2 (Prop_lut2_I0_O)        0.098     0.455 r  clkcou[1]_i_1/O
                         net (fo=1, routed)           0.000     0.455    clkcou[1]_i_1_n_0
    SLICE_X65Y37         FDRE                                         r  clkcou_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.227ns (49.793%)  route 0.229ns (50.207%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE                         0.000     0.000 r  clkcou_reg[1]/C
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  clkcou_reg[1]/Q
                         net (fo=9, routed)           0.229     0.357    clkcou[1]
    SLICE_X65Y37         LUT2 (Prop_lut2_I0_O)        0.099     0.456 r  anode[2]_i_1/O
                         net (fo=1, routed)           0.000     0.456    anode[2]_i_1_n_0
    SLICE_X65Y37         FDRE                                         r  anode_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.226ns (48.610%)  route 0.239ns (51.390%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE                         0.000     0.000 r  clkcou_reg[1]/C
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  clkcou_reg[1]/Q
                         net (fo=9, routed)           0.239     0.367    c0/Q[1]
    SLICE_X64Y38         LUT6 (Prop_lut6_I3_O)        0.098     0.465 r  c0/num[3]_i_1/O
                         net (fo=1, routed)           0.000     0.465    c0_n_6
    SLICE_X64Y38         FDRE                                         r  num_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.246ns (52.886%)  route 0.219ns (47.114%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE                         0.000     0.000 r  clkcou_reg[0]/C
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  clkcou_reg[0]/Q
                         net (fo=10, routed)          0.219     0.367    c0/Q[0]
    SLICE_X64Y38         LUT6 (Prop_lut6_I2_O)        0.098     0.465 r  c0/num[1]_i_1/O
                         net (fo=1, routed)           0.000     0.465    c0_n_8
    SLICE_X64Y38         FDRE                                         r  num_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.466ns  (logic 0.226ns (48.506%)  route 0.240ns (51.494%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE                         0.000     0.000 r  clkcou_reg[1]/C
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  clkcou_reg[1]/Q
                         net (fo=9, routed)           0.240     0.368    c0/Q[1]
    SLICE_X64Y38         LUT6 (Prop_lut6_I3_O)        0.098     0.466 r  c0/num[2]_i_1/O
                         net (fo=1, routed)           0.000     0.466    c0_n_7
    SLICE_X64Y38         FDRE                                         r  num_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.226ns (46.802%)  route 0.257ns (53.198%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE                         0.000     0.000 r  clkcou_reg[1]/C
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  clkcou_reg[1]/Q
                         net (fo=9, routed)           0.257     0.385    clkcou[1]
    SLICE_X64Y37         LUT2 (Prop_lut2_I1_O)        0.098     0.483 r  anode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.483    anode[0]_i_1_n_0
    SLICE_X64Y37         FDRE                                         r  anode_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkcou_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkcou_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.661ns  (logic 0.245ns (37.086%)  route 0.416ns (62.914%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDRE                         0.000     0.000 r  clkcou_reg[0]/C
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  clkcou_reg[0]/Q
                         net (fo=10, routed)          0.416     0.564    clkcou[0]
    SLICE_X64Y37         LUT1 (Prop_lut1_I0_O)        0.097     0.661 r  clkcou[0]_i_1/O
                         net (fo=1, routed)           0.000     0.661    clkcou[0]_i_1_n_0
    SLICE_X64Y37         FDRE                                         r  clkcou_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  myClock
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c1/outt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.788ns  (logic 0.642ns (35.908%)  route 1.146ns (64.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     5.156    c1/clock_IBUF_BUFG
    SLICE_X60Y40         FDRE                                         r  c1/outt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  c1/outt_reg[1]/Q
                         net (fo=8, routed)           1.146     6.820    c0/a[1][1]
    SLICE_X64Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.944 r  c0/num[1]_i_1/O
                         net (fo=1, routed)           0.000     6.944    c0_n_8
    SLICE_X64Y38         FDRE                                         r  num_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/outt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.749ns  (logic 0.580ns (33.160%)  route 1.169ns (66.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.636     5.157    c0/clock_IBUF_BUFG
    SLICE_X62Y39         FDSE                                         r  c0/outt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDSE (Prop_fdse_C_Q)         0.456     5.613 r  c0/outt_reg[0]/Q
                         net (fo=10, routed)          1.169     6.782    c0/a[0][0]
    SLICE_X64Y38         LUT6 (Prop_lut6_I0_O)        0.124     6.906 r  c0/num[0]_i_1/O
                         net (fo=1, routed)           0.000     6.906    c0_n_9
    SLICE_X64Y38         FDRE                                         r  num_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/outt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.626ns  (logic 0.642ns (39.477%)  route 0.984ns (60.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     5.156    c1/clock_IBUF_BUFG
    SLICE_X60Y40         FDRE                                         r  c1/outt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  c1/outt_reg[2]/Q
                         net (fo=7, routed)           0.984     6.659    c0/a[1][2]
    SLICE_X64Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.783 r  c0/num[2]_i_1/O
                         net (fo=1, routed)           0.000     6.783    c0_n_7
    SLICE_X64Y38         FDRE                                         r  num_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/outt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.509ns  (logic 0.642ns (42.537%)  route 0.867ns (57.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     5.156    c2/clock_IBUF_BUFG
    SLICE_X60Y39         FDSE                                         r  c2/outt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDSE (Prop_fdse_C_Q)         0.518     5.674 r  c2/outt_reg[3]/Q
                         net (fo=11, routed)          0.867     6.542    c0/a[2][3]
    SLICE_X64Y38         LUT6 (Prop_lut6_I4_O)        0.124     6.666 r  c0/num[3]_i_1/O
                         net (fo=1, routed)           0.000     6.666    c0_n_6
    SLICE_X64Y38         FDRE                                         r  num_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c0/outt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.415%)  route 0.162ns (46.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.476    c0/clock_IBUF_BUFG
    SLICE_X62Y38         FDSE                                         r  c0/outt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDSE (Prop_fdse_C_Q)         0.141     1.617 r  c0/outt_reg[3]/Q
                         net (fo=11, routed)          0.162     1.779    c0/outt_reg[3]_0[0]
    SLICE_X64Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.824 r  c0/num[3]_i_1/O
                         net (fo=1, routed)           0.000     1.824    c0_n_6
    SLICE_X64Y38         FDRE                                         r  num_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/outt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.742%)  route 0.173ns (48.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.476    c2/clock_IBUF_BUFG
    SLICE_X62Y39         FDSE                                         r  c2/outt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDSE (Prop_fdse_C_Q)         0.141     1.617 r  c2/outt_reg[0]/Q
                         net (fo=7, routed)           0.173     1.791    c0/a[2][0]
    SLICE_X64Y38         LUT6 (Prop_lut6_I4_O)        0.045     1.836 r  c0/num[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    c0_n_9
    SLICE_X64Y38         FDRE                                         r  num_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/outt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.086%)  route 0.193ns (50.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.476    c3/clock_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  c3/outt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  c3/outt_reg[1]/Q
                         net (fo=7, routed)           0.193     1.810    c0/a[3][1]
    SLICE_X64Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.855 r  c0/num[1]_i_1/O
                         net (fo=1, routed)           0.000     1.855    c0_n_8
    SLICE_X64Y38         FDRE                                         r  num_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c0/outt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.186ns (46.964%)  route 0.210ns (53.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.477    c0/clock_IBUF_BUFG
    SLICE_X62Y40         FDRE                                         r  c0/outt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  c0/outt_reg[2]/Q
                         net (fo=8, routed)           0.210     1.828    c0/a[0][2]
    SLICE_X64Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.873 r  c0/num[2]_i_1/O
                         net (fo=1, routed)           0.000     1.873    c0_n_7
    SLICE_X64Y38         FDRE                                         r  num_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  myClock

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            c1/outt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.123ns  (logic 1.689ns (23.717%)  route 5.433ns (76.283%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=13, routed)          4.046     5.487    c3/btnc_IBUF
    SLICE_X62Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.611 f  c3/outt[2]_i_4/O
                         net (fo=14, routed)          1.388     6.999    c1/outt_reg[2]_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.123 r  c1/outt[2]_i_1/O
                         net (fo=1, routed)           0.000     7.123    c1/outt[2]_i_1_n_0
    SLICE_X60Y40         FDRE                                         r  c1/outt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.516     4.857    c1/clock_IBUF_BUFG
    SLICE_X60Y40         FDRE                                         r  c1/outt_reg[2]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            c3/coutt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.120ns  (logic 1.719ns (24.147%)  route 5.401ns (75.853%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=13, routed)          4.046     5.487    c3/btnc_IBUF
    SLICE_X62Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.611 f  c3/outt[2]_i_4/O
                         net (fo=14, routed)          1.355     6.966    c3/btnu
    SLICE_X63Y39         LUT5 (Prop_lut5_I3_O)        0.154     7.120 r  c3/coutt_i_1__1/O
                         net (fo=1, routed)           0.000     7.120    c3/coutt_i_1__1_n_0
    SLICE_X63Y39         FDRE                                         r  c3/coutt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517     4.858    c3/clock_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  c3/coutt_reg/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            c3/boutt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.090ns  (logic 1.689ns (23.826%)  route 5.401ns (76.174%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=13, routed)          4.046     5.487    c3/btnc_IBUF
    SLICE_X62Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.611 f  c3/outt[2]_i_4/O
                         net (fo=14, routed)          1.355     6.966    c3/btnu
    SLICE_X63Y39         LUT4 (Prop_lut4_I0_O)        0.124     7.090 r  c3/boutt_i_1__1/O
                         net (fo=1, routed)           0.000     7.090    c3/boutt_i_1__1_n_0
    SLICE_X63Y39         FDRE                                         r  c3/boutt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517     4.858    c3/clock_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  c3/boutt_reg/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            c1/outt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.924ns  (logic 1.689ns (24.397%)  route 5.235ns (75.603%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=13, routed)          4.046     5.487    c3/btnc_IBUF
    SLICE_X62Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.611 f  c3/outt[2]_i_4/O
                         net (fo=14, routed)          1.189     6.800    c1/outt_reg[2]_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I5_O)        0.124     6.924 r  c1/outt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.924    c1/outt[1]_i_1_n_0
    SLICE_X60Y40         FDRE                                         r  c1/outt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.516     4.857    c1/clock_IBUF_BUFG
    SLICE_X60Y40         FDRE                                         r  c1/outt_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            c0/outt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.922ns  (logic 1.689ns (24.404%)  route 5.233ns (75.596%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=13, routed)          4.046     5.487    c3/btnc_IBUF
    SLICE_X62Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.611 f  c3/outt[2]_i_4/O
                         net (fo=14, routed)          1.187     6.798    c0/outt_reg[2]_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     6.922 r  c0/outt[2]_i_1/O
                         net (fo=1, routed)           0.000     6.922    c0/outt[2]_i_1_n_0
    SLICE_X62Y40         FDRE                                         r  c0/outt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517     4.858    c0/clock_IBUF_BUFG
    SLICE_X62Y40         FDRE                                         r  c0/outt_reg[2]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            c0/outt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.911ns  (logic 1.689ns (24.443%)  route 5.222ns (75.557%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=13, routed)          4.046     5.487    c3/btnc_IBUF
    SLICE_X62Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.611 f  c3/outt[2]_i_4/O
                         net (fo=14, routed)          1.176     6.787    c0/outt_reg[2]_1
    SLICE_X62Y40         LUT6 (Prop_lut6_I5_O)        0.124     6.911 r  c0/outt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.911    c0/outt[1]_i_1_n_0
    SLICE_X62Y40         FDRE                                         r  c0/outt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517     4.858    c0/clock_IBUF_BUFG
    SLICE_X62Y40         FDRE                                         r  c0/outt_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            c1/boutt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.524ns  (logic 1.689ns (25.893%)  route 4.835ns (74.107%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=13, routed)          4.046     5.487    c3/btnc_IBUF
    SLICE_X62Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.611 f  c3/outt[2]_i_4/O
                         net (fo=14, routed)          0.789     6.400    c1/outt_reg[2]_0
    SLICE_X61Y40         LUT4 (Prop_lut4_I0_O)        0.124     6.524 r  c1/boutt_i_1/O
                         net (fo=1, routed)           0.000     6.524    c1/boutt_i_1_n_0
    SLICE_X61Y40         FDRE                                         r  c1/boutt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.516     4.857    c1/clock_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  c1/boutt_reg/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            c1/coutt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.518ns  (logic 1.683ns (25.824%)  route 4.835ns (74.176%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=13, routed)          4.046     5.487    c3/btnc_IBUF
    SLICE_X62Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.611 f  c3/outt[2]_i_4/O
                         net (fo=14, routed)          0.789     6.400    c1/outt_reg[2]_0
    SLICE_X61Y40         LUT5 (Prop_lut5_I3_O)        0.118     6.518 r  c1/coutt_i_1/O
                         net (fo=1, routed)           0.000     6.518    c1/coutt_i_1_n_0
    SLICE_X61Y40         FDRE                                         r  c1/coutt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.516     4.857    c1/clock_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  c1/coutt_reg/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            c2/coutt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.461ns  (logic 1.715ns (26.548%)  route 4.746ns (73.452%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=13, routed)          4.046     5.487    c3/btnc_IBUF
    SLICE_X62Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.611 f  c3/outt[2]_i_4/O
                         net (fo=14, routed)          0.700     6.311    c2/outt_reg[2]_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I3_O)        0.150     6.461 r  c2/coutt_i_1__0/O
                         net (fo=1, routed)           0.000     6.461    c2/coutt_i_1__0_n_0
    SLICE_X61Y39         FDRE                                         r  c2/coutt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.516     4.857    c2/clock_IBUF_BUFG
    SLICE_X61Y39         FDRE                                         r  c2/coutt_reg/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            c2/outt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.457ns  (logic 1.689ns (26.162%)  route 4.768ns (73.838%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=13, routed)          4.046     5.487    c3/btnc_IBUF
    SLICE_X62Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.611 f  c3/outt[2]_i_4/O
                         net (fo=14, routed)          0.722     6.333    c2/outt_reg[2]_0
    SLICE_X64Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.457 r  c2/outt[2]_i_1/O
                         net (fo=1, routed)           0.000     6.457    c2/outt[2]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  c2/outt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517     4.858    c2/clock_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  c2/outt_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            de1/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.223ns (37.024%)  route 0.380ns (62.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           0.380     0.603    de1/sw_IBUF[0]
    SLICE_X65Y41         FDRE                                         r  de1/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     1.992    de1/clock_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  de1/q1_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            de4/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.223ns (35.027%)  route 0.413ns (64.973%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[7]_inst/O
                         net (fo=3, routed)           0.413     0.635    de4/sw_IBUF[0]
    SLICE_X65Y41         FDRE                                         r  de4/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     1.992    de4/clock_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  de4/q1_reg/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            de2/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.237ns (36.786%)  route 0.407ns (63.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[3]_inst/O
                         net (fo=3, routed)           0.407     0.643    de2/sw_IBUF[0]
    SLICE_X63Y41         FDRE                                         r  de2/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     1.992    de2/clock_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  de2/q1_reg/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            de3/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.226ns (33.905%)  route 0.440ns (66.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[5]_inst/O
                         net (fo=3, routed)           0.440     0.666    de3/sw_IBUF[0]
    SLICE_X63Y41         FDRE                                         r  de3/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     1.992    de3/clock_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  de3/q1_reg/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            s0/outt_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.268ns (39.507%)  route 0.411ns (60.493%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           0.411     0.634    de1/sw_IBUF[0]
    SLICE_X64Y41         LUT4 (Prop_lut4_I2_O)        0.045     0.679 r  de1/outt_i_1/O
                         net (fo=1, routed)           0.000     0.679    s0/outt
    SLICE_X64Y41         FDRE                                         r  s0/outt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     1.992    s0/clock_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  s0/outt_reg/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            de8/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.220ns (32.317%)  route 0.461ns (67.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[6]_inst/O
                         net (fo=3, routed)           0.461     0.682    de8/sw_IBUF[0]
    SLICE_X65Y39         FDRE                                         r  de8/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     1.991    de8/clock_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  de8/q1_reg/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            s0/state_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.271ns (39.773%)  route 0.411ns (60.227%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           0.411     0.634    de1/sw_IBUF[0]
    SLICE_X64Y41         LUT3 (Prop_lut3_I0_O)        0.048     0.682 r  de1/out/O
                         net (fo=1, routed)           0.000     0.682    s0/dup_3
    SLICE_X64Y41         FDRE                                         r  s0/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     1.992    s0/clock_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  s0/state_reg/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            de6/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.221ns (30.994%)  route 0.492ns (69.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.492     0.713    de6/sw_IBUF[0]
    SLICE_X60Y40         FDRE                                         r  de6/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     1.990    de6/clock_IBUF_BUFG
    SLICE_X60Y40         FDRE                                         r  de6/q1_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            de5/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.224ns (31.123%)  route 0.496ns (68.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           0.496     0.721    de5/sw_IBUF[0]
    SLICE_X62Y41         FDRE                                         r  de5/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     1.992    de5/clock_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  de5/q1_reg/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            de7/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.232ns (31.763%)  route 0.498ns (68.237%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           0.498     0.730    de7/sw_IBUF[0]
    SLICE_X64Y39         FDRE                                         r  de7/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     1.991    de7/clock_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  de7/q1_reg/C





