<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'lab3_z2' (loop 'VITIS_LOOP_7_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('out_ar_addr_write_ln11', lab3_z2/source/lab3_z2.c:11) of variable 'add_ln11', lab3_z2/source/lab3_z2.c:11 on array 'out_ar' and 'load' operation ('out_ar_load', lab3_z2/source/lab3_z2.c:11) on array 'out_ar'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="lab3_z2" solutionName="solution1" date="2022-11-22T17:19:11.339+0300" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(memory) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_q0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_address0 -into $return_group -radix hex&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_local_deadlock -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_local_block -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/inA_ar_q0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/inA_ar_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/inA_ar_address0 -into $return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/LENGTH_inA_ar -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/LENGTH_out_ar -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(memory) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/out_ar_q0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/out_ar_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/out_ar_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/out_ar_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/out_ar_address0 -into $tb_return_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/ap_local_deadlock -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/ap_local_block -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/inA_ar_q0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/inA_ar_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/inA_ar_address0 -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config lab3_z2.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 3 [0.00%] @ &quot;116000&quot;&#xD;&#xA;// RTL Simulation : 1 / 3 [100.00%] @ &quot;262284000&quot;&#xD;&#xA;// RTL Simulation : 2 / 3 [100.00%] @ &quot;524444000&quot;&#xD;&#xA;// RTL Simulation : 3 / 3 [100.00%] @ &quot;786604000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 786652 ns : File &quot;D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol3/sim/verilog/lab3_z2.autotb.v&quot; Line 272&#xD;&#xA;## quit" projectName="lab3_z2" solutionName="ex_sol3" date="2022-11-23T07:32:56.863+0300" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(memory) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_q1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_ce1 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_address1 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/out_ar_address0 -into $return_group -radix hex&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_local_deadlock -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_local_block -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/inA_ar_q0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/inA_ar_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/inA_ar_address0 -into $return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AESL_inst_lab3_z2/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/LENGTH_inA_ar -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/LENGTH_out_ar -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(memory) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/out_ar_q1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/out_ar_ce1 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/out_ar_address1 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/out_ar_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/out_ar_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/out_ar_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/out_ar_address0 -into $tb_return_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/ap_local_deadlock -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/ap_local_block -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_lab3_z2_top/inA_ar_q0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/inA_ar_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z2_top/inA_ar_address0 -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config lab3_z2.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;116000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;131212000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 131260 ns : File &quot;D:/Labs/3sem/FPGA/lab3_z2/lab3_z2/ex_sol2/sim/verilog/lab3_z2.autotb.v&quot; Line 278&#xD;&#xA;## quit" projectName="lab3_z2" solutionName="ex_sol2" date="2022-11-22T18:39:44.975+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined" projectName="lab3_z2" solutionName="ex_sol2" date="2022-11-22T18:39:08.558+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined" projectName="lab3_z2" solutionName="solution1" date="2022-11-22T17:19:49.599+0300" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
