<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Mcspi_ConfigChfmt Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Mcspi_ConfigChfmt Struct Reference<div class="ingroups"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html">MCSPI Driver API</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure to initialize the SPI transfer format register.  
 <a href="struct_mcspi___config_chfmt.html#details">More...</a></p>

<p><code>#include &lt;bsp_mcspi.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:acca5f0d7c857f4e24ad873e171bfc0dc"><td class="memItemLeft" align="right" valign="top">Int32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcspi___config_chfmt.html#acca5f0d7c857f4e24ad873e171bfc0dc">charLength</a></td></tr>
<tr class="separator:acca5f0d7c857f4e24ad873e171bfc0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69e7688734d279b8a3b860e62f8b65d5"><td class="memItemLeft" align="right" valign="top">Bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcspi___config_chfmt.html#a69e7688734d279b8a3b860e62f8b65d5">multiWordAccessEnable</a></td></tr>
<tr class="separator:a69e7688734d279b8a3b860e62f8b65d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21a0044e4baed7fb50786b397b7e347c"><td class="memItemLeft" align="right" valign="top">Bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcspi___config_chfmt.html#a21a0044e4baed7fb50786b397b7e347c">spiChipSelectEnablePol</a></td></tr>
<tr class="separator:a21a0044e4baed7fb50786b397b7e347c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaf1df9eac7fe8122fd6b7f44aaf8e60"><td class="memItemLeft" align="right" valign="top">Int32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcspi___config_chfmt.html#acaf1df9eac7fe8122fd6b7f44aaf8e60">clockMode</a></td></tr>
<tr class="separator:acaf1df9eac7fe8122fd6b7f44aaf8e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a012927b9e71021be4fbe84af003970ac"><td class="memItemLeft" align="right" valign="top">UInt32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcspi___config_chfmt.html#a012927b9e71021be4fbe84af003970ac">clockRatioExtension</a></td></tr>
<tr class="separator:a012927b9e71021be4fbe84af003970ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af548e65170d3b5dec7de6aa8419b12bd"><td class="memItemLeft" align="right" valign="top">Int32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcspi___config_chfmt.html#af548e65170d3b5dec7de6aa8419b12bd">spiWordInitDelay</a></td></tr>
<tr class="separator:af548e65170d3b5dec7de6aa8419b12bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a988c7a846687d3db72e3302445c1c372"><td class="memItemLeft" align="right" valign="top">Int32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcspi___config_chfmt.html#a988c7a846687d3db72e3302445c1c372">trasmitReceiveMode</a></td></tr>
<tr class="separator:a988c7a846687d3db72e3302445c1c372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb7780f498b578a5b2f7388ac8b24a05"><td class="memItemLeft" align="right" valign="top">Bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcspi___config_chfmt.html#acb7780f498b578a5b2f7388ac8b24a05">granularityEnable</a></td></tr>
<tr class="separator:acb7780f498b578a5b2f7388ac8b24a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3edd75cd1b0a873716c2f7148d0bde36"><td class="memItemLeft" align="right" valign="top">UInt32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcspi___config_chfmt.html#a3edd75cd1b0a873716c2f7148d0bde36">busFreq</a></td></tr>
<tr class="separator:a3edd75cd1b0a873716c2f7148d0bde36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cc7d5fd1bc2f74b183820e2305aae87"><td class="memItemLeft" align="right" valign="top">Bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcspi___config_chfmt.html#a6cc7d5fd1bc2f74b183820e2305aae87">spienHighPolarity</a></td></tr>
<tr class="separator:a6cc7d5fd1bc2f74b183820e2305aae87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a081340822131607b069ea9b95ddc5d0e"><td class="memItemLeft" align="right" valign="top">Int32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcspi___config_chfmt.html#a081340822131607b069ea9b95ddc5d0e">slaveModeChipSelect</a></td></tr>
<tr class="separator:a081340822131607b069ea9b95ddc5d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8525f8b6a50cca13cc5719ce9f00af04"><td class="memItemLeft" align="right" valign="top">Int32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcspi___config_chfmt.html#a8525f8b6a50cca13cc5719ce9f00af04">spiDat1Dir</a></td></tr>
<tr class="separator:a8525f8b6a50cca13cc5719ce9f00af04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb13d69875c8a8c7ca47bf6def7c9804"><td class="memItemLeft" align="right" valign="top">Int32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcspi___config_chfmt.html#aeb13d69875c8a8c7ca47bf6def7c9804">spiDat0Dir</a></td></tr>
<tr class="separator:aeb13d69875c8a8c7ca47bf6def7c9804"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Structure to initialize the SPI transfer format register. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a3edd75cd1b0a873716c2f7148d0bde36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UInt32 Mcspi_ConfigChfmt::busFreq</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This is the bus frequency for this data format and maintained by the driver and is opaque to the user. This value must not be touched by the application!! </p>

</div>
</div>
<a class="anchor" id="acca5f0d7c857f4e24ad873e171bfc0dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Int32 Mcspi_ConfigChfmt::charLength</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mcspi_WordLen - Defines word length of the data format, Legal values are b/w 4-32 </p>

</div>
</div>
<a class="anchor" id="acaf1df9eac7fe8122fd6b7f44aaf8e60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Int32 Mcspi_ConfigChfmt::clockMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mcspi_ClkMode - The clock mode selection, depending on the polarity and the phase of the clock </p>

</div>
</div>
<a class="anchor" id="a012927b9e71021be4fbe84af003970ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UInt32 Mcspi_ConfigChfmt::clockRatioExtension</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This option is used to concatenate with MCSPI_CHCONF[CLKD] register for clock ratio only when granularity is one clock cycle (MCSPI_CHCONF[CLKG] set to 1). Then the max value reached is 4096 clock divider ratio </p>

</div>
</div>
<a class="anchor" id="acb7780f498b578a5b2f7388ac8b24a05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bool Mcspi_ConfigChfmt::granularityEnable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRUE - Enable FALSE - Disable </p>

</div>
</div>
<a class="anchor" id="a69e7688734d279b8a3b860e62f8b65d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bool Mcspi_ConfigChfmt::multiWordAccessEnable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This option can only be used when a channel is enabled using a FIFO. It allows the system to perform multiple SPI word access for a single 32-bit OCP word access. This is possible for WL &lt; 16. TRUE - Multiple word access enabled with FIFO. FLASE - Multiple word access disabled. </p>

</div>
</div>
<a class="anchor" id="a081340822131607b069ea9b95ddc5d0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Int32 Mcspi_ConfigChfmt::slaveModeChipSelect</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mcspi_SpienSlv - This is used in the slave mode (channel 0 only), to select the proper master device </p>

</div>
</div>
<a class="anchor" id="a21a0044e4baed7fb50786b397b7e347c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bool Mcspi_ConfigChfmt::spiChipSelectEnablePol</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets the polarity of the SPIEN signal, TRUE - POLARITY HIGH FALSE - POLARITY LOW </p>

</div>
</div>
<a class="anchor" id="aeb13d69875c8a8c7ca47bf6def7c9804"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Int32 Mcspi_ConfigChfmt::spiDat0Dir</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mcspi_DatalineDirection - To configure the Dat0/Dat1 as the IN(Rx) or as OUT(Tx) </p>

</div>
</div>
<a class="anchor" id="a8525f8b6a50cca13cc5719ce9f00af04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Int32 Mcspi_ConfigChfmt::spiDat1Dir</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mcspi_DatalineDirection - To configure the Dat0/Dat1 as the IN(Rx) or as OUT(Tx) </p>

</div>
</div>
<a class="anchor" id="a6cc7d5fd1bc2f74b183820e2305aae87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bool Mcspi_ConfigChfmt::spienHighPolarity</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Chip Select Polarity. Either active high/Low. Default it is set to Active Low = FALSE </p>

</div>
</div>
<a class="anchor" id="af548e65170d3b5dec7de6aa8419b12bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Int32 Mcspi_ConfigChfmt::spiWordInitDelay</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mcspi_InitDelay - This configuration is used to hav the delay for the first spi word transfer to give time for system to complete parallel processes. This option is meaningful in master mode and single channel mode - Only 00 to 0x04 is valid. </p>

</div>
</div>
<a class="anchor" id="a988c7a846687d3db72e3302445c1c372"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Int32 Mcspi_ConfigChfmt::trasmitReceiveMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mcspi_DataTransferMode - The McSPI transmit receive mode(TRM), this holds good for both master as well as receive mode of operation </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="bsp__mcspi_8h.html">bsp_mcspi.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2019, Texas Instruments Incorporated</small>
</body>
</html>
