# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../1a2.srcs/sources_1/new/decoder_dataflow.vhd" \
"../../../../1a2.srcs/sim_1/new/decoder_testbench.vhd" \

# Do not sort compile order
nosort
