{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596469473775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596469473781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 03 23:44:33 2020 " "Processing started: Mon Aug 03 23:44:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596469473781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469473781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off first -c first " "Command: quartus_map --read_settings_files=on --write_settings_files=off first -c first" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469473781 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469474344 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1596469474370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1596469474370 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "qsys.qsys " "Elaborating Platform Designer system entity \"qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469485326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:50 Progress: Loading 2020-07-31_first_qsys/qsys.qsys " "2020.08.03.23:44:50 Progress: Loading 2020-07-31_first_qsys/qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469490026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:50 Progress: Reading input file " "2020.08.03.23:44:50 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469490547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:50 Progress: Adding clk_0 \[clock_source 18.1\] " "2020.08.03.23:44:50 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469490660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:51 Progress: Parameterizing module clk_0 " "2020.08.03.23:44:51 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469491538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:51 Progress: Adding epcs_flash_controller_0 \[altera_avalon_epcs_flash_controller 18.1\] " "2020.08.03.23:44:51 Progress: Adding epcs_flash_controller_0 \[altera_avalon_epcs_flash_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469491540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:51 Progress: Parameterizing module epcs_flash_controller_0 " "2020.08.03.23:44:51 Progress: Parameterizing module epcs_flash_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469491684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:51 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2020.08.03.23:44:51 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469491686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:51 Progress: Parameterizing module jtag_uart_0 " "2020.08.03.23:44:51 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469491722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:51 Progress: Adding nios2 \[altera_nios2_gen2 18.1\] " "2020.08.03.23:44:51 Progress: Adding nios2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469491725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:51 Progress: Parameterizing module nios2 " "2020.08.03.23:44:51 Progress: Parameterizing module nios2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469491958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:51 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2020.08.03.23:44:51 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469491963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:51 Progress: Parameterizing module pio_0 " "2020.08.03.23:44:51 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469491997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:51 Progress: Adding ram \[altera_avalon_onchip_memory2 18.1\] " "2020.08.03.23:44:51 Progress: Adding ram \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469491998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:52 Progress: Parameterizing module ram " "2020.08.03.23:44:52 Progress: Parameterizing module ram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469492038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:52 Progress: Adding sdram_0 \[altera_avalon_new_sdram_controller 18.1\] " "2020.08.03.23:44:52 Progress: Adding sdram_0 \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469492042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:52 Progress: Parameterizing module sdram_0 " "2020.08.03.23:44:52 Progress: Parameterizing module sdram_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469492077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:52 Progress: Adding sdram_1 \[altera_avalon_new_sdram_controller 18.1\] " "2020.08.03.23:44:52 Progress: Adding sdram_1 \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469492079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:52 Progress: Parameterizing module sdram_1 " "2020.08.03.23:44:52 Progress: Parameterizing module sdram_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469492079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:52 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2020.08.03.23:44:52 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469492081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:52 Progress: Parameterizing module sysid_qsys_0 " "2020.08.03.23:44:52 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469492469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:52 Progress: Adding uart_0 \[altera_avalon_uart 18.1\] " "2020.08.03.23:44:52 Progress: Adding uart_0 \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469492470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:52 Progress: Parameterizing module uart_0 " "2020.08.03.23:44:52 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469492492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:52 Progress: Building connections " "2020.08.03.23:44:52 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469492492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:52 Progress: Parameterizing connections " "2020.08.03.23:44:52 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469492539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:52 Progress: Validating " "2020.08.03.23:44:52 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469492543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.08.03.23:44:53 Progress: Done reading input file " "2020.08.03.23:44:53 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469493274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Qsys.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469494043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.epcs_flash_controller_0: Dedicated AS interface is not supported, signals are exported to top level design. " "Qsys.epcs_flash_controller_0: Dedicated AS interface is not supported, signals are exported to top level design." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469494043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469494044 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsys.nios2: Current device family selected does not support 32-bit hard multiplier. This may reduce system Fmax " "Qsys.nios2: Current device family selected does not support 32-bit hard multiplier. This may reduce system Fmax" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469494044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sdram_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Qsys.sdram_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469494045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sdram_1: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Qsys.sdram_1: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469494046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469494047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469494047 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsys.epcs_flash_controller_0: epcs_flash_controller_0.external must be exported, or connected to a matching conduit. " "Qsys.epcs_flash_controller_0: epcs_flash_controller_0.external must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469494051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Generating qsys \"qsys\" for QUARTUS_SYNTH " "Qsys: Generating qsys \"qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469494814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0: Starting RTL generation for module 'qsys_epcs_flash_controller_0' " "Epcs_flash_controller_0: Starting RTL generation for module 'qsys_epcs_flash_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469499959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=qsys_epcs_flash_controller_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0002_epcs_flash_controller_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0002_epcs_flash_controller_0_gen//qsys_epcs_flash_controller_0_component_configuration.pl  --do_build_sim=0  \] " "Epcs_flash_controller_0:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=qsys_epcs_flash_controller_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0002_epcs_flash_controller_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0002_epcs_flash_controller_0_gen//qsys_epcs_flash_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469499959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0: Done RTL generation for module 'qsys_epcs_flash_controller_0' " "Epcs_flash_controller_0: Done RTL generation for module 'qsys_epcs_flash_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469500398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0: \"qsys\" instantiated altera_avalon_epcs_flash_controller \"epcs_flash_controller_0\" " "Epcs_flash_controller_0: \"qsys\" instantiated altera_avalon_epcs_flash_controller \"epcs_flash_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469500407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'qsys_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'qsys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469500415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_jtag_uart_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0003_jtag_uart_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0003_jtag_uart_0_gen//qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_jtag_uart_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0003_jtag_uart_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0003_jtag_uart_0_gen//qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469500415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'qsys_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'qsys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469500764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469500768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: \"qsys\" instantiated altera_nios2_gen2 \"nios2\" " "Nios2: \"qsys\" instantiated altera_nios2_gen2 \"nios2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469501107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'qsys_pio_0' " "Pio_0: Starting RTL generation for module 'qsys_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469501116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_pio_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0004_pio_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0004_pio_0_gen//qsys_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_pio_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0004_pio_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0004_pio_0_gen//qsys_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469501116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'qsys_pio_0' " "Pio_0: Done RTL generation for module 'qsys_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469501347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"qsys\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"qsys\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469501350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram: Starting RTL generation for module 'qsys_ram' " "Ram: Starting RTL generation for module 'qsys_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469501357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_ram --dir=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0005_ram_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0005_ram_gen//qsys_ram_component_configuration.pl  --do_build_sim=0  \] " "Ram:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_ram --dir=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0005_ram_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0005_ram_gen//qsys_ram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469501357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram: Done RTL generation for module 'qsys_ram' " "Ram: Done RTL generation for module 'qsys_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469501665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram: \"qsys\" instantiated altera_avalon_onchip_memory2 \"ram\" " "Ram: \"qsys\" instantiated altera_avalon_onchip_memory2 \"ram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469501670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_0: Starting RTL generation for module 'qsys_sdram_0' " "Sdram_0: Starting RTL generation for module 'qsys_sdram_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469501677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_0:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_sdram_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0006_sdram_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0006_sdram_0_gen//qsys_sdram_0_component_configuration.pl  --do_build_sim=0  \] " "Sdram_0:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_sdram_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0006_sdram_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0006_sdram_0_gen//qsys_sdram_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469501678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_0: Done RTL generation for module 'qsys_sdram_0' " "Sdram_0: Done RTL generation for module 'qsys_sdram_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469502138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_0: \"qsys\" instantiated altera_avalon_new_sdram_controller \"sdram_0\" " "Sdram_0: \"qsys\" instantiated altera_avalon_new_sdram_controller \"sdram_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469502141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_1: Starting RTL generation for module 'qsys_sdram_1' " "Sdram_1: Starting RTL generation for module 'qsys_sdram_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469502148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_1:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_sdram_1 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0007_sdram_1_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0007_sdram_1_gen//qsys_sdram_1_component_configuration.pl  --do_build_sim=0  \] " "Sdram_1:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_sdram_1 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0007_sdram_1_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0007_sdram_1_gen//qsys_sdram_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469502148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_1: Done RTL generation for module 'qsys_sdram_1' " "Sdram_1: Done RTL generation for module 'qsys_sdram_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469502612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_1: \"qsys\" instantiated altera_avalon_new_sdram_controller \"sdram_1\" " "Sdram_1: \"qsys\" instantiated altera_avalon_new_sdram_controller \"sdram_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469502615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469502626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'qsys_uart_0' " "Uart_0: Starting RTL generation for module 'qsys_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469502636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=qsys_uart_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0009_uart_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0009_uart_0_gen//qsys_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec D:/program_d/ntelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/program_d/ntelfpga/18.1/quartus/bin64/perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=qsys_uart_0 --dir=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0009_uart_0_gen/ --quartus_dir=D:/program_d/ntelfpga/18.1/quartus --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0009_uart_0_gen//qsys_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469502636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'qsys_uart_0' " "Uart_0: Done RTL generation for module 'qsys_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469503129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"qsys\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"qsys\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469503132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469505857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469506069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469506299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469506548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469506780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469507018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469507267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469507477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469507676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469509733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469509741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469509750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'qsys_nios2_cpu' " "Cpu: Starting RTL generation for module 'qsys_nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469509767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec D:/Program_D/ntelFPGA/18.1/quartus/bin64//eperlcmd.exe -I D:/Program_D/ntelFPGA/18.1/quartus/bin64//perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_nios2_cpu --dir=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0012_cpu_gen/ --quartus_bindir=D:/Program_D/ntelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0012_cpu_gen//qsys_nios2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec D:/Program_D/ntelFPGA/18.1/quartus/bin64//eperlcmd.exe -I D:/Program_D/ntelFPGA/18.1/quartus/bin64//perl/lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/program_d/ntelfpga/18.1/quartus/sopc_builder/bin -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/program_d/ntelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_nios2_cpu --dir=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0012_cpu_gen/ --quartus_bindir=D:/Program_D/ntelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/38263/AppData/Local/Temp/alt8477_5696215217566501897.dir/0012_cpu_gen//qsys_nios2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469509767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:45:10 (*) Starting Nios II generation " "Cpu: # 2020.08.03 23:45:10 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:45:10 (*)   Checking for plaintext license. " "Cpu: # 2020.08.03 23:45:10 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:45:11 (*)   Plaintext license not found. " "Cpu: # 2020.08.03 23:45:11 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:45:11 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2020.08.03 23:45:11 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:45:11 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2020.08.03 23:45:11 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:45:11 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.08.03 23:45:11 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:45:11 (*)   Creating all objects for CPU " "Cpu: # 2020.08.03 23:45:11 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:45:11 (*)     Testbench " "Cpu: # 2020.08.03 23:45:11 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:45:11 (*)     Instruction decoding " "Cpu: # 2020.08.03 23:45:11 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:45:11 (*)       Instruction fields " "Cpu: # 2020.08.03 23:45:11 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:45:12 (*)       Instruction decodes " "Cpu: # 2020.08.03 23:45:12 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:45:12 (*)       Signals for RTL simulation waveforms " "Cpu: # 2020.08.03 23:45:12 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:45:12 (*)       Instruction controls " "Cpu: # 2020.08.03 23:45:12 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:45:12 (*)     Pipeline frontend " "Cpu: # 2020.08.03 23:45:12 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:45:12 (*)     Pipeline backend " "Cpu: # 2020.08.03 23:45:12 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:45:15 (*)   Generating RTL from CPU objects " "Cpu: # 2020.08.03 23:45:15 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:45:18 (*)   Creating encrypted RTL " "Cpu: # 2020.08.03 23:45:18 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.08.03 23:45:19 (*) Done Nios II generation " "Cpu: # 2020.08.03 23:45:19 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'qsys_nios2_cpu' " "Cpu: Done RTL generation for module 'qsys_nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\" " "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\" " "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_data_master_limiter\" " "Nios2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Done \"qsys\" with 34 modules, 55 files " "Qsys: Done \"qsys\" with 34 modules, 55 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469519777 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "qsys.qsys " "Finished elaborating Platform Designer system entity \"qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469520983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first.v 1 1 " "Found 1 design units, including 1 entities, in source file first.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_hello_world " "Found entity 1: qsys_hello_world" {  } { { "first.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/first.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppl0.v 1 1 " "Found 1 design units, including 1 entities, in source file ppl0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ppl0 " "Found entity 1: ppl0" {  } { { "ppl0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/ppl0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys " "Found entity 1: qsys" {  } { { "db/ip/qsys/qsys.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521179 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/qsys/submodules/altera_merlin_master_agent.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/qsys/submodules/altera_merlin_master_translator.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521190 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/qsys/submodules/altera_reset_synchronizer.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_epcs_flash_controller_0_sub " "Found entity 1: qsys_epcs_flash_controller_0_sub" {  } { { "db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521208 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_epcs_flash_controller_0 " "Found entity 2: qsys_epcs_flash_controller_0" {  } { { "db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_irq_mapper " "Found entity 1: qsys_irq_mapper" {  } { { "db/ip/qsys/submodules/qsys_irq_mapper.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: qsys_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521216 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_jtag_uart_0_scfifo_w " "Found entity 2: qsys_jtag_uart_0_scfifo_w" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521216 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: qsys_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521216 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_jtag_uart_0_scfifo_r " "Found entity 4: qsys_jtag_uart_0_scfifo_r" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521216 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_jtag_uart_0 " "Found entity 5: qsys_jtag_uart_0" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0 " "Found entity 1: qsys_mm_interconnect_0" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: qsys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: qsys_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596469521244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596469521245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521246 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router " "Found entity 2: qsys_mm_interconnect_0_router" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596469521248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596469521248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521249 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router_001 " "Found entity 2: qsys_mm_interconnect_0_router_001" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596469521251 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596469521251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521252 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router_002 " "Found entity 2: qsys_mm_interconnect_0_router_002" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596469521254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596469521254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_004_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521256 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router_004 " "Found entity 2: qsys_mm_interconnect_0_router_004" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_demux_002 " "Found entity 1: qsys_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: qsys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2 " "Found entity 1: qsys_nios2" {  } { { "db/ip/qsys/submodules/qsys_nios2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469521270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469521270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/qsys/submodules/qsys_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_cpu_ic_data_module " "Found entity 1: qsys_nios2_cpu_ic_data_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_nios2_cpu_ic_tag_module " "Found entity 2: qsys_nios2_cpu_ic_tag_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_nios2_cpu_bht_module " "Found entity 3: qsys_nios2_cpu_bht_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_nios2_cpu_register_bank_a_module " "Found entity 4: qsys_nios2_cpu_register_bank_a_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_nios2_cpu_register_bank_b_module " "Found entity 5: qsys_nios2_cpu_register_bank_b_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "6 qsys_nios2_cpu_dc_tag_module " "Found entity 6: qsys_nios2_cpu_dc_tag_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "7 qsys_nios2_cpu_dc_data_module " "Found entity 7: qsys_nios2_cpu_dc_data_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "8 qsys_nios2_cpu_dc_victim_module " "Found entity 8: qsys_nios2_cpu_dc_victim_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "9 qsys_nios2_cpu_nios2_oci_debug " "Found entity 9: qsys_nios2_cpu_nios2_oci_debug" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "10 qsys_nios2_cpu_nios2_oci_break " "Found entity 10: qsys_nios2_cpu_nios2_oci_break" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "11 qsys_nios2_cpu_nios2_oci_xbrk " "Found entity 11: qsys_nios2_cpu_nios2_oci_xbrk" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "12 qsys_nios2_cpu_nios2_oci_dbrk " "Found entity 12: qsys_nios2_cpu_nios2_oci_dbrk" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "13 qsys_nios2_cpu_nios2_oci_itrace " "Found entity 13: qsys_nios2_cpu_nios2_oci_itrace" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "14 qsys_nios2_cpu_nios2_oci_td_mode " "Found entity 14: qsys_nios2_cpu_nios2_oci_td_mode" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "15 qsys_nios2_cpu_nios2_oci_dtrace " "Found entity 15: qsys_nios2_cpu_nios2_oci_dtrace" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "16 qsys_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: qsys_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "17 qsys_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: qsys_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "18 qsys_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: qsys_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "19 qsys_nios2_cpu_nios2_oci_fifo " "Found entity 19: qsys_nios2_cpu_nios2_oci_fifo" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "20 qsys_nios2_cpu_nios2_oci_pib " "Found entity 20: qsys_nios2_cpu_nios2_oci_pib" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "21 qsys_nios2_cpu_nios2_oci_im " "Found entity 21: qsys_nios2_cpu_nios2_oci_im" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "22 qsys_nios2_cpu_nios2_performance_monitors " "Found entity 22: qsys_nios2_cpu_nios2_performance_monitors" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "23 qsys_nios2_cpu_nios2_avalon_reg " "Found entity 23: qsys_nios2_cpu_nios2_avalon_reg" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "24 qsys_nios2_cpu_ociram_sp_ram_module " "Found entity 24: qsys_nios2_cpu_ociram_sp_ram_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "25 qsys_nios2_cpu_nios2_ocimem " "Found entity 25: qsys_nios2_cpu_nios2_ocimem" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "26 qsys_nios2_cpu_nios2_oci " "Found entity 26: qsys_nios2_cpu_nios2_oci" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""} { "Info" "ISGN_ENTITY_NAME" "27 qsys_nios2_cpu " "Found entity 27: qsys_nios2_cpu" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469522222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_cpu_debug_slave_sysclk " "Found entity 1: qsys_nios2_cpu_debug_slave_sysclk" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_sysclk.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469522227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_cpu_debug_slave_tck " "Found entity 1: qsys_nios2_cpu_debug_slave_tck" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_tck.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469522230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_cpu_debug_slave_wrapper " "Found entity 1: qsys_nios2_cpu_debug_slave_wrapper" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469522233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_cpu_mult_cell " "Found entity 1: qsys_nios2_cpu_mult_cell" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469522237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2_cpu_test_bench " "Found entity 1: qsys_nios2_cpu_test_bench" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_test_bench.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469522241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_pio_0 " "Found entity 1: qsys_pio_0" {  } { { "db/ip/qsys/submodules/qsys_pio_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469522244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_ram " "Found entity 1: qsys_ram" {  } { { "db/ip/qsys/submodules/qsys_ram.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469522247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_sdram_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_sdram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_sdram_0_input_efifo_module " "Found entity 1: qsys_sdram_0_input_efifo_module" {  } { { "db/ip/qsys/submodules/qsys_sdram_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522252 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_sdram_0 " "Found entity 2: qsys_sdram_0" {  } { { "db/ip/qsys/submodules/qsys_sdram_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469522252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_sdram_1.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_sdram_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_sdram_1_input_efifo_module " "Found entity 1: qsys_sdram_1_input_efifo_module" {  } { { "db/ip/qsys/submodules/qsys_sdram_1.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522257 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_sdram_1 " "Found entity 2: qsys_sdram_1" {  } { { "db/ip/qsys/submodules/qsys_sdram_1.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_1.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469522257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_sysid_qsys_0 " "Found entity 1: qsys_sysid_qsys_0" {  } { { "db/ip/qsys/submodules/qsys_sysid_qsys_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469522259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/qsys_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_uart_0_tx " "Found entity 1: qsys_uart_0_tx" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522267 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_uart_0_rx_stimulus_source " "Found entity 2: qsys_uart_0_rx_stimulus_source" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522267 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_uart_0_rx " "Found entity 3: qsys_uart_0_rx" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522267 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_uart_0_regs " "Found entity 4: qsys_uart_0_regs" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522267 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_uart_0 " "Found entity 5: qsys_uart_0" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469522267 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_epcs_flash_controller_0.v(402) " "Verilog HDL or VHDL warning at qsys_epcs_flash_controller_0.v(402): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1596469522269 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram_0.v(318) " "Verilog HDL or VHDL warning at qsys_sdram_0.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1596469522306 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram_0.v(328) " "Verilog HDL or VHDL warning at qsys_sdram_0.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1596469522306 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram_0.v(338) " "Verilog HDL or VHDL warning at qsys_sdram_0.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1596469522306 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram_0.v(682) " "Verilog HDL or VHDL warning at qsys_sdram_0.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1596469522308 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram_1.v(318) " "Verilog HDL or VHDL warning at qsys_sdram_1.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram_1.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_1.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1596469522309 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram_1.v(328) " "Verilog HDL or VHDL warning at qsys_sdram_1.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram_1.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_1.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1596469522309 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram_1.v(338) " "Verilog HDL or VHDL warning at qsys_sdram_1.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram_1.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_1.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1596469522309 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram_1.v(682) " "Verilog HDL or VHDL warning at qsys_sdram_1.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram_1.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_1.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1596469522310 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "qsys_hello_world " "Elaborating entity \"qsys_hello_world\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1596469522454 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_rst_n first.v(32) " "Verilog HDL or VHDL warning at first.v(32): object \"sys_rst_n\" assigned a value but never read" {  } { { "first.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/first.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596469522455 "|qsys_hello_world"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ppl0 ppl0:comb_5 " "Elaborating entity \"ppl0\" for hierarchy \"ppl0:comb_5\"" {  } { { "first.v" "comb_5" { Text "D:/project/FPGA/2020-07-31_first_qsys/first.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469522482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ppl0:comb_5\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ppl0:comb_5\|altpll:altpll_component\"" {  } { { "ppl0.v" "altpll_component" { Text "D:/project/FPGA/2020-07-31_first_qsys/ppl0.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469522540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ppl0:comb_5\|altpll:altpll_component " "Elaborated megafunction instantiation \"ppl0:comb_5\|altpll:altpll_component\"" {  } { { "ppl0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/ppl0.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469522555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ppl0:comb_5\|altpll:altpll_component " "Instantiated megafunction \"ppl0:comb_5\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 12 " "Parameter \"clk0_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 12 " "Parameter \"clk1_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -750 " "Parameter \"clk1_phase_shift\" = \"-750\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 12500 " "Parameter \"inclk0_input_frequency\" = \"12500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ppl0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ppl0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522555 ""}  } { { "ppl0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/ppl0.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596469522555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ppl0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ppl0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ppl0_altpll " "Found entity 1: ppl0_altpll" {  } { { "db/ppl0_altpll.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ppl0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469522614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ppl0_altpll ppl0:comb_5\|altpll:altpll_component\|ppl0_altpll:auto_generated " "Elaborating entity \"ppl0_altpll\" for hierarchy \"ppl0:comb_5\|altpll:altpll_component\|ppl0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469522616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys qsys:u0 " "Elaborating entity \"qsys\" for hierarchy \"qsys:u0\"" {  } { { "first.v" "u0" { Text "D:/project/FPGA/2020-07-31_first_qsys/first.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469522631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_epcs_flash_controller_0 qsys:u0\|qsys_epcs_flash_controller_0:epcs_flash_controller_0 " "Elaborating entity \"qsys_epcs_flash_controller_0\" for hierarchy \"qsys:u0\|qsys_epcs_flash_controller_0:epcs_flash_controller_0\"" {  } { { "db/ip/qsys/qsys.v" "epcs_flash_controller_0" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469522667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_epcs_flash_controller_0_sub qsys:u0\|qsys_epcs_flash_controller_0:epcs_flash_controller_0\|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub " "Elaborating entity \"qsys_epcs_flash_controller_0_sub\" for hierarchy \"qsys:u0\|qsys_epcs_flash_controller_0:epcs_flash_controller_0\|qsys_epcs_flash_controller_0_sub:the_qsys_epcs_flash_controller_0_sub\"" {  } { { "db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" "the_qsys_epcs_flash_controller_0_sub" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469522676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:u0\|qsys_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:u0\|qsys_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\"" {  } { { "db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" "the_boot_copier_rom" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469522759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"qsys:u0\|qsys_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\"" {  } { { "db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" 551 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469522772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"qsys:u0\|qsys_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qsys_epcs_flash_controller_0_boot_rom.hex " "Parameter \"init_file\" = \"qsys_epcs_flash_controller_0_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469522772 ""}  } { { "db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" 551 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596469522772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4061.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4061.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4061 " "Found entity 1: altsyncram_4061" {  } { { "db/altsyncram_4061.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_4061.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469522834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469522834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4061 qsys:u0\|qsys_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\|altsyncram_4061:auto_generated " "Elaborating entity \"altsyncram_4061\" for hierarchy \"qsys:u0\|qsys_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\|altsyncram_4061:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469522836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_jtag_uart_0 qsys:u0\|qsys_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"qsys_jtag_uart_0\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/qsys/qsys.v" "jtag_uart_0" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469522978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_jtag_uart_0_scfifo_w qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w " "Elaborating entity \"qsys_jtag_uart_0_scfifo_w\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "the_qsys_jtag_uart_0_scfifo_w" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469522992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "wfifo" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469523215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469523223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469523223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469523223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469523223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469523223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469523223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469523223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469523223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469523223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469523223 ""}  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596469523223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469523278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469523278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469523281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469523302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469523302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469523305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469523326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469523326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469523330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469523386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469523386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469523392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469523451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469523451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469523455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469523515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469523515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_w:the_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469523519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_jtag_uart_0_scfifo_r qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r " "Elaborating entity \"qsys_jtag_uart_0_scfifo_r\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|qsys_jtag_uart_0_scfifo_r:the_qsys_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "the_qsys_jtag_uart_0_scfifo_r" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469523540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "qsys_jtag_uart_0_alt_jtag_atlantic" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469523905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469523931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469523931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469523931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469523931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469523931 ""}  } { { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596469523931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469524581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys:u0\|qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469524729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2 qsys:u0\|qsys_nios2:nios2 " "Elaborating entity \"qsys_nios2\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\"" {  } { { "db/ip/qsys/qsys.v" "nios2" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469524778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu " "Elaborating entity \"qsys_nios2_cpu\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\"" {  } { { "db/ip/qsys/submodules/qsys_nios2.v" "cpu" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469524829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_test_bench qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_test_bench:the_qsys_nios2_cpu_test_bench " "Elaborating entity \"qsys_nios2_cpu_test_bench\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_test_bench:the_qsys_nios2_cpu_test_bench\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_test_bench" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 6031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469525356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_ic_data_module qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data " "Elaborating entity \"qsys_nios2_cpu_ic_data_module\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "qsys_nios2_cpu_ic_data" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 7033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469525413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_altsyncram" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469525433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469525447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525447 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596469525447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469525510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469525510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_data_module:qsys_nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469525512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_ic_tag_module qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag " "Elaborating entity \"qsys_nios2_cpu_ic_tag_module\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "qsys_nios2_cpu_ic_tag" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 7099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469525681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_altsyncram" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469525699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469525712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 26 " "Parameter \"width_a\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 26 " "Parameter \"width_b\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525712 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596469525712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fad1 " "Found entity 1: altsyncram_fad1" {  } { { "db/altsyncram_fad1.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_fad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469525773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469525773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fad1 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fad1:auto_generated " "Elaborating entity \"altsyncram_fad1\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_ic_tag_module:qsys_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469525775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_bht_module qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht " "Elaborating entity \"qsys_nios2_cpu_bht_module\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "qsys_nios2_cpu_bht" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 7297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469525834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_altsyncram" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469525851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469525864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469525864 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596469525864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469525923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469525923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_bht_module:qsys_nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469525925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_register_bank_a_module qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a " "Elaborating entity \"qsys_nios2_cpu_register_bank_a_module\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "qsys_nios2_cpu_register_bank_a" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 8264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469525974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_altsyncram" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469525993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526162 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596469526162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469526224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469526224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_register_bank_a_module:qsys_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_register_bank_b_module qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_register_bank_b_module:qsys_nios2_cpu_register_bank_b " "Elaborating entity \"qsys_nios2_cpu_register_bank_b_module\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_register_bank_b_module:qsys_nios2_cpu_register_bank_b\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "qsys_nios2_cpu_register_bank_b" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 8282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_mult_cell qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell " "Elaborating entity \"qsys_nios2_cpu_mult_cell\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_mult_cell" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 8810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add " "Elaborating entity \"altera_mult_add\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v" "the_altmult_add" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 UNREGISTERED " "Parameter \"multiplier_register0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR1 " "Parameter \"output_aclr\" = \"ACLR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK1 " "Parameter \"output_register\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_USED " "Parameter \"port_signa\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_USED " "Parameter \"port_signb\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a UNREGISTERED " "Parameter \"signed_pipeline_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b UNREGISTERED " "Parameter \"signed_pipeline_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 64 " "Parameter \"width_result\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526359 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_mult_cell.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596469526359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_t2i2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_t2i2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_t2i2 " "Found entity 1: altera_mult_add_t2i2" {  } { { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469526417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469526417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_t2i2 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated " "Elaborating entity \"altera_mult_add_t2i2\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_t2i2.v" "altera_mult_add_rtl1" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 NONE " "Parameter \"multiplier_aclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 UNREGISTERED " "Parameter \"multiplier_register0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR1 " "Parameter \"output_aclr\" = \"ACLR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK1 " "Parameter \"output_register\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_USED " "Parameter \"port_signa\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_USED " "Parameter \"port_signb\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 64 " "Parameter \"width_result\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469526595 ""}  } { { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596469526595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526608 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526630 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526655 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_1" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526675 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_1 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_1\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2003 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526708 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526814 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526836 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526875 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526915 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526944 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526968 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469526975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469527012 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469527020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469527308 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469527337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_a_ext_block_0" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469527347 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2985 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469527357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469527419 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469527507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469527539 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469527583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469527590 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469527598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469527630 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469527638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469527670 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_t2i2.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altera_mult_add_t2i2.v" 131 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469527686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_dc_tag_module qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag " "Elaborating entity \"qsys_nios2_cpu_dc_tag_module\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "qsys_nios2_cpu_dc_tag" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 9440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469527725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_altsyncram" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469527741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469527754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Parameter \"width_a\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 21 " "Parameter \"width_b\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527754 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596469527754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nic1 " "Found entity 1: altsyncram_nic1" {  } { { "db/altsyncram_nic1.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_nic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469527824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469527824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nic1 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_nic1:auto_generated " "Elaborating entity \"altsyncram_nic1\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_tag_module:qsys_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_nic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469527827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_dc_data_module qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data " "Elaborating entity \"qsys_nios2_cpu_dc_data_module\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "qsys_nios2_cpu_dc_data" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 9506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469527892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_altsyncram" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469527910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469527923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469527923 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596469527923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469527995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469527995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_data_module:qsys_nios2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469527997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_dc_victim_module qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim " "Elaborating entity \"qsys_nios2_cpu_dc_victim_module\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "qsys_nios2_cpu_dc_victim" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 9618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469528070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_altsyncram" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469528094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469528111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469528112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469528112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469528112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469528112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469528112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469528112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469528112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469528112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469528112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469528112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469528112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469528112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469528112 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596469528112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469528185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469528185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_dc_victim_module:qsys_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469528187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci " "Elaborating entity \"qsys_nios2_cpu_nios2_oci\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 10423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469528250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_debug qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_debug\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_debug" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469528321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_altera_std_synchronizer" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469528359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469528367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469528367 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596469528367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_break qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_break:the_qsys_nios2_cpu_nios2_oci_break " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_break\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_break:the_qsys_nios2_cpu_nios2_oci_break\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_break" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469528408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_xbrk qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_xbrk:the_qsys_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_xbrk:the_qsys_nios2_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_xbrk" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469528490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_dbrk qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_dbrk:the_qsys_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_dbrk:the_qsys_nios2_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_dbrk" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469528533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_itrace qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_itrace:the_qsys_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_itrace\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_itrace:the_qsys_nios2_cpu_nios2_oci_itrace\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_itrace" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469528583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_dtrace qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_dtrace:the_qsys_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_dtrace:the_qsys_nios2_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_dtrace" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469528629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_td_mode qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_dtrace:the_qsys_nios2_cpu_nios2_oci_dtrace\|qsys_nios2_cpu_nios2_oci_td_mode:qsys_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_dtrace:the_qsys_nios2_cpu_nios2_oci_dtrace\|qsys_nios2_cpu_nios2_oci_td_mode:qsys_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "qsys_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469528723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_fifo qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_fifo:the_qsys_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_fifo\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_fifo:the_qsys_nios2_cpu_nios2_oci_fifo\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_fifo" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469528766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_compute_input_tm_cnt qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_fifo:the_qsys_nios2_cpu_nios2_oci_fifo\|qsys_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_fifo:the_qsys_nios2_cpu_nios2_oci_fifo\|qsys_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469528835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_fifo_wrptr_inc qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_fifo:the_qsys_nios2_cpu_nios2_oci_fifo\|qsys_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_fifo:the_qsys_nios2_cpu_nios2_oci_fifo\|qsys_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469528877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_fifo_cnt_inc qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_fifo:the_qsys_nios2_cpu_nios2_oci_fifo\|qsys_nios2_cpu_nios2_oci_fifo_cnt_inc:the_qsys_nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_fifo:the_qsys_nios2_cpu_nios2_oci_fifo\|qsys_nios2_cpu_nios2_oci_fifo_cnt_inc:the_qsys_nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469528919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_pib qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_pib:the_qsys_nios2_cpu_nios2_oci_pib " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_pib\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_pib:the_qsys_nios2_cpu_nios2_oci_pib\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_pib" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469528964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_oci_im qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_im:the_qsys_nios2_cpu_nios2_oci_im " "Elaborating entity \"qsys_nios2_cpu_nios2_oci_im\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_im:the_qsys_nios2_cpu_nios2_oci_im\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_im" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469529007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_avalon_reg qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"qsys_nios2_cpu_nios2_avalon_reg\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_avalon_reg:the_qsys_nios2_cpu_nios2_avalon_reg\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_avalon_reg" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469529054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_nios2_ocimem qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem " "Elaborating entity \"qsys_nios2_cpu_nios2_ocimem\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_ocimem" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469529100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_ociram_sp_ram_module qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem\|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram " "Elaborating entity \"qsys_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem\|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "qsys_nios2_cpu_ociram_sp_ram" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469529181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem\|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem\|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_altsyncram" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469529198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem\|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem\|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469529211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem\|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem\|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529211 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596469529211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469529272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469529272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem\|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_ocimem:the_qsys_nios2_cpu_nios2_ocimem\|qsys_nios2_cpu_ociram_sp_ram_module:qsys_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469529275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_debug_slave_wrapper qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper " "Elaborating entity \"qsys_nios2_cpu_debug_slave_wrapper\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_debug_slave_wrapper" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469529302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_debug_slave_tck qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck " "Elaborating entity \"qsys_nios2_cpu_debug_slave_tck\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|qsys_nios2_cpu_debug_slave_tck:the_qsys_nios2_cpu_debug_slave_tck\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" "the_qsys_nios2_cpu_debug_slave_tck" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469529315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2_cpu_debug_slave_sysclk qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|qsys_nios2_cpu_debug_slave_sysclk:the_qsys_nios2_cpu_debug_slave_sysclk " "Elaborating entity \"qsys_nios2_cpu_debug_slave_sysclk\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|qsys_nios2_cpu_debug_slave_sysclk:the_qsys_nios2_cpu_debug_slave_sysclk\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" "the_qsys_nios2_cpu_debug_slave_sysclk" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469529360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" "qsys_nios2_cpu_debug_slave_phy" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469529426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy\"" {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469529434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529434 ""}  } { { "db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596469529434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469529438 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469529447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469529452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_debug_slave_wrapper:the_qsys_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469529467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_pio_0 qsys:u0\|qsys_pio_0:pio_0 " "Elaborating entity \"qsys_pio_0\" for hierarchy \"qsys:u0\|qsys_pio_0:pio_0\"" {  } { { "db/ip/qsys/qsys.v" "pio_0" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469529484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_ram qsys:u0\|qsys_ram:ram " "Elaborating entity \"qsys_ram\" for hierarchy \"qsys:u0\|qsys_ram:ram\"" {  } { { "db/ip/qsys/qsys.v" "ram" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469529494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:u0\|qsys_ram:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:u0\|qsys_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_ram.v" "the_altsyncram" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469529510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_ram:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:u0\|qsys_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_ram.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469529523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_ram:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:u0\|qsys_ram:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qsys_ram.hex " "Parameter \"init_file\" = \"qsys_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469529523 ""}  } { { "db/ip/qsys/submodules/qsys_ram.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596469529523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1kf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1kf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1kf1 " "Found entity 1: altsyncram_1kf1" {  } { { "db/altsyncram_1kf1.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/altsyncram_1kf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469529587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469529587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1kf1 qsys:u0\|qsys_ram:ram\|altsyncram:the_altsyncram\|altsyncram_1kf1:auto_generated " "Elaborating entity \"altsyncram_1kf1\" for hierarchy \"qsys:u0\|qsys_ram:ram\|altsyncram:the_altsyncram\|altsyncram_1kf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469529590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_sdram_0 qsys:u0\|qsys_sdram_0:sdram_0 " "Elaborating entity \"qsys_sdram_0\" for hierarchy \"qsys:u0\|qsys_sdram_0:sdram_0\"" {  } { { "db/ip/qsys/qsys.v" "sdram_0" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469529835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_sdram_0_input_efifo_module qsys:u0\|qsys_sdram_0:sdram_0\|qsys_sdram_0_input_efifo_module:the_qsys_sdram_0_input_efifo_module " "Elaborating entity \"qsys_sdram_0_input_efifo_module\" for hierarchy \"qsys:u0\|qsys_sdram_0:sdram_0\|qsys_sdram_0_input_efifo_module:the_qsys_sdram_0_input_efifo_module\"" {  } { { "db/ip/qsys/submodules/qsys_sdram_0.v" "the_qsys_sdram_0_input_efifo_module" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469529933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_sdram_1 qsys:u0\|qsys_sdram_1:sdram_1 " "Elaborating entity \"qsys_sdram_1\" for hierarchy \"qsys:u0\|qsys_sdram_1:sdram_1\"" {  } { { "db/ip/qsys/qsys.v" "sdram_1" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469529953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_sdram_1_input_efifo_module qsys:u0\|qsys_sdram_1:sdram_1\|qsys_sdram_1_input_efifo_module:the_qsys_sdram_1_input_efifo_module " "Elaborating entity \"qsys_sdram_1_input_efifo_module\" for hierarchy \"qsys:u0\|qsys_sdram_1:sdram_1\|qsys_sdram_1_input_efifo_module:the_qsys_sdram_1_input_efifo_module\"" {  } { { "db/ip/qsys/submodules/qsys_sdram_1.v" "the_qsys_sdram_1_input_efifo_module" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_1.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469530057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_sysid_qsys_0 qsys:u0\|qsys_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"qsys_sysid_qsys_0\" for hierarchy \"qsys:u0\|qsys_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/qsys/qsys.v" "sysid_qsys_0" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469530116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_uart_0 qsys:u0\|qsys_uart_0:uart_0 " "Elaborating entity \"qsys_uart_0\" for hierarchy \"qsys:u0\|qsys_uart_0:uart_0\"" {  } { { "db/ip/qsys/qsys.v" "uart_0" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469530126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_uart_0_tx qsys:u0\|qsys_uart_0:uart_0\|qsys_uart_0_tx:the_qsys_uart_0_tx " "Elaborating entity \"qsys_uart_0_tx\" for hierarchy \"qsys:u0\|qsys_uart_0:uart_0\|qsys_uart_0_tx:the_qsys_uart_0_tx\"" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "the_qsys_uart_0_tx" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469530138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_uart_0_rx qsys:u0\|qsys_uart_0:uart_0\|qsys_uart_0_rx:the_qsys_uart_0_rx " "Elaborating entity \"qsys_uart_0_rx\" for hierarchy \"qsys:u0\|qsys_uart_0:uart_0\|qsys_uart_0_rx:the_qsys_uart_0_rx\"" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "the_qsys_uart_0_rx" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469530151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_uart_0_rx_stimulus_source qsys:u0\|qsys_uart_0:uart_0\|qsys_uart_0_rx:the_qsys_uart_0_rx\|qsys_uart_0_rx_stimulus_source:the_qsys_uart_0_rx_stimulus_source " "Elaborating entity \"qsys_uart_0_rx_stimulus_source\" for hierarchy \"qsys:u0\|qsys_uart_0:uart_0\|qsys_uart_0_rx:the_qsys_uart_0_rx\|qsys_uart_0_rx_stimulus_source:the_qsys_uart_0_rx_stimulus_source\"" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "the_qsys_uart_0_rx_stimulus_source" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469530169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_uart_0_regs qsys:u0\|qsys_uart_0:uart_0\|qsys_uart_0_regs:the_qsys_uart_0_regs " "Elaborating entity \"qsys_uart_0_regs\" for hierarchy \"qsys:u0\|qsys_uart_0:uart_0\|qsys_uart_0_regs:the_qsys_uart_0_regs\"" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "the_qsys_uart_0_regs" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469530189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0 qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_mm_interconnect_0\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/qsys/qsys.v" "mm_interconnect_0" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469530209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_data_master_translator" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469530597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469530613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469530630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469530649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469530668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "epcs_flash_controller_0_epcs_control_port_translator" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469530686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "ram_s1_translator" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469530704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "pio_0_s1_translator" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469530721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_0_s1_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "sdram_0_s1_translator" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469530740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "uart_0_s1_translator" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469530758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_data_master_agent" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469530775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469530791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469530806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469530828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469530848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "sdram_0_s1_agent_rsp_fifo" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469530906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router:router " "Elaborating entity \"qsys_mm_interconnect_0_router\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router:router\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_default_decode qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router:router\|qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router:router\|qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_001 qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"qsys_mm_interconnect_0_router_001\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router_001" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_001_default_decode qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_001:router_001\|qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_001:router_001\|qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_002 qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"qsys_mm_interconnect_0_router_002\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router_002" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_002_default_decode qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_002:router_002\|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_002:router_002\|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_004 qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"qsys_mm_interconnect_0_router_004\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router_004" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_004_default_decode qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_004:router_004\|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_004:router_004\|qsys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_data_master_limiter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "nios2_data_master_limiter" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_cmd_demux qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "cmd_demux" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_cmd_demux_001 qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_cmd_mux qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "cmd_mux" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_cmd_mux_002 qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"qsys_mm_interconnect_0_cmd_mux_002\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_rsp_demux qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "rsp_demux" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_rsp_demux_002 qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"qsys_mm_interconnect_0_rsp_demux_002\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_rsp_mux qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "rsp_mux" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_rsp_mux_001 qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_avalon_st_adapter qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"qsys:u0\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_irq_mapper qsys:u0\|qsys_irq_mapper:irq_mapper " "Elaborating entity \"qsys_irq_mapper\" for hierarchy \"qsys:u0\|qsys_irq_mapper:irq_mapper\"" {  } { { "db/ip/qsys/qsys.v" "irq_mapper" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/qsys/qsys.v" "rst_controller" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/qsys/qsys.v" "rst_controller_001" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/qsys.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469531692 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_qsys_nios2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_qsys_nios2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "the_qsys_nios2_cpu_nios2_oci_itrace" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1596469533541 "|qsys_hello_world|qsys:u0|qsys_nios2:nios2|qsys_nios2_cpu:cpu|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci|qsys_nios2_cpu_nios2_oci_itrace:the_qsys_nios2_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1596469534059 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.08.03.23:45:38 Progress: Loading sld72322c81/alt_sld_fab_wrapper_hw.tcl " "2020.08.03.23:45:38 Progress: Loading sld72322c81/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469538905 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469541731 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469541919 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469543823 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469543963 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469544109 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469544277 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469544282 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469544283 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1596469544974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72322c81/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld72322c81/alt_sld_fab.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469545252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469545252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469545350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469545350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469545356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469545356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469545430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469545430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469545528 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469545528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469545528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/sld72322c81/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469545604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469545604 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469553339 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1596469553339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469553415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 33 " "Parameter \"LPM_WIDTHA\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469553415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 33 " "Parameter \"LPM_WIDTHB\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469553415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 66 " "Parameter \"LPM_WIDTHP\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469553415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 66 " "Parameter \"LPM_WIDTHR\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469553415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469553415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469553415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469553415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469553415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596469553415 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596469553415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_kp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_kp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_kp01 " "Found entity 1: mult_kp01" {  } { { "db/mult_kp01.tdf" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/mult_kp01.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596469553476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469553476 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1596469554135 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "204 " "Ignored 204 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "204 " "Ignored 204 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1596469554288 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1596469554288 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/qsys/submodules/qsys_sdram_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v" 442 -1 0 } } { "db/ip/qsys/submodules/qsys_sdram_1.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_1.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/qsys/submodules/qsys_sdram_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v" 356 -1 0 } } { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 352 -1 0 } } { "db/ip/qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/qsys/submodules/qsys_sdram_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 7703 -1 0 } } { "db/ip/qsys/submodules/qsys_jtag_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_jtag_uart_0.v" 398 -1 0 } } { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 4061 -1 0 } } { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v" 43 -1 0 } } { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_uart_0.v" 42 -1 0 } } { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 5954 -1 0 } } { "db/ip/qsys/submodules/qsys_nios2_cpu.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.v" 7712 -1 0 } } { "db/ip/qsys/submodules/altera_reset_synchronizer.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" 243 -1 0 } } { "db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_epcs_flash_controller_0.v" 253 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1596469554354 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1596469554354 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sram0_cke VCC " "Pin \"sram0_cke\" is stuck at VCC" {  } { { "first.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/first.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596469558094 "|qsys_hello_world|sram0_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram1_cke VCC " "Pin \"sram1_cke\" is stuck at VCC" {  } { { "first.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/first.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596469558094 "|qsys_hello_world|sram1_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1596469558094 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469558509 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "52 " "52 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1596469563154 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469563434 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1596469564368 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Analysis & Synthesis" 0 -1 1596469564368 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596469564368 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596469564368 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500          clk " "  12.500          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596469564368 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 comb_5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   6.000 comb_5\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596469564368 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.000 comb_5\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   6.000 comb_5\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596469564368 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 jtag.bp.u0_jtag_uart_0_qsys_jtag_uart_0_alt_jtag_atlantic_raw_tck " "   1.000 jtag.bp.u0_jtag_uart_0_qsys_jtag_uart_0_alt_jtag_atlantic_raw_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596469564368 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 jtag.bp.u0_nios2_cpu_the_qsys_nios2_cpu_nios2_oci_the_qsys_nios2_cpu_debug_slave_wrapper_qsys_nios2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck " "   1.000 jtag.bp.u0_nios2_cpu_the_qsys_nios2_cpu_nios2_oci_the_qsys_nios2_cpu_debug_slave_wrapper_qsys_nios2_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596469564368 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469564368 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469564678 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 3915 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 3915 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1596469568779 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469568786 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 1537 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1537 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1596469571379 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:08 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:08" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469571392 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/project/FPGA/2020-07-31_first_qsys/output_files/first.map.smsg " "Generated suppressed messages file D:/project/FPGA/2020-07-31_first_qsys/output_files/first.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469572114 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1596469573723 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596469573723 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "127 " "Optimize away 127 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[31\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[31\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\|data_out_wire\[1\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\|data_out_wire\[1\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[0\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[0\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[1\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[1\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[2\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[2\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[3\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[3\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[4\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[4\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[5\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[5\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[6\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[6\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[7\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[7\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[8\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[8\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[9\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[9\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[10\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[10\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[11\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[11\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[12\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[12\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[13\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[13\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[14\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[14\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[15\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[15\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[16\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[16\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[17\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[17\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[18\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[18\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[19\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[19\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[20\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[20\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[21\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[21\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[22\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[22\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[23\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[23\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[24\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[24\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[25\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[25\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[26\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[26\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[27\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[27\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[28\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[28\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[29\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[29\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[30\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\|data_out_wire\[30\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signb_reg_block\|data_out_wire\[0\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signb_reg_block\|data_out_wire\[0\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\|data_out_wire\[30\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\|data_out_wire\[30\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\|data_out_wire\[31\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\|data_out_wire\[31\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\|data_out_wire\[0\] " "Node: \"qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_mult_cell:the_qsys_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_t2i2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\|data_out_wire\[0\]\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1716 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596469574011 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1596469574011 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6849 " "Implemented 6849 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1596469574399 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1596469574399 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "64 " "Implemented 64 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1596469574399 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6401 " "Implemented 6401 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1596469574399 ""} { "Info" "ICUT_CUT_TM_RAMS" "321 " "Implemented 321 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1596469574399 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1596469574399 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1596469574399 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1596469574399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5008 " "Peak virtual memory: 5008 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596469574500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 03 23:46:14 2020 " "Processing ended: Mon Aug 03 23:46:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596469574500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:41 " "Elapsed time: 00:01:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596469574500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:47 " "Total CPU time (on all processors): 00:02:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596469574500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1596469574500 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1596469575956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596469575962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 03 23:46:15 2020 " "Processing started: Mon Aug 03 23:46:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596469575962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1596469575962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off first -c first " "Command: quartus_fit --read_settings_files=off --write_settings_files=off first -c first" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1596469575962 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1596469576074 ""}
{ "Info" "0" "" "Project  = first" {  } {  } 0 0 "Project  = first" 0 0 "Fitter" 0 0 1596469576075 ""}
{ "Info" "0" "" "Revision = first" {  } {  } 0 0 "Revision = first" 0 0 "Fitter" 0 0 1596469576075 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1596469576264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1596469576273 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1596469576274 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "first EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"first\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1596469576350 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1596469576402 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1596469576402 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ppl0:comb_5\|altpll:altpll_component\|ppl0_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"ppl0:comb_5\|altpll:altpll_component\|ppl0_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ppl0:comb_5\|altpll:altpll_component\|ppl0_altpll:auto_generated\|wire_pll1_clk\[0\] 25 12 0 0 " "Implementing clock multiplication of 25, clock division of 12, and phase shift of 0 degrees (0 ps) for ppl0:comb_5\|altpll:altpll_component\|ppl0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/ppl0_altpll.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ppl0_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 0 { 0 ""} 0 5940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1596469576452 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ppl0:comb_5\|altpll:altpll_component\|ppl0_altpll:auto_generated\|wire_pll1_clk\[1\] 25 12 -45 -750 " "Implementing clock multiplication of 25, clock division of 12, and phase shift of -45 degrees (-750 ps) for ppl0:comb_5\|altpll:altpll_component\|ppl0_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/ppl0_altpll.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ppl0_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 0 { 0 ""} 0 5941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1596469576452 ""}  } { { "db/ppl0_altpll.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ppl0_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 0 { 0 ""} 0 5940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1596469576452 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1596469576652 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596469577142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596469577142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596469577142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596469577142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1596469577142 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1596469577142 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/program_d/ntelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_d/ntelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 0 { 0 ""} 0 18281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596469577158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/program_d/ntelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_d/ntelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 0 { 0 ""} 0 18283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596469577158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/program_d/ntelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_d/ntelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 0 { 0 ""} 0 18285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596469577158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/program_d/ntelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_d/ntelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 0 { 0 ""} 0 18287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596469577158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/program_d/ntelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program_d/ntelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 0 { 0 ""} 0 18289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1596469577158 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1596469577158 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1596469577162 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1596469577423 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1596469579103 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1596469579103 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1596469579185 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.sdc " "Reading SDC File: 'd:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1596469579199 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register qsys:u0\|qsys_sdram_0:sdram_0\|m_addr\[0\] clk " "Register qsys:u0\|qsys_sdram_0:sdram_0\|m_addr\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1596469579258 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1596469579258 "|qsys_hello_world|clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: comb_5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 12.500 " "Node: comb_5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 12.500" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1596469579356 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: comb_5\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 12.500 " "Node: comb_5\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 12.500" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1596469579356 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1596469579356 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1596469579356 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1596469579356 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1596469579356 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1596469579356 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1596469579357 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596469579357 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596469579357 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1596469579357 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1596469579357 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ppl0:comb_5\|altpll:altpll_component\|ppl0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node ppl0:comb_5\|altpll:altpll_component\|ppl0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596469580132 ""}  } { { "db/ppl0_altpll.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ppl0_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 0 { 0 ""} 0 5940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596469580132 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ppl0:comb_5\|altpll:altpll_component\|ppl0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node ppl0:comb_5\|altpll:altpll_component\|ppl0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596469580132 ""}  } { { "db/ppl0_altpll.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ppl0_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 0 { 0 ""} 0 5940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596469580132 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596469580132 ""}  } { { "temporary_test_loc" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 0 { 0 ""} 0 17701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596469580132 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qsys:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node qsys:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596469580132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node qsys:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 0 { 0 ""} 0 7372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596469580132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys:u0\|qsys_sdram_0:sdram_0\|active_rnw~3 " "Destination node qsys:u0\|qsys_sdram_0:sdram_0\|active_rnw~3" {  } { { "db/ip/qsys/submodules/qsys_sdram_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 0 { 0 ""} 0 7376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596469580132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys:u0\|qsys_sdram_0:sdram_0\|active_cs_n~1 " "Destination node qsys:u0\|qsys_sdram_0:sdram_0\|active_cs_n~1" {  } { { "db/ip/qsys/submodules/qsys_sdram_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 0 { 0 ""} 0 7404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596469580132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys:u0\|qsys_sdram_0:sdram_0\|active_cs_n~2 " "Destination node qsys:u0\|qsys_sdram_0:sdram_0\|active_cs_n~2" {  } { { "db/ip/qsys/submodules/qsys_sdram_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 0 { 0 ""} 0 7405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596469580132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys:u0\|qsys_sdram_1:sdram_1\|active_rnw~3 " "Destination node qsys:u0\|qsys_sdram_1:sdram_1\|active_rnw~3" {  } { { "db/ip/qsys/submodules/qsys_sdram_1.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_1.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 0 { 0 ""} 0 7453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596469580132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys:u0\|qsys_sdram_1:sdram_1\|active_cs_n~1 " "Destination node qsys:u0\|qsys_sdram_1:sdram_1\|active_cs_n~1" {  } { { "db/ip/qsys/submodules/qsys_sdram_1.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_1.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 0 { 0 ""} 0 7467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596469580132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys:u0\|qsys_sdram_1:sdram_1\|active_cs_n~2 " "Destination node qsys:u0\|qsys_sdram_1:sdram_1\|active_cs_n~2" {  } { { "db/ip/qsys/submodules/qsys_sdram_1.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_1.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 0 { 0 ""} 0 7468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596469580132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/program_d/ntelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program_d/ntelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "qsys:u0\|qsys_nios2:nios2\|qsys_nios2_cpu:cpu\|qsys_nios2_cpu_nios2_oci:the_qsys_nios2_cpu_nios2_oci\|qsys_nios2_cpu_nios2_oci_debug:the_qsys_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 0 { 0 ""} 0 2365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596469580132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys:u0\|qsys_sdram_0:sdram_0\|i_refs\[0\] " "Destination node qsys:u0\|qsys_sdram_0:sdram_0\|i_refs\[0\]" {  } { { "db/ip/qsys/submodules/qsys_sdram_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 0 { 0 ""} 0 1682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596469580132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys:u0\|qsys_sdram_0:sdram_0\|i_refs\[2\] " "Destination node qsys:u0\|qsys_sdram_0:sdram_0\|i_refs\[2\]" {  } { { "db/ip/qsys/submodules/qsys_sdram_0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_sdram_0.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 0 { 0 ""} 0 1680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596469580132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1596469580132 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1596469580132 ""}  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596469580132 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qsys:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node qsys:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596469580133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node qsys:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 0 { 0 ""} 0 8308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1596469580133 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1596469580133 ""}  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596469580133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qsys:u0\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node qsys:u0\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1596469580133 ""}  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 0 { 0 ""} 0 10928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1596469580133 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1596469581262 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1596469581275 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1596469581275 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1596469581291 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1596469581367 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1596469581367 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1596469581367 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1596469581370 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1596469581395 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1596469582407 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1596469582420 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 I/O Input Buffer " "Packed 64 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1596469582420 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "170 I/O Output Buffer " "Packed 170 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1596469582420 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "132 " "Created 132 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1596469582420 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1596469582420 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "ppl0:comb_5\|altpll:altpll_component\|ppl0_altpll:auto_generated\|pll1 clk\[1\] sram0_clk~output " "PLL \"ppl0:comb_5\|altpll:altpll_component\|ppl0_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sram0_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ppl0_altpll.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ppl0_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ppl0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/ppl0.v" 107 0 0 } } { "first.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/first.v" 45 0 0 } } { "first.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/first.v" 15 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1596469582642 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "ppl0:comb_5\|altpll:altpll_component\|ppl0_altpll:auto_generated\|pll1 clk\[1\] sram1_clk~output " "PLL \"ppl0:comb_5\|altpll:altpll_component\|ppl0_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sram1_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ppl0_altpll.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/db/ppl0_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/program_d/ntelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ppl0.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/ppl0.v" 107 0 0 } } { "first.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/first.v" 45 0 0 } } { "first.v" "" { Text "D:/project/FPGA/2020-07-31_first_qsys/first.v" 27 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1596469582643 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1596469582939 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1596469584889 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596469585028 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1596469585052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1596469586343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596469587727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1596469587825 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1596469599295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596469599295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1596469600779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "D:/project/FPGA/2020-07-31_first_qsys/" { { 1 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 12 { 0 ""} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1596469604451 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1596469604451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596469612106 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.17 " "Total time spent on timing analysis during the Fitter is 1.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1596469612413 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1596469612471 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1596469613364 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1596469613367 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1596469614542 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1596469616229 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1596469616927 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/project/FPGA/2020-07-31_first_qsys/output_files/first.fit.smsg " "Generated suppressed messages file D:/project/FPGA/2020-07-31_first_qsys/output_files/first.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1596469617503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5718 " "Peak virtual memory: 5718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596469619382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 03 23:46:59 2020 " "Processing ended: Mon Aug 03 23:46:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596469619382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596469619382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596469619382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1596469619382 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1596469620631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596469620638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 03 23:47:00 2020 " "Processing started: Mon Aug 03 23:47:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596469620638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1596469620638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off first -c first " "Command: quartus_asm --read_settings_files=off --write_settings_files=off first -c first" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1596469620638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1596469621119 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1596469622316 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1596469622344 ""}
{ "Info" "IPGMIO_CREATING_JAM_JBC_FILES" "\nDevice 1 (EP4CE15F23; D:/project/FPGA/2020-07-31_first_qsys/output_files/first.sof) " "Created JAM or JBC file for the specified chain: \nDevice 1 (EP4CE15F23; D:/project/FPGA/2020-07-31_first_qsys/output_files/first.sof)" {  } {  } 0 210117 "Created JAM or JBC file for the specified chain: %1!s!" 0 0 "Assembler" 0 -1 1596469623287 ""}
{ "Info" "IPGMIO_CREATING_JAM_JBC_FILES" "\nDevice 1 (EP4CE15F23; D:/project/FPGA/2020-07-31_first_qsys/output_files/first.sof) " "Created JAM or JBC file for the specified chain: \nDevice 1 (EP4CE15F23; D:/project/FPGA/2020-07-31_first_qsys/output_files/first.sof)" {  } {  } 0 210117 "Created JAM or JBC file for the specified chain: %1!s!" 0 0 "Assembler" 0 -1 1596469624678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596469625629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 03 23:47:05 2020 " "Processing ended: Mon Aug 03 23:47:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596469625629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596469625629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596469625629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1596469625629 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1596469626293 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1596469626979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596469626985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 03 23:47:06 2020 " "Processing started: Mon Aug 03 23:47:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596469626985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1596469626985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta first -c first " "Command: quartus_sta first -c first" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1596469626986 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1596469627110 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1596469627528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1596469627529 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596469627581 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596469627581 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1596469628199 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1596469628199 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1596469628259 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.sdc " "Reading SDC File: 'd:/project/fpga/2020-07-31_first_qsys/db/ip/qsys/submodules/qsys_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1596469628275 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register qsys:u0\|qsys_sdram_0:sdram_0\|m_addr\[0\] clk " "Register qsys:u0\|qsys_sdram_0:sdram_0\|m_addr\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1596469628325 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1596469628325 "|qsys_hello_world|clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: comb_5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 12.500 " "Node: comb_5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 12.500" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1596469628377 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: comb_5\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 12.500 " "Node: comb_5\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 12.500" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1596469628377 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1596469628377 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1596469628377 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1596469628377 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1596469628377 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1596469628377 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1596469628378 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1596469628400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.906 " "Worst-case setup slack is 45.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469628421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469628421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.906               0.000 altera_reserved_tck  " "   45.906               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469628421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596469628421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.455 " "Worst-case hold slack is 0.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469628426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469628426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 altera_reserved_tck  " "    0.455               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469628426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596469628426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.924 " "Worst-case recovery slack is 47.924" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469628430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469628430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.924               0.000 altera_reserved_tck  " "   47.924               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469628430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596469628430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.411 " "Worst-case removal slack is 1.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469628434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469628434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.411               0.000 altera_reserved_tck  " "    1.411               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469628434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596469628434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.545 " "Worst-case minimum pulse width slack is 49.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469628436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469628436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.545               0.000 altera_reserved_tck  " "   49.545               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469628436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596469628436 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596469628491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596469628491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596469628491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596469628491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.104 ns " "Worst Case Available Settling Time: 197.104 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596469628491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596469628491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596469628491 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596469628491 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1596469628491 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1596469628498 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1596469628539 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1596469629803 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register qsys:u0\|qsys_sdram_0:sdram_0\|m_addr\[0\] clk " "Register qsys:u0\|qsys_sdram_0:sdram_0\|m_addr\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1596469630210 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1596469630210 "|qsys_hello_world|clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: comb_5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 12.500 " "Node: comb_5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 12.500" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1596469630218 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: comb_5\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 12.500 " "Node: comb_5\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 12.500" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1596469630218 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1596469630218 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1596469630218 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1596469630218 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1596469630218 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1596469630218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.239 " "Worst-case setup slack is 46.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.239               0.000 altera_reserved_tck  " "   46.239               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596469630232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596469630237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.194 " "Worst-case recovery slack is 48.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.194               0.000 altera_reserved_tck  " "   48.194               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596469630242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.262 " "Worst-case removal slack is 1.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.262               0.000 altera_reserved_tck  " "    1.262               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596469630247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.427 " "Worst-case minimum pulse width slack is 49.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.427               0.000 altera_reserved_tck  " "   49.427               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596469630250 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596469630308 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596469630308 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596469630308 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596469630308 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.363 ns " "Worst Case Available Settling Time: 197.363 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596469630308 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596469630308 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596469630308 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596469630308 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1596469630308 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1596469630315 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register qsys:u0\|qsys_sdram_0:sdram_0\|m_addr\[0\] clk " "Register qsys:u0\|qsys_sdram_0:sdram_0\|m_addr\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1596469630615 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1596469630615 "|qsys_hello_world|clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: comb_5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 12.500 " "Node: comb_5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 12.500" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1596469630624 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: comb_5\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 12.500 " "Node: comb_5\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 12.500" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1596469630624 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1596469630624 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1596469630624 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1596469630624 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1596469630624 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1596469630624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.376 " "Worst-case setup slack is 48.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.376               0.000 altera_reserved_tck  " "   48.376               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596469630632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596469630638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.266 " "Worst-case recovery slack is 49.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.266               0.000 altera_reserved_tck  " "   49.266               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596469630644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.580 " "Worst-case removal slack is 0.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580               0.000 altera_reserved_tck  " "    0.580               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596469630649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.485 " "Worst-case minimum pulse width slack is 49.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.485               0.000 altera_reserved_tck  " "   49.485               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1596469630653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1596469630653 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596469630716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596469630716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596469630716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596469630716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.776 ns " "Worst Case Available Settling Time: 198.776 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596469630716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596469630716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596469630716 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1596469630716 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1596469630716 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1596469631308 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1596469631312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 25 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596469631454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 03 23:47:11 2020 " "Processing ended: Mon Aug 03 23:47:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596469631454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596469631454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596469631454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1596469631454 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus Prime Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1596469632216 ""}
