
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011788                       # Number of seconds simulated
sim_ticks                                 11788370500                       # Number of ticks simulated
final_tick                                11788370500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 540715                       # Simulator instruction rate (inst/s)
host_op_rate                                   771797                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              297306576                       # Simulator tick rate (ticks/s)
host_mem_usage                               10372308                       # Number of bytes of host memory used
host_seconds                                    39.65                       # Real time elapsed on the host
sim_insts                                    21439637                       # Number of instructions simulated
sim_ops                                      30602194                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  11788370500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           39232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          147840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              187072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        39232                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          39232                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              613                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2310                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2923                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            3328026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           12541174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               15869199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       3328026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           3328026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           3328026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          12541174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              15869199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       613.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2310.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001106250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 5967                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2923                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2923                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  187072                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   187072                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                322                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                280                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                143                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                140                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                132                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                135                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                179                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                153                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                171                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                128                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               172                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               172                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               152                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               183                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               240                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               221                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    11788112500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2923                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2612                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      236                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       60                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        9                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          430                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     433.562791                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    268.067960                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    387.602294                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            81     18.84%     18.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          146     33.95%     52.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           28      6.51%     59.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           24      5.58%     64.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           18      4.19%     69.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            7      1.63%     70.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           10      2.33%     73.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            9      2.09%     75.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          107     24.88%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           430                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        39232                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       147840                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 3328025.701262104325                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 12541173.523516248912                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          613                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2310                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     24277500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     80143500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     39604.40                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     34694.16                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      49614750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                104421000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    14615000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      16973.91                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 35723.91                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         15.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      15.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.12                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.12                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2489                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  85.15                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     4032881.46                       # Average gap between requests
system.mem_ctrl.pageHitRate                     85.15                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1592220                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    842490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 10595760                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          51015120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              27169050                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2451840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        222887670                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         36338880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        2678878500                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              3031771530                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             257.183258                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           11722366000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       3450500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       21580000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   11138983750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     94615750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       40925500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    488815000                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1506540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    789360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 10274460                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          43639440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              24554460                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1936800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        198226050                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         23745600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        2698665900                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              3003338610                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             254.771311                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           11729107000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       2453500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       18460000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   11232935750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     61834500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       38010750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    434676000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  11788370500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  695166                       # Number of BP lookups
system.cpu.branchPred.condPredicted            695166                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             18574                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               642038                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   47070                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                165                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          642038                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             565355                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            76683                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          862                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11788370500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8747482                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2001718                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            73                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            55                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  11788370500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11788370500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1785427                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           135                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     11788370500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         23576742                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              51580                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       22330786                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      695166                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             612425                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      23468076                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   37636                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           708                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           20                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   1785344                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   583                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           23539262                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.356145                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.902846                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6894941     29.29%     29.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1365982      5.80%     35.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 15278339     64.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             23539262                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.029485                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.947153                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1825469                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               5947154                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  13159779                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2588042                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  18818                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               31324307                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 72272                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  18818                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  3147888                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2922387                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1507                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  14389443                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3059219                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               31283100                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 35095                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    15                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1395906                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 819937                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 271732                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             4730                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            42643055                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              71463972                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         47990627                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           5845129                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              41708822                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   934233                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 24                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3366165                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              8776964                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2064961                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           3273083                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           721156                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   31273402                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 103                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  30946488                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              5410                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          671310                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1385201                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             92                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      23539262                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.314675                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.752262                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4122227     17.51%     17.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             7887582     33.51%     51.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11529453     48.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        23539262                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                671528     23.75%     23.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     23.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     23.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     23.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     23.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     23.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     23.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     23.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    251      0.01%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     81      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     20      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   128      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     23.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.00%     23.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     23.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     23.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             26356      0.93%     24.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     24.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     24.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     24.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     24.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     24.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult               14      0.00%     24.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     24.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     24.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     24.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     24.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     24.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     24.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     24.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     24.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     24.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     24.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2102917     74.36%     99.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 26479      0.94%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               314      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              13630745     44.05%     44.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                30011      0.10%     44.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    31      0.00%     44.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4842260     15.65%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                60249      0.19%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  117      0.00%     59.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               15296      0.05%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          800684      2.59%     62.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           15172      0.05%     62.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              19      0.00%     62.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         800720      2.59%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              6330886     20.46%     85.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1141050      3.69%     89.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         2417330      7.81%     97.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         861043      2.78%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               30946488                       # Type of FU issued
system.cpu.iq.rate                           1.312585                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2827898                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.091380                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           67937688                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          22101480                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     21006846                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            20327858                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            9843535                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      9811858                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               23261450                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                10512622                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1758036                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       201219                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          200                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        65316                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       100078                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  18818                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  390478                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 47667                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            31273505                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              2919                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               8776964                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2064961                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 47                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 42564                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            200                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          17407                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1383                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                18790                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              30921969                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               8747474                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             24519                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     10749192                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   657617                       # Number of branches executed
system.cpu.iew.exec_stores                    2001718                       # Number of stores executed
system.cpu.iew.exec_rate                     1.311545                       # Inst execution rate
system.cpu.iew.wb_sent                       30820851                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      30818704                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  22525084                       # num instructions producing a value
system.cpu.iew.wb_consumers                  33116589                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.307166                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.680175                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          634956                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             18628                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     23487590                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.302909                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.886145                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6742083     28.70%     28.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2888820     12.30%     41.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     13856687     59.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     23487590                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             21439637                       # Number of instructions committed
system.cpu.commit.committedOps               30602194                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       10575390                       # Number of memory references committed
system.cpu.commit.loads                       8575745                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     656587                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    9804645                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  24090516                       # Number of committed integer instructions.
system.cpu.commit.function_calls                45197                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          108      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         13470648     44.02%     44.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           30009      0.10%     44.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               28      0.00%     44.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4833335     15.79%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     59.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           60196      0.20%     60.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             116      0.00%     60.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          15268      0.05%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       800661      2.62%     62.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        15155      0.05%     62.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv           15      0.00%     62.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       800705      2.62%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         6158741     20.13%     85.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1138665      3.72%     89.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      2417004      7.90%     97.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       860980      2.81%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          30602194                       # Class of committed instruction
system.cpu.commit.bw_lim_events              13856687                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     40868053                       # The number of ROB reads
system.cpu.rob.rob_writes                    62525974                       # The number of ROB writes
system.cpu.timesIdled                             374                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           37480                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    21439637                       # Number of Instructions Simulated
system.cpu.committedOps                      30602194                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.099680                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.099680                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.909355                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.909355                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 47177268                       # number of integer regfile reads
system.cpu.int_regfile_writes                19239433                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   5834686                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  8951638                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5214654                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 13775318                       # number of cc regfile writes
system.cpu.misc_regfile_reads                12126323                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11788370500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.497706                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8854173                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31878                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            277.751835                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.497706                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998038                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998038                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71143550                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71143550                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11788370500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      6824672                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6824672                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1997623                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1997623                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      8822295                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          8822295                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      8822295                       # number of overall hits
system.cpu.dcache.overall_hits::total         8822295                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        64642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         64642                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2022                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2022                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        66664                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          66664                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        66664                       # number of overall misses
system.cpu.dcache.overall_misses::total         66664                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    746421000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    746421000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    165930000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    165930000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    912351000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    912351000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    912351000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    912351000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6889314                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6889314                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1999645                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1999645                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      8888959                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8888959                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      8888959                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8888959                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009383                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009383                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001011                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007500                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007500                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007500                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007500                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 11546.997308                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11546.997308                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82062.314540                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82062.314540                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13685.812432                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13685.812432                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13685.812432                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13685.812432                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        31481                       # number of writebacks
system.cpu.dcache.writebacks::total             31481                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        34784                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        34784                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        34786                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        34786                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        34786                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        34786                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        29858                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        29858                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2020                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2020                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        31878                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        31878                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        31878                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31878                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    371841500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    371841500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    163829500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    163829500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    535671000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    535671000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    535671000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    535671000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004334                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004334                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003586                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003586                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003586                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003586                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12453.664010                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12453.664010                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81103.712871                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81103.712871                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16803.783173                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16803.783173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16803.783173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16803.783173                       # average overall mshr miss latency
system.cpu.dcache.replacements                  31622                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11788370500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.996137                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1785175                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1144                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1560.467657                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.996137                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999879                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999879                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14283896                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14283896                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11788370500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1784031                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1784031                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1784031                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1784031                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1784031                       # number of overall hits
system.cpu.icache.overall_hits::total         1784031                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1313                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1313                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1313                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1313                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1313                       # number of overall misses
system.cpu.icache.overall_misses::total          1313                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71077000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71077000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     71077000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71077000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71077000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71077000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1785344                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1785344                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1785344                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1785344                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1785344                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1785344                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000735                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000735                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000735                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000735                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000735                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000735                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 54133.282559                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54133.282559                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 54133.282559                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54133.282559                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 54133.282559                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54133.282559                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          168                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          168                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          168                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          168                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          168                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          168                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1145                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1145                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1145                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1145                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1145                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1145                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     60985000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60985000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     60985000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60985000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     60985000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60985000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000641                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000641                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000641                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000641                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000641                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000641                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 53262.008734                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53262.008734                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 53262.008734                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53262.008734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 53262.008734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53262.008734                       # average overall mshr miss latency
system.cpu.icache.replacements                   1112                       # number of replacements
system.l2bus.snoop_filter.tot_requests          65757                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        32734                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  11788370500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               31002                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         31481                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1258                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2020                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2020                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          31003                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3401                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        95378                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   98779                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        73216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      4054976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  4128192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 5                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              33028                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000182                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.013477                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    33022     99.98%     99.98% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      0.02%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                33028                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             95840500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2860000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            79699491                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  11788370500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2441.998093                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  64503                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2923                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                22.067397                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   400.193510                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2041.804583                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.097703                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.498487                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.596191                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2918                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2468                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.712402                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               518955                       # Number of tag accesses
system.l2cache.tags.data_accesses              518955                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  11788370500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        31481                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        31481                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           18                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               18                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          531                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        29550                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        30081                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             531                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           29568                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               30099                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            531                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          29568                       # number of overall hits
system.l2cache.overall_hits::total              30099                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data         2002                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           2002                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          614                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          308                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          922                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           614                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          2310                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2924                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          614                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         2310                       # number of overall misses
system.l2cache.overall_misses::total             2924                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    160573000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    160573000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     53838000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     30968500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     84806500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     53838000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    191541500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    245379500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     53838000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    191541500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    245379500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        31481                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        31481                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         2020                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2020                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1145                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        29858                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        31003                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1145                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        31878                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           33023                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1145                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        31878                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          33023                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.991089                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.991089                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.536245                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.010315                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.029739                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.536245                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.072464                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.088544                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.536245                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.072464                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.088544                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 80206.293706                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 80206.293706                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 87684.039088                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 100547.077922                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 91981.019523                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 87684.039088                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 82918.398268                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 83919.117647                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 87684.039088                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 82918.398268                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 83919.117647                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data         2002                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         2002                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          614                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          308                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          922                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          614                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         2310                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2924                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          614                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         2310                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2924                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    156569000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    156569000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     52612000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     30352500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     82964500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     52612000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    186921500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    239533500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     52612000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    186921500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    239533500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.991089                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.991089                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.536245                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.010315                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.029739                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.536245                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.072464                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.088544                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.536245                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.072464                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.088544                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 78206.293706                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 78206.293706                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 85687.296417                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 98547.077922                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 89983.188720                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 85687.296417                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 80918.398268                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 81919.801642                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 85687.296417                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 80918.398268                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 81919.801642                       # average overall mshr miss latency
system.l2cache.replacements                         5                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2928                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            5                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  11788370500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 921                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 5                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               2002                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              2002                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            921                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         5851                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       187072                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2923                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2923    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2923                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1464000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             7307500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  11788370500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2443.880119                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2923                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2923                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   402.074949                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  2041.805170                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.012270                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.062311                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.074581                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2923                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         2473                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.089203                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                49691                       # Number of tag accesses
system.l3cache.tags.data_accesses               49691                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  11788370500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data         2002                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           2002                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          613                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          308                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          921                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           613                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2310                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2923                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          613                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2310                       # number of overall misses
system.l3cache.overall_misses::total             2923                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data    138551000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    138551000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     47095000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     27580500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     74675500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     47095000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    166131500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    213226500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     47095000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    166131500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    213226500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data         2002                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         2002                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          613                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          308                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          921                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          613                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         2310                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2923                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          613                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         2310                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2923                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 69206.293706                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 69206.293706                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 76827.079935                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 89547.077922                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 81080.890337                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 76827.079935                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 71918.398268                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 72947.827574                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 76827.079935                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 71918.398268                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 72947.827574                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data         2002                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         2002                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          613                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          308                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          921                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          613                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2310                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2923                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          613                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2310                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2923                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data    134547000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    134547000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     45869000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     26964500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     72833500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     45869000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    161511500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    207380500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     45869000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    161511500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    207380500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67206.293706                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 67206.293706                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 74827.079935                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87547.077922                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 79080.890337                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 74827.079935                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 69918.398268                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 70947.827574                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 74827.079935                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 69918.398268                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 70947.827574                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2923                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  11788370500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                921                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2002                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2002                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           921                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         5846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         5846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       187072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       187072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  187072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2923                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2923    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2923                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1461500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            7962000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------