Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Oct  8 16:55:26 2025
| Host         : Arima running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file game_control_sets_placed.rpt
| Design       : game
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              88 |           39 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            4 |
| Yes          | No                    | No                     |               9 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              73 |           34 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+----------------------+--------------------------------+------------------+----------------+--------------+
|             Clock Signal            |     Enable Signal    |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+----------------------+--------------------------------+------------------+----------------+--------------+
|  clk3_BUFG                          | enemy1_x0            | enemy1_x[1]_i_1_n_0            |                1 |              1 |         1.00 |
|  fire0                              |                      |                                |                1 |              1 |         1.00 |
|  clk1                               |                      |                                |                1 |              2 |         2.00 |
|  stage1/clock_refresher_reg_n_0_[0] |                      |                                |                3 |              3 |         1.00 |
|  clk100_IBUF_BUFG                   |                      | stage1/row_previous_reg[6]_0   |                4 |              4 |         1.00 |
|  clk3_BUFG                          |                      |                                |                2 |              4 |         2.00 |
|  clk3_BUFG                          | enemy1_x[9]_i_2_n_0  | enemy2_x[9]_i_1_n_0            |                1 |              4 |         4.00 |
|  stage1/clock_refresher_reg_n_0_[0] | stage1/mod2_reg      |                                |                2 |              4 |         2.00 |
|  stage1/clock_refresher_reg_n_0_[0] | stage1/row_previous0 |                                |                3 |              5 |         1.67 |
|  stage1/clock_refresher_reg_n_0_[0] | stage1/row_previous0 | stage1/row_previous[5]_i_1_n_0 |                2 |              5 |         2.50 |
|  clk3_BUFG                          | enemy1_x0            | enemy2_x[7]_i_1_n_0            |                3 |              6 |         2.00 |
|  clk2_BUFG                          | enemy3_y[8]_i_2_n_0  | enemy3_y[8]_i_1_n_0            |                5 |              6 |         1.20 |
|  clk2_BUFG                          | enemy1_y[8]_i_2_n_0  | enemy1_y[8]_i_1_n_0            |                2 |              6 |         3.00 |
|  clk2_BUFG                          | enemy2_y[8]_i_2_n_0  | enemy2_y[8]_i_1_n_0            |                3 |              6 |         2.00 |
|  stage1/clock_refresher_reg_n_0_[0] | stage1/mod2_reg      | stage1/col_previous[6]_i_1_n_0 |                2 |              6 |         3.00 |
|  clk3_BUFG                          | enemy1_x0            | enemy3_x[8]_i_1_n_0            |                3 |              7 |         2.33 |
|  clk1                               | ship_x0              | enemy2_x0[9]                   |                4 |              8 |         2.00 |
|  clk3_BUFG                          | enemy1_x[9]_i_2_n_0  | enemy1_x[9]_i_1_n_0            |                2 |              8 |         4.00 |
|  ammo_x                             |                      |                                |                6 |             10 |         1.67 |
|  clk1                               | fire0                | ammo_y0                        |                6 |             10 |         1.67 |
|  clk2_BUFG                          |                      |                                |                6 |             12 |         2.00 |
|  clk100_IBUF_BUFG                   |                      |                                |               20 |             56 |         2.80 |
+-------------------------------------+----------------------+--------------------------------+------------------+----------------+--------------+


