

================================================================
== Vitis HLS Report for 'send2AIE_2'
================================================================
* Date:           Mon May 12 19:57:04 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  1.505 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      346|      346|  0.769 us|  0.769 us|  346|  346|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_102_1  |      344|      344|        43|          -|          -|     8|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 9 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %sweep_tx0_1_V_data_V, i16 %sweep_tx0_1_V_keep_V, i16 %sweep_tx0_1_V_strb_V, i1 0, i1 %sweep_tx0_1_V_last_V, i1 0, i1 0, void @empty_8"   --->   Operation 11 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %send_fifo_1, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %send_fifo_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %sweep_tx0_1_V_last_V, i16 %sweep_tx0_1_V_strb_V, i16 %sweep_tx0_1_V_keep_V, i128 %sweep_tx0_1_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.76ns)   --->   "%data_temp = alloca i64 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:100]   --->   Operation 15 'alloca' 'data_temp' <Predicate = true> <Delay = 0.76> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.10> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_temp_addr = getelementptr i128 %data_temp, i64 0, i64 0"   --->   Operation 16 'getelementptr' 'data_temp_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_temp_addr_4 = getelementptr i128 %data_temp, i64 0, i64 1"   --->   Operation 17 'getelementptr' 'data_temp_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln102 = muxlogic i4 0"   --->   Operation 18 'muxlogic' 'muxLogicData_to_store_ln102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln102 = muxlogic i4 %i"   --->   Operation 19 'muxlogic' 'muxLogicAddr_to_store_ln102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.39ns)   --->   "%store_ln102 = store i4 0, i4 %i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102]   --->   Operation 20 'store' 'store_ln102' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln102 = br void %cond.end8.i.i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102]   --->   Operation 21 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.47>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_3 = muxlogic i4 %i"   --->   Operation 22 'muxlogic' 'MuxLogicAddr_to_i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103]   --->   Operation 23 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.53ns)   --->   "%i_4 = add i4 %i_3, i4 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102]   --->   Operation 24 'add' 'i_4' <Predicate = true> <Delay = 0.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.53ns)   --->   "%icmp_ln102 = icmp_eq  i4 %i_3, i4 8" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102]   --->   Operation 25 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void %cond.end8.i.i.split, void %for.end78" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102]   --->   Operation 26 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%muxLogicCE_to_send_fifo_1_read = muxlogic"   --->   Operation 27 'muxlogic' 'muxLogicCE_to_send_fifo_1_read' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.94ns)   --->   "%send_fifo_1_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %send_fifo_1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:104]   --->   Operation 28 'read' 'send_fifo_1_read' <Predicate = (!icmp_ln102)> <Delay = 0.94> <CoreInst = "FIFO_BRAM">   --->   Core 83 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 0.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 512> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i128 %send_fifo_1_read" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:108]   --->   Operation 29 'trunc' 'trunc_ln108' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln102 = muxlogic i4 %i_4"   --->   Operation 30 'muxlogic' 'muxLogicData_to_store_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln102 = muxlogic i4 %i"   --->   Operation 31 'muxlogic' 'muxLogicAddr_to_store_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.39ns)   --->   "%store_ln102 = store i4 %i_4, i4 %i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102]   --->   Operation 32 'store' 'store_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.39>

State 3 <SV = 2> <Delay = 1.30>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%header = trunc i4 %i_3" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103]   --->   Operation 33 'trunc' 'header' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i3 %header" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:14->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103]   --->   Operation 34 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_4)   --->   "%trunc_ln7_2 = trunc i4 %i_3" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103]   --->   Operation 35 'trunc' 'trunc_ln7_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_4)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_3, i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:15->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103]   --->   Operation 36 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_4)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_3, i32 2" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:15->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103]   --->   Operation 37 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_4)   --->   "%xor_ln15 = xor i1 %tmp, i1 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:15->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103]   --->   Operation 38 'xor' 'xor_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_4)   --->   "%xor_ln15_3 = xor i1 %trunc_ln7_2, i1 %tmp_2" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:15->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103]   --->   Operation 39 'xor' 'xor_ln15_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln15_4 = xor i1 %xor_ln15_3, i1 %xor_ln15" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:15->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103]   --->   Operation 40 'xor' 'xor_ln15_4' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln104 = muxlogic i128 %send_fifo_1_read"   --->   Operation 41 'muxlogic' 'muxLogicData_to_store_ln104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln104 = muxlogic i1 %data_temp_addr"   --->   Operation 42 'muxlogic' 'muxLogicAddr_to_store_ln104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.76ns) (share mux size 4)   --->   "%store_ln104 = store i128 %send_fifo_1_read, i1 %data_temp_addr" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:104]   --->   Operation 43 'store' 'store_ln104' <Predicate = true> <Delay = 0.76> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.10> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_data = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i96.i1.i26.i5, i96 %trunc_ln108, i1 %xor_ln15_4, i26 8386560, i5 %zext_ln14" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:108]   --->   Operation 44 'bitconcatenate' 'tmp_data' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln111 = muxlogic i16 %sweep_tx0_1_V_keep_V"   --->   Operation 45 'muxlogic' 'muxLogicData_to_write_ln111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.00ns)   --->   "%write_ln111 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %sweep_tx0_1_V_data_V, i16 %sweep_tx0_1_V_keep_V, i16 %sweep_tx0_1_V_strb_V, i1 %sweep_tx0_1_V_last_V, i128 %tmp_data, i16 65535, i16 0, i1 0" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:111]   --->   Operation 46 'write' 'write_ln111' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 47 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln0 = call void @send2AIE.2_Pipeline_VITIS_LOOP_112_2, i128 %send_fifo_1, i128 %data_temp, i128 %sweep_tx0_1_V_data_V, i16 %sweep_tx0_1_V_keep_V, i16 %sweep_tx0_1_V_strb_V, i1 %sweep_tx0_1_V_last_V"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln0 = call void @send2AIE.2_Pipeline_VITIS_LOOP_112_2, i128 %send_fifo_1, i128 %data_temp, i128 %sweep_tx0_1_V_data_V, i16 %sweep_tx0_1_V_keep_V, i16 %sweep_tx0_1_V_strb_V, i1 %sweep_tx0_1_V_last_V"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.76>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%empty_81 = wait i32 @_ssdm_op_Wait"   --->   Operation 50 'wait' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_data_temp_load = muxlogic i1 %data_temp_addr_4"   --->   Operation 51 'muxlogic' 'MuxLogicAddr_to_data_temp_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [2/2] (0.76ns) (share mux size 4)   --->   "%data_temp_load = load i1 %data_temp_addr_4" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:125]   --->   Operation 52 'load' 'data_temp_load' <Predicate = true> <Delay = 0.76> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.10> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>

State 7 <SV = 6> <Delay = 0.88>
ST_7 : Operation 53 [1/2] (0.88ns) (share mux size 4)   --->   "%data_temp_load = load i1 %data_temp_addr_4" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:125]   --->   Operation 53 'load' 'data_temp_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.10> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2> <RAM>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %data_temp_load, i32 96, i32 127" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:125]   --->   Operation 54 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:5->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103]   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102]   --->   Operation 56 'specloopname' 'specloopname_ln102' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_data_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %tmp_s" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:128]   --->   Operation 57 'bitconcatenate' 'tmp_data_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i33 %tmp_data_2" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:98]   --->   Operation 58 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln131 = muxlogic i16 %sweep_tx0_1_V_keep_V"   --->   Operation 59 'muxlogic' 'muxLogicData_to_write_ln131' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (1.00ns)   --->   "%write_ln131 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %sweep_tx0_1_V_data_V, i16 %sweep_tx0_1_V_keep_V, i16 %sweep_tx0_1_V_strb_V, i1 %sweep_tx0_1_V_last_V, i128 %zext_ln98, i16 255, i16 0, i1 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:131]   --->   Operation 60 'write' 'write_ln131' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln102 = br void %cond.end8.i.i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102]   --->   Operation 61 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln135 = ret" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:135]   --->   Operation 62 'ret' 'ret_ln135' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.222ns, clock uncertainty: 0.600ns.

 <State 1>: 0.768ns
The critical path consists of the following:
	'alloca' operation 128 bit ('data_temp', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:100) [11]  (0.768 ns)

 <State 2>: 1.473ns
The critical path consists of the following:
	'muxlogic' operation 4 bit ('MuxLogicAddr_to_i_3') [19]  (0.000 ns)
	'load' operation 4 bit ('ID', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:7->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103) on local variable 'i', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102 [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln102', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102) [22]  (0.530 ns)
	fifo read operation ('send_fifo_1_read', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:104) on port 'send_fifo_1' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:104) [36]  (0.943 ns)

 <State 3>: 1.301ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln15_3', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:15->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103) [33]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln15_4', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:15->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103) [34]  (0.301 ns)
	axis write operation ('write_ln111', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:111) on port 'sweep_tx0_1_V_data_V' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:111) [43]  (1.000 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.768ns
The critical path consists of the following:
	'muxlogic' operation 128 bit ('MuxLogicAddr_to_data_temp_load') [47]  (0.000 ns)
	'load' operation 128 bit ('data_temp_load', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:125) on array 'data_temp', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:100 [48]  (0.768 ns)

 <State 7>: 0.886ns
The critical path consists of the following:
	'load' operation 128 bit ('data_temp_load', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:125) on array 'data_temp', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:100 [48]  (0.886 ns)

 <State 8>: 1.000ns
The critical path consists of the following:
	axis write operation ('write_ln131', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:131) on port 'sweep_tx0_1_V_data_V' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:131) [53]  (1.000 ns)

 <State 9>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
