{"vcs1":{"timestamp_begin":1677556507.620044668, "rt":0.36, "ut":0.13, "st":0.11}}
{"vcselab":{"timestamp_begin":1677556508.043850091, "rt":0.39, "ut":0.21, "st":0.09}}
{"link":{"timestamp_begin":1677556508.485298745, "rt":0.20, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677556507.339631403}
{"VCS_COMP_START_TIME": 1677556507.339631403}
{"VCS_COMP_END_TIME": 1677556508.753005368}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv FSM.sv"}
{"vcs1": {"peak_mem": 338112}}
{"stitch_vcselab": {"peak_mem": 238976}}
