
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.45000000000000000000;
1.45000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_8_1";
mvm_32_32_8_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_8_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_8_1' with
	the parameters "32,32,8,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b8_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b8_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b8_g1' with
	the parameters "1,32,8,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b8_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b8_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b8_g1' with
	the parameters "8,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b8_g1' with
	the parameters "16,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b8_g1' with
	the parameters "8,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b8_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b8_SIZE32' with
	the parameters "8,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b8_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b8_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |   8   | N  |
=================================================
Statistics for MUX_OPs
========================================================================
|       block name/line         | Inputs | Outputs | # sel inputs | MB |
========================================================================
| memory_b8_SIZE32_LOGSIZE5/105 |   32   |    8    |      5       | N  |
========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b8_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE1' with
	the parameters "16,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 629 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b8_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b16_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b16_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b8_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b8_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b8_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b8_g1'
  Processing 'mvm_32_32_8_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b8_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b8_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b8_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b8_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b8_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b8_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b8_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b8_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b8_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b8_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b8_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b8_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b8_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b8_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b8_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b8_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b8_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b8_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b8_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b8_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b8_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b8_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b8_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b8_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b8_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b8_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b8_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b8_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b8_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b8_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b8_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b8_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b8_g1_1_DW_mult_tc_0'
  Mapping 'mac_b8_g1_2_DW_mult_tc_0'
  Mapping 'mac_b8_g1_3_DW_mult_tc_0'
  Mapping 'mac_b8_g1_4_DW_mult_tc_0'
  Mapping 'mac_b8_g1_5_DW_mult_tc_0'
  Mapping 'mac_b8_g1_6_DW_mult_tc_0'
  Mapping 'mac_b8_g1_7_DW_mult_tc_0'
  Mapping 'mac_b8_g1_8_DW_mult_tc_0'
  Mapping 'mac_b8_g1_9_DW_mult_tc_0'
  Mapping 'mac_b8_g1_10_DW_mult_tc_0'
  Mapping 'mac_b8_g1_11_DW_mult_tc_0'
  Mapping 'mac_b8_g1_12_DW_mult_tc_0'
  Mapping 'mac_b8_g1_13_DW_mult_tc_0'
  Mapping 'mac_b8_g1_14_DW_mult_tc_0'
  Mapping 'mac_b8_g1_15_DW_mult_tc_0'
  Mapping 'mac_b8_g1_16_DW_mult_tc_0'
  Mapping 'mac_b8_g1_17_DW_mult_tc_0'
  Mapping 'mac_b8_g1_18_DW_mult_tc_0'
  Mapping 'mac_b8_g1_19_DW_mult_tc_0'
  Mapping 'mac_b8_g1_20_DW_mult_tc_0'
  Mapping 'mac_b8_g1_21_DW_mult_tc_0'
  Mapping 'mac_b8_g1_22_DW_mult_tc_0'
  Mapping 'mac_b8_g1_23_DW_mult_tc_0'
  Mapping 'mac_b8_g1_24_DW_mult_tc_0'
  Mapping 'mac_b8_g1_25_DW_mult_tc_0'
  Mapping 'mac_b8_g1_26_DW_mult_tc_0'
  Mapping 'mac_b8_g1_27_DW_mult_tc_0'
  Mapping 'mac_b8_g1_28_DW_mult_tc_0'
  Mapping 'mac_b8_g1_29_DW_mult_tc_0'
  Mapping 'mac_b8_g1_30_DW_mult_tc_0'
  Mapping 'mac_b8_g1_31_DW_mult_tc_0'
  Mapping 'mac_b8_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:33  190544.0      0.39    1072.5   35329.4                          
    0:00:33  190544.0      0.39    1072.5   35329.4                          
    0:00:34  191145.7      0.39    1064.2   34909.9                          
    0:00:34  191739.4      0.39    1055.9   34490.4                          
    0:00:34  192333.2      0.39    1047.6   34070.9                          
    0:00:35  192926.9      0.39    1039.3   33651.4                          
    0:00:35  193418.4      0.39     725.1   22609.5                          
    0:00:36  193910.0      0.39     410.3   11567.7                          
    0:00:37  194401.6      0.39      93.6     525.8                          
    0:00:52  196300.0      0.25      47.5       0.0                          
    0:00:53  196300.0      0.25      47.5       0.0                          
    0:00:53  196300.0      0.25      47.5       0.0                          
    0:00:53  196300.3      0.25      47.5       0.0                          
    0:00:54  196300.3      0.25      47.5       0.0                          
    0:01:08  170479.7      0.66      64.2       0.0                          
    0:01:10  170439.0      0.28      40.7       0.0                          
    0:01:16  170433.6      0.30      41.9       0.0                          
    0:01:17  170448.3      0.29      40.9       0.0                          
    0:01:18  170452.0      0.28      40.6       0.0                          
    0:01:19  170456.0      0.27      40.4       0.0                          
    0:01:19  170465.6      0.27      39.8       0.0                          
    0:01:20  170469.8      0.27      39.7       0.0                          
    0:01:21  170471.7      0.26      39.4       0.0                          
    0:01:22  170484.7      0.26      39.2       0.0                          
    0:01:22  170491.6      0.25      38.8       0.0                          
    0:01:23  170495.9      0.25      38.5       0.0                          
    0:01:23  170502.8      0.25      37.7       0.0                          
    0:01:24  170518.0      0.24      36.7       0.0                          
    0:01:24  170521.2      0.24      36.0       0.0                          
    0:01:24  170531.3      0.24      35.3       0.0                          
    0:01:25  170539.0      0.23      34.6       0.0                          
    0:01:25  170546.2      0.23      33.9       0.0                          
    0:01:26  170552.5      0.22      33.1       0.0                          
    0:01:26  170552.3      0.22      33.1       0.0                          
    0:01:26  170552.3      0.22      33.1       0.0                          
    0:01:27  170552.3      0.22      33.1       0.0                          
    0:01:27  170552.3      0.22      33.1       0.0                          
    0:01:27  170552.3      0.22      33.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:27  170552.3      0.22      33.1       0.0                          
    0:01:27  170565.6      0.21      32.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[14]/D
    0:01:27  170584.7      0.20      32.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[14]/D
    0:01:27  170616.1      0.20      31.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[14]/D
    0:01:27  170643.3      0.20      31.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[14]/D
    0:01:27  170671.2      0.19      30.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:27  170692.7      0.19      29.9       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:27  170715.9      0.19      28.8       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:27  170737.4      0.19      27.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:27  170760.6      0.19      26.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:27  170774.4      0.19      26.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[14]/D
    0:01:27  170791.9      0.18      26.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[14]/D
    0:01:28  170806.8      0.18      25.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[15]/D
    0:01:28  170818.3      0.18      25.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:28  170846.7      0.18      24.7       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  170875.5      0.18      23.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  170909.0      0.18      23.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[14]/D
    0:01:28  170917.8      0.18      22.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[14]/D
    0:01:28  170927.3      0.17      22.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:28  170940.6      0.17      22.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:28  170952.3      0.17      22.4       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[14]/D
    0:01:28  170970.4      0.17      21.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  170984.3      0.17      20.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  170992.2      0.17      20.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:28  171012.2      0.17      20.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[14]/D
    0:01:28  171039.6      0.17      19.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[14]/D
    0:01:28  171050.8      0.16      19.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:28  171060.1      0.16      19.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:29  171079.0      0.16      19.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[15]/D
    0:01:29  171094.7      0.16      19.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:01:29  171107.4      0.15      18.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:29  171115.4      0.15      18.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[14]/D
    0:01:29  171120.7      0.15      18.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[14]/D
    0:01:29  171135.1      0.15      18.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[14]/D
    0:01:29  171144.9      0.15      18.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[14]/D
    0:01:29  171160.6      0.15      18.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:29  171178.4      0.15      18.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:29  171196.3      0.15      18.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:29  171208.2      0.14      17.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[14]/D
    0:01:29  171214.6      0.14      17.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[14]/D
    0:01:29  171221.3      0.14      17.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[14]/D
    0:01:29  171236.4      0.14      17.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:01:29  171247.1      0.14      17.4       0.0 path/path/path/genblk1.add_in_reg[15]/D
    0:01:30  171253.2      0.14      17.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:30  171271.0      0.14      17.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:30  171286.2      0.14      17.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[15]/D
    0:01:30  171295.8      0.13      17.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[15]/D
    0:01:30  171307.2      0.13      16.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[14]/D
    0:01:30  171315.2      0.13      16.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[14]/D
    0:01:30  171322.1      0.13      16.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[14]/D
    0:01:30  171332.5      0.13      16.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:30  171344.7      0.13      16.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[15]/D
    0:01:30  171350.0      0.13      16.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:30  171359.3      0.13      16.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:30  171368.9      0.13      16.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:01:30  171379.8      0.12      16.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:30  171390.7      0.12      16.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:30  171402.7      0.12      15.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:30  171416.8      0.12      15.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:30  171428.5      0.12      15.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:31  171440.7      0.12      15.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:31  171451.6      0.12      15.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:01:31  171456.1      0.12      15.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:01:31  171472.9      0.12      15.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:31  171478.5      0.12      15.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:31  171496.6      0.11      15.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:31  171503.8      0.11      15.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:31  171516.8      0.11      15.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:31  171518.4      0.11      15.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:31  171527.4      0.11      15.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:31  171539.7      0.11      14.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[14]/D
    0:01:31  171556.2      0.11      14.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:31  171558.6      0.11      14.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:31  171563.3      0.11      14.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[14]/D
    0:01:31  171568.4      0.11      14.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:31  171577.7      0.10      14.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[14]/D
    0:01:31  171586.0      0.10      14.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:01:32  171587.0      0.10      14.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[14]/D
    0:01:32  171605.4      0.10      14.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:01:32  171609.4      0.10      14.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[14]/D
    0:01:32  171620.0      0.10      14.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[15]/D
    0:01:32  171630.1      0.10      14.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[15]/D
    0:01:32  171637.8      0.10      14.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:32  171644.2      0.10      14.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[14]/D
    0:01:32  171650.6      0.10      13.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:32  171663.9      0.10      13.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[14]/D
    0:01:32  171683.8      0.10      13.6      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:32  171739.7      0.10      13.2     145.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:32  171769.8      0.09      13.0     193.7 path/path/path/genblk1.add_in_reg[15]/D
    0:01:32  171778.0      0.09      13.0     193.7 path/genblk1[31].path/path/genblk1.add_in_reg[15]/D
    0:01:32  171780.1      0.09      12.9     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:32  171782.0      0.09      12.9     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:32  171786.0      0.09      12.9     193.7 path/genblk1[31].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171799.6      0.09      12.8     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[14]/D
    0:01:33  171814.2      0.09      12.7     218.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:33  171828.8      0.09      12.5     242.2 path/genblk1[31].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171831.7      0.09      12.5     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171837.9      0.09      12.4     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171848.8      0.09      12.3     242.2 path/genblk1[21].path/path/genblk1.add_in_reg[14]/D
    0:01:33  171856.2      0.09      12.3     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171865.0      0.09      12.2     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[14]/D
    0:01:33  171888.9      0.08      12.1     290.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:33  171916.3      0.08      12.0     339.0 path/genblk1[21].path/path/genblk1.add_in_reg[14]/D
    0:01:33  171932.0      0.08      11.9     339.0 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171950.9      0.08      11.6     339.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:33  171964.7      0.08      11.4     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171970.1      0.08      11.4     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171986.3      0.08      11.3     339.0 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171988.4      0.08      11.3     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171996.9      0.08      11.2     339.0 path/genblk1[24].path/path/genblk1.add_in_reg[14]/D
    0:01:34  172000.7      0.08      11.1     339.0 path/genblk1[18].path/path/genblk1.add_in_reg[14]/D
    0:01:34  172014.7      0.08      11.0     363.3 path/genblk1[30].path/path/genblk1.add_in_reg[15]/D
    0:01:34  172021.7      0.08      10.9     363.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  172051.7      0.08      10.8     435.9 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  172084.4      0.08      10.7     508.6 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:34  172103.1      0.08      10.5     508.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  172113.4      0.07      10.5     508.6 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:34  172127.5      0.07      10.4     508.6 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:34  172130.5      0.07      10.3     508.6 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:34  172137.1      0.07      10.3     508.6 path/genblk1[23].path/path/genblk1.add_in_reg[15]/D
    0:01:34  172146.4      0.07      10.2     508.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  172158.1      0.07      10.0     508.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  172162.1      0.07      10.0     508.6 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:34  172169.6      0.07       9.9     508.6 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:34  172186.3      0.07       9.8     532.8 path/genblk1[24].path/path/genblk1.add_in_reg[14]/D
    0:01:34  172194.0      0.07       9.8     532.8 path/genblk1[14].path/path/genblk1.add_in_reg[14]/D
    0:01:34  172211.1      0.07       9.7     557.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  172246.2      0.07       9.6     629.6 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:34  172254.7      0.07       9.4     629.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  172273.0      0.07       9.3     653.9 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:35  172284.7      0.07       9.3     653.9 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:01:35  172302.3      0.07       9.2     678.1 path/genblk1[26].path/path/genblk1.add_in_reg[14]/D
    0:01:35  172310.5      0.07       9.1     678.1 path/genblk1[21].path/path/genblk1.add_in_reg[14]/D
    0:01:35  172317.7      0.07       9.1     678.1 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  172333.2      0.07       8.9     678.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  172343.5      0.06       8.8     678.1 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:35  172351.8      0.06       8.7     678.1 path/genblk1[23].path/path/genblk1.add_in_reg[15]/D
    0:01:35  172363.7      0.06       8.6     678.1 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:35  172371.5      0.06       8.6     678.1 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:35  172378.6      0.06       8.5     678.1 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  172385.0      0.06       8.5     678.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  172393.0      0.06       8.4     678.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  172401.0      0.06       8.4     678.1 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:35  172413.2      0.06       8.2     678.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  172419.3      0.06       8.2     678.1 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:35  172420.7      0.06       8.2     678.1 path/genblk1[16].path/path/genblk1.add_in_reg[14]/D
    0:01:35  172431.8      0.06       8.1     678.1 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  172455.8      0.06       7.9     702.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  172459.0      0.06       7.9     702.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  172472.3      0.06       7.7     702.3 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172490.6      0.06       7.5     702.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  172496.5      0.06       7.4     702.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  172506.3      0.06       7.4     702.3 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  172521.5      0.06       7.2     702.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  172534.5      0.06       7.0     702.3 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172551.3      0.06       6.8     702.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  172556.6      0.06       6.7     702.3 path/genblk1[21].path/path/genblk1.add_in_reg[14]/D
    0:01:36  172574.1      0.06       6.6     726.5 path/genblk1[30].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172594.4      0.06       6.5     750.7 path/genblk1[16].path/path/genblk1.add_in_reg[14]/D
    0:01:36  172598.6      0.06       6.5     750.7 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172607.1      0.05       6.3     750.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  172608.2      0.05       6.3     750.7 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172609.5      0.05       6.3     750.7 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172614.0      0.05       6.3     750.7 path/genblk1[12].path/path/genblk1.add_in_reg[14]/D
    0:01:36  172621.0      0.05       6.2     750.7 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172627.9      0.05       6.1     750.7 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172631.3      0.05       6.1     750.7 path/path/path/genblk1.add_in_reg[15]/D
    0:01:37  172638.0      0.05       6.0     750.7 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172650.2      0.05       5.9     750.7 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172656.6      0.05       5.8     750.7 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172671.2      0.05       5.7     750.7 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172672.6      0.05       5.7     750.7 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172678.4      0.05       5.6     750.7 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  172685.9      0.05       5.5     750.7 path/genblk1[31].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172701.0      0.05       5.4     750.7 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  172709.3      0.05       5.3     750.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  172722.8      0.05       5.1     750.7 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  172723.9      0.05       5.1     750.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  172739.1      0.05       4.9     750.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  172761.1      0.05       4.7     774.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  172766.7      0.04       4.7     774.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  172767.8      0.04       4.7     774.9 path/genblk1[22].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172777.1      0.04       4.6     774.9 path/genblk1[12].path/path/genblk1.add_in_reg[14]/D
    0:01:37  172782.2      0.04       4.6     774.9 path/genblk1[12].path/path/genblk1.add_in_reg[14]/D
    0:01:37  172786.7      0.04       4.5     774.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  172795.7      0.04       4.4     774.9 path/genblk1[16].path/path/genblk1.add_in_reg[14]/D
    0:01:38  172802.1      0.04       4.4     774.9 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172812.7      0.04       4.3     774.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  172819.7      0.04       4.2     774.9 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172825.3      0.04       4.2     774.9 path/genblk1[22].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172835.4      0.04       4.1     774.9 path/genblk1[30].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172843.6      0.04       4.1     774.9 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:01:38  172848.9      0.04       4.0     774.9 path/genblk1[26].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172857.2      0.04       3.9     774.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  172862.0      0.04       3.9     774.9 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172869.9      0.04       3.9     774.9 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172880.8      0.04       3.8     774.9 path/genblk1[30].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172885.9      0.04       3.7     774.9 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172892.5      0.03       3.7     774.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  172897.6      0.03       3.7     774.9 path/genblk1[30].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172902.4      0.03       3.6     774.9 path/genblk1[30].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172911.7      0.03       3.6     774.9 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172921.0      0.03       3.4     774.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  172923.4      0.03       3.4     774.9 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172925.5      0.03       3.4     774.9 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  172933.2      0.03       3.4     774.9 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:39  172937.0      0.03       3.4     774.9 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:39  172944.2      0.03       3.3     774.9 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  172947.6      0.03       3.3     774.9 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:39  172954.5      0.03       3.2     774.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  172959.6      0.03       3.1     774.9 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:39  172968.4      0.03       3.1     774.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  172975.0      0.03       3.0     774.9 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:39  172982.5      0.03       3.0     774.9 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:39  172993.1      0.03       2.9     774.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  173001.9      0.03       2.8     774.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  173015.2      0.03       2.7     774.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  173028.7      0.03       2.7     774.9 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:39  173037.3      0.03       2.6     774.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  173044.7      0.03       2.6     774.9 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:39  173050.6      0.03       2.5     774.9 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:01:39  173064.7      0.02       2.4     774.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  173075.6      0.02       2.4     774.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  173085.4      0.02       2.3     774.9 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:01:39  173088.9      0.02       2.3     774.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  173093.1      0.02       2.3     774.9 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  173094.7      0.02       2.2     774.9 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:40  173103.0      0.02       2.2     774.9 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:40  173109.6      0.02       2.2     774.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  173109.6      0.02       2.2     774.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  173119.7      0.02       2.1     774.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  173128.5      0.02       2.0     774.9 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:40  173134.3      0.02       2.0     774.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  173138.6      0.02       1.9     774.9 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:01:40  173140.7      0.02       1.9     774.9 path/genblk1[20].path/path/genblk1.add_in_reg[14]/D
    0:01:40  173141.3      0.02       1.9     774.9 path/genblk1[21].path/path/genblk1.add_in_reg[14]/D
    0:01:40  173151.4      0.02       1.8     774.9 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:40  173156.7      0.02       1.8     774.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  173160.9      0.02       1.8     774.9 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:40  173163.3      0.02       1.7     774.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  173168.4      0.02       1.7     774.9 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  173174.5      0.02       1.7     774.9 path/genblk1[20].path/path/genblk1.add_in_reg[14]/D
    0:01:40  173175.0      0.02       1.6     774.9 path/genblk1[16].path/path/genblk1.add_in_reg[14]/D
    0:01:40  173182.2      0.02       1.6     774.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  173187.0      0.02       1.5     774.9 path/genblk1[21].path/path/genblk1.add_in_reg[14]/D
    0:01:40  173190.2      0.02       1.5     774.9 path/genblk1[16].path/path/genblk1.add_in_reg[14]/D
    0:01:40  173193.9      0.02       1.5     774.9 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:41  173195.5      0.02       1.5     774.9 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:41  173204.0      0.02       1.4     774.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  173212.3      0.02       1.4     774.9 path/genblk1[6].path/path/genblk1.add_in_reg[14]/D
    0:01:41  173218.4      0.02       1.4     774.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  173219.7      0.02       1.4     774.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  173219.7      0.02       1.4     774.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  173219.7      0.02       1.4     774.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  173218.9      0.02       1.4     774.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  173222.1      0.01       1.3     774.9 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  173221.3      0.01       1.3     774.9                          
    0:01:42  173213.1      0.01       1.3     774.9                          
    0:01:43  173214.4      0.01       1.3     774.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:43  173214.4      0.01       1.3     774.9                          
    0:01:43  173191.3      0.01       1.3       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  173199.8      0.01       1.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173205.6      0.01       1.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173210.7      0.01       1.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  173220.3      0.01       1.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  173224.0      0.01       1.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173231.7      0.01       1.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173235.7      0.01       1.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  173243.1      0.01       1.0       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  173249.3      0.01       0.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173255.1      0.01       0.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173261.2      0.01       0.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173269.7      0.01       0.8       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  173278.8      0.01       0.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173280.9      0.01       0.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[14]/D
    0:01:44  173284.1      0.01       0.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[14]/D
    0:01:44  173286.5      0.01       0.7       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  173302.5      0.01       0.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173310.7      0.01       0.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[14]/D
    0:01:44  173316.3      0.01       0.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173322.7      0.01       0.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173328.3      0.01       0.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173330.7      0.01       0.4       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173337.0      0.01       0.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173348.5      0.01       0.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  173353.3      0.01       0.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173354.3      0.01       0.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173359.1      0.01       0.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173368.4      0.01       0.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173375.3      0.01       0.2       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173381.7      0.01       0.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173386.0      0.01       0.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  173387.3      0.01       0.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173395.8      0.01       0.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173402.2      0.01       0.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173409.9      0.00       0.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  173425.3      0.00       0.1      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173430.1      0.00       0.1      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173439.7      0.00       0.1      24.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  173446.9      0.00       0.1      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  173448.2      0.00       0.1      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173462.3      0.00       0.1      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173469.5      0.00       0.0      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  173469.8      0.00       0.0      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173469.8      0.00       0.0      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173472.4      0.00       0.0      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173476.2      0.00       0.0      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173480.9      0.00       0.0      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173487.1      0.00       0.0      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:01:46  173491.6      0.00       0.0      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:46  173496.4      0.00       0.0      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:46  173502.0      0.00       0.0      24.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  173510.2      0.00       0.0      24.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  173502.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:46  173502.5      0.00       0.0       0.0                          
    0:01:46  173502.5      0.00       0.0       0.0                          
    0:01:50  172921.3      0.03       0.8       0.0                          
    0:01:52  172876.9      0.03       0.8       0.0                          
    0:01:52  172839.6      0.03       0.8       0.0                          
    0:01:53  172838.0      0.03       0.8       0.0                          
    0:01:53  172836.4      0.03       0.8       0.0                          
    0:01:53  172836.4      0.03       0.8       0.0                          
    0:01:53  172837.5      0.03       0.7       0.0                          
    0:01:54  172842.0      0.03       0.7       0.0                          
    0:01:54  172742.3      0.05       1.0       0.0                          
    0:01:54  172740.9      0.05       1.0       0.0                          
    0:01:54  172740.9      0.05       1.0       0.0                          
    0:01:54  172740.9      0.05       1.0       0.0                          
    0:01:55  172740.9      0.05       1.0       0.0                          
    0:01:55  172740.9      0.05       1.0       0.0                          
    0:01:55  172740.9      0.05       1.0       0.0                          
    0:01:55  172745.7      0.02       0.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:55  172747.3      0.02       0.9       0.0                          
    0:01:55  172753.7      0.02       0.8       0.0                          
    0:01:55  172761.4      0.02       0.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:55  172773.6      0.02       0.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:55  172774.7      0.02       0.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[15]/D
    0:01:55  172787.7      0.02       0.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:55  172795.7      0.02       0.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:01:55  172802.1      0.01       0.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:55  172809.3      0.01       0.5       0.0 path/path/path/genblk1.add_in_reg[15]/D
    0:01:55  172813.0      0.01       0.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[15]/D
    0:01:55  172814.6      0.01       0.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:56  172821.8      0.01       0.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:56  172828.2      0.01       0.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:56  172838.6      0.01       0.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:56  172842.5      0.01       0.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:56  172845.2      0.01       0.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:56  172850.8      0.01       0.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:56  172856.1      0.01       0.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[15]/D
    0:01:56  172859.8      0.01       0.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:56  172861.2      0.01       0.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:56  172866.5      0.01       0.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:56  172872.3      0.01       0.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:56  172879.5      0.01       0.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:56  172884.0      0.01       0.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[15]/D
    0:01:56  172894.9      0.01       0.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:56  172905.3      0.00       0.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:01:56  172910.1      0.00       0.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:56  172916.5      0.00       0.1       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:56  172923.4      0.00       0.1       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:57  172928.2      0.00       0.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:57  172938.3      0.00       0.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:57  172946.5      0.00       0.0       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:57  172953.2      0.00       0.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[14]/D
    0:01:57  172955.3      0.00       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:01:57  172956.7      0.00       0.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:57  172963.3      0.00       0.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:57  172971.6      0.00       0.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:57  172981.1      0.00       0.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:57  172985.1      0.00       0.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:57  172987.5      0.00       0.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:57  172992.6      0.00       0.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:01:57  172997.9      0.00       0.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:03  172931.7      0.00       0.0       0.0                          
    0:02:03  172820.7      0.00       0.0       0.0                          
    0:02:04  172709.8      0.00       0.0       0.0                          
    0:02:04  172598.9      0.00       0.0       0.0                          
    0:02:05  172488.0      0.00       0.0       0.0                          
    0:02:05  172377.0      0.00       0.0       0.0                          
    0:02:06  172266.1      0.00       0.0       0.0                          
    0:02:06  172155.2      0.00       0.0       0.0                          
    0:02:06  172071.7      0.00       0.0       0.0                          
    0:02:07  172029.4      0.00       0.0       0.0                          
    0:02:07  171989.7      0.00       0.0       0.0                          
    0:02:07  171947.7      0.00       0.0       0.0                          
    0:02:08  171907.3      0.00       0.0       0.0                          
    0:02:08  171867.4      0.00       0.0       0.0                          
    0:02:08  171825.4      0.00       0.0       0.0                          
    0:02:08  171783.3      0.00       0.0       0.0                          
    0:02:09  171745.8      0.00       0.0       0.0                          
    0:02:09  171694.2      0.00       0.0       0.0                          
    0:02:09  171647.1      0.00       0.0       0.0                          
    0:02:10  171594.5      0.00       0.0       0.0                          
    0:02:10  171549.8      0.00       0.0       0.0                          
    0:02:10  171501.1      0.00       0.0       0.0                          
    0:02:10  171463.6      0.00       0.0       0.0                          
    0:02:11  171397.4      0.00       0.0       0.0                          
    0:02:12  171361.7      0.00       0.0       0.0                          
    0:02:16  171346.8      0.00       0.0       0.0                          
    0:02:16  171343.6      0.00       0.0       0.0                          
    0:02:16  171337.2      0.00       0.0       0.0                          
    0:02:16  171335.1      0.00       0.0       0.0                          
    0:02:17  171332.7      0.00       0.0       0.0                          
    0:02:17  171330.3      0.00       0.0       0.0                          
    0:02:18  171328.5      0.00       0.0       0.0                          
    0:02:18  171325.3      0.00       0.0       0.0                          
    0:02:19  171289.4      0.01       0.2       0.0                          
    0:02:19  171289.4      0.01       0.2       0.0                          
    0:02:19  171289.4      0.01       0.2       0.0                          
    0:02:19  171289.4      0.01       0.2       0.0                          
    0:02:19  171289.4      0.01       0.2       0.0                          
    0:02:19  171289.4      0.01       0.2       0.0                          
    0:02:19  171295.8      0.01       0.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:02:19  171304.3      0.01       0.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[15]/D
    0:02:19  171308.8      0.00       0.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[15]/D
    0:02:19  171313.6      0.00       0.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:02:19  171317.6      0.00       0.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:02:19  171322.9      0.00       0.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[15]/D
    0:02:19  171327.4      0.00       0.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_8_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[24].path/path/reset': 1043 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 20745 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_8_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 14:11:39 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_8_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           30
Number of nets:                            30
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              75479.362466
Buf/Inv area:                     3810.449990
Noncombinational area:           95848.042637
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                171327.405103
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_8_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 14:11:46 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_8_1          5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  74.3961 mW   (89%)
  Net Switching Power  =   8.7852 mW   (11%)
                         ---------
Total Dynamic Power    =  83.1813 mW  (100%)

Cell Leakage Power     =   3.5152 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       7.0986e+04        1.4955e+03        1.6342e+06        7.4115e+04  (  85.49%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  3.4111e+03        7.2894e+03        1.8810e+06        1.2582e+04  (  14.51%)
--------------------------------------------------------------------------------------------------
Total          7.4397e+04 uW     8.7849e+03 uW     3.5152e+06 nW     8.6697e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_8_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 14:11:46 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[11].path/path/genblk1.add_in_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_8_1      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X2)
                                                          0.13       0.21 f
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out[1] (memory_b8_SIZE32_LOGSIZE5_42)
                                                          0.00       0.21 f
  path/genblk1[11].path/Mat_a_Mem/data_out[1] (seqMemory_b8_SIZE32_42)
                                                          0.00       0.21 f
  path/genblk1[11].path/path/in0[1] (mac_b8_g1_21)        0.00       0.21 f
  path/genblk1[11].path/path/mult_21/a[1] (mac_b8_g1_21_DW_mult_tc_0)
                                                          0.00       0.21 f
  path/genblk1[11].path/path/mult_21/U239/ZN (INV_X1)     0.05       0.26 r
  path/genblk1[11].path/path/mult_21/U243/Z (XOR2_X1)     0.07       0.33 r
  path/genblk1[11].path/path/mult_21/U198/ZN (NAND2_X1)
                                                          0.04       0.37 f
  path/genblk1[11].path/path/mult_21/U297/ZN (OAI22_X1)
                                                          0.06       0.43 r
  path/genblk1[11].path/path/mult_21/U37/S (HA_X1)        0.06       0.48 f
  path/genblk1[11].path/path/mult_21/U192/ZN (NAND2_X1)
                                                          0.05       0.53 r
  path/genblk1[11].path/path/mult_21/U193/ZN (NAND3_X1)
                                                          0.04       0.57 f
  path/genblk1[11].path/path/mult_21/U222/ZN (NAND2_X1)
                                                          0.04       0.61 r
  path/genblk1[11].path/path/mult_21/U223/ZN (NAND3_X1)
                                                          0.04       0.65 f
  path/genblk1[11].path/path/mult_21/U228/ZN (NAND2_X1)
                                                          0.04       0.69 r
  path/genblk1[11].path/path/mult_21/U229/ZN (NAND3_X1)
                                                          0.04       0.72 f
  path/genblk1[11].path/path/mult_21/U171/ZN (NAND2_X1)
                                                          0.04       0.76 r
  path/genblk1[11].path/path/mult_21/U173/ZN (NAND3_X1)
                                                          0.04       0.80 f
  path/genblk1[11].path/path/mult_21/U203/ZN (NAND2_X1)
                                                          0.03       0.83 r
  path/genblk1[11].path/path/mult_21/U179/ZN (NAND3_X1)
                                                          0.04       0.88 f
  path/genblk1[11].path/path/mult_21/U270/ZN (NAND2_X1)
                                                          0.04       0.91 r
  path/genblk1[11].path/path/mult_21/U209/ZN (NAND3_X1)
                                                          0.04       0.95 f
  path/genblk1[11].path/path/mult_21/U212/ZN (NAND2_X1)
                                                          0.04       0.99 r
  path/genblk1[11].path/path/mult_21/U208/ZN (NAND3_X1)
                                                          0.04       1.02 f
  path/genblk1[11].path/path/mult_21/U232/ZN (NAND2_X1)
                                                          0.04       1.06 r
  path/genblk1[11].path/path/mult_21/U199/ZN (NAND3_X1)
                                                          0.04       1.10 f
  path/genblk1[11].path/path/mult_21/U262/ZN (NAND2_X1)
                                                          0.04       1.14 r
  path/genblk1[11].path/path/mult_21/U265/ZN (NAND3_X1)
                                                          0.04       1.17 f
  path/genblk1[11].path/path/mult_21/U273/ZN (NAND2_X1)
                                                          0.04       1.22 r
  path/genblk1[11].path/path/mult_21/U276/ZN (NAND3_X1)
                                                          0.04       1.26 f
  path/genblk1[11].path/path/mult_21/U281/ZN (NAND2_X1)
                                                          0.03       1.29 r
  path/genblk1[11].path/path/mult_21/U283/ZN (NAND3_X1)
                                                          0.04       1.33 f
  path/genblk1[11].path/path/mult_21/U286/ZN (NAND2_X1)
                                                          0.03       1.36 r
  path/genblk1[11].path/path/mult_21/U249/ZN (AND3_X1)
                                                          0.05       1.41 r
  path/genblk1[11].path/path/mult_21/product[15] (mac_b8_g1_21_DW_mult_tc_0)
                                                          0.00       1.41 r
  path/genblk1[11].path/path/genblk1.add_in_reg[15]/D (DFF_X2)
                                                          0.01       1.42 r
  data arrival time                                                  1.42

  clock clk (rise edge)                                   1.45       1.45
  clock network delay (ideal)                             0.00       1.45
  path/genblk1[11].path/path/genblk1.add_in_reg[15]/CK (DFF_X2)
                                                          0.00       1.45 r
  library setup time                                     -0.03       1.42
  data required time                                                 1.42
  --------------------------------------------------------------------------
  data required time                                                 1.42
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b8_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
