	.file	"my_alu.vhd"
	.section	.rodata
	.type	_UI00000000, @object
	.size	_UI00000000, 11
_UI00000000:
	.byte	109
	.byte	121
	.byte	95
	.byte	97
	.byte	108
	.byte	117
	.byte	46
	.byte	118
	.byte	104
	.byte	100
	.byte	0
.globl work__alu__x__OT__STB
	.align 4
	.type	work__alu__x__OT__STB, @object
	.size	work__alu__x__OT__STB, 16
work__alu__x__OT__STB:
	.long	15
	.long	0
	.byte	1
	.zero	3
	.long	16
.globl work__alu__s__OT__STB
	.align 4
	.type	work__alu__s__OT__STB, @object
	.size	work__alu__s__OT__STB, 16
work__alu__s__OT__STB:
	.long	15
	.long	0
	.byte	1
	.zero	3
	.long	16
.globl work__alu__x__OT__RTI
	.align 4
	.type	work__alu__x__OT__RTI, @object
	.size	work__alu__x__OT__RTI, 24
work__alu__x__OT__RTI:
	.byte	35
	.byte	0
	.byte	0
	.byte	0
	.long	0
	.long	ieee__std_logic_1164__std_logic_vector__RTI
	.long	work__alu__x__OT__STB
	.long	16
	.long	64
	.type	work__alu__x__RTISTR, @object
	.size	work__alu__x__RTISTR, 2
work__alu__x__RTISTR:
	.byte	120
	.byte	0
.globl work__alu__x__RTI
	.align 4
	.type	work__alu__x__RTI, @object
	.size	work__alu__x__RTI, 16
work__alu__x__RTI:
	.byte	16
	.byte	1
	.byte	5
	.byte	0
	.long	work__alu__x__RTISTR
	.long	8
	.long	work__alu__x__OT__RTI
	.type	work__alu__y__RTISTR, @object
	.size	work__alu__y__RTISTR, 2
work__alu__y__RTISTR:
	.byte	121
	.byte	0
.globl work__alu__y__RTI
	.align 4
	.type	work__alu__y__RTI, @object
	.size	work__alu__y__RTI, 16
work__alu__y__RTI:
	.byte	16
	.byte	1
	.byte	5
	.byte	0
	.long	work__alu__y__RTISTR
	.long	72
	.long	work__alu__x__OT__RTI
	.type	work__alu__x0__RTISTR, @object
	.size	work__alu__x0__RTISTR, 3
work__alu__x0__RTISTR:
	.byte	120
	.byte	48
	.byte	0
.globl work__alu__x0__RTI
	.align 4
	.type	work__alu__x0__RTI, @object
	.size	work__alu__x0__RTI, 16
work__alu__x0__RTI:
	.byte	16
	.byte	1
	.byte	5
	.byte	0
	.long	work__alu__x0__RTISTR
	.long	136
	.long	ieee__std_logic_1164__std_logic__RTI
	.type	work__alu__x1__RTISTR, @object
	.size	work__alu__x1__RTISTR, 3
work__alu__x1__RTISTR:
	.byte	120
	.byte	49
	.byte	0
.globl work__alu__x1__RTI
	.align 4
	.type	work__alu__x1__RTI, @object
	.size	work__alu__x1__RTI, 16
work__alu__x1__RTI:
	.byte	16
	.byte	1
	.byte	5
	.byte	0
	.long	work__alu__x1__RTISTR
	.long	140
	.long	ieee__std_logic_1164__std_logic__RTI
	.type	work__alu__c_in__RTISTR, @object
	.size	work__alu__c_in__RTISTR, 5
work__alu__c_in__RTISTR:
	.byte	99
	.byte	95
	.byte	105
	.byte	110
	.byte	0
.globl work__alu__c_in__RTI
	.align 4
	.type	work__alu__c_in__RTI, @object
	.size	work__alu__c_in__RTI, 16
work__alu__c_in__RTI:
	.byte	16
	.byte	1
	.byte	5
	.byte	0
	.long	work__alu__c_in__RTISTR
	.long	144
	.long	ieee__std_logic_1164__std_logic__RTI
	.type	work__alu__c_out__RTISTR, @object
	.size	work__alu__c_out__RTISTR, 6
work__alu__c_out__RTISTR:
	.byte	99
	.byte	95
	.byte	111
	.byte	117
	.byte	116
	.byte	0
.globl work__alu__c_out__RTI
	.align 4
	.type	work__alu__c_out__RTI, @object
	.size	work__alu__c_out__RTI, 16
work__alu__c_out__RTI:
	.byte	16
	.byte	1
	.byte	3
	.byte	0
	.long	work__alu__c_out__RTISTR
	.long	148
	.long	ieee__std_logic_1164__std_logic__RTI
	.type	work__alu__z_out__RTISTR, @object
	.size	work__alu__z_out__RTISTR, 6
work__alu__z_out__RTISTR:
	.byte	122
	.byte	95
	.byte	111
	.byte	117
	.byte	116
	.byte	0
.globl work__alu__z_out__RTI
	.align 4
	.type	work__alu__z_out__RTI, @object
	.size	work__alu__z_out__RTI, 16
work__alu__z_out__RTI:
	.byte	16
	.byte	1
	.byte	3
	.byte	0
	.long	work__alu__z_out__RTISTR
	.long	152
	.long	ieee__std_logic_1164__std_logic__RTI
.globl work__alu__s__OT__RTI
	.align 4
	.type	work__alu__s__OT__RTI, @object
	.size	work__alu__s__OT__RTI, 24
work__alu__s__OT__RTI:
	.byte	35
	.byte	0
	.byte	0
	.byte	0
	.long	0
	.long	ieee__std_logic_1164__std_logic_vector__RTI
	.long	work__alu__s__OT__STB
	.long	16
	.long	64
	.type	work__alu__s__RTISTR, @object
	.size	work__alu__s__RTISTR, 2
work__alu__s__RTISTR:
	.byte	115
	.byte	0
.globl work__alu__s__RTI
	.align 4
	.type	work__alu__s__RTI, @object
	.size	work__alu__s__RTI, 16
work__alu__s__RTI:
	.byte	16
	.byte	1
	.byte	3
	.byte	0
	.long	work__alu__s__RTISTR
	.long	156
	.long	work__alu__s__OT__RTI
	.type	work__alu__RTISTR, @object
	.size	work__alu__RTISTR, 4
work__alu__RTISTR:
	.byte	97
	.byte	108
	.byte	117
	.byte	0
	.align 32
	.type	work__alu__RTIARRAY, @object
	.size	work__alu__RTIARRAY, 36
work__alu__RTIARRAY:
	.long	work__alu__x__RTI
	.long	work__alu__y__RTI
	.long	work__alu__x0__RTI
	.long	work__alu__x1__RTI
	.long	work__alu__c_in__RTI
	.long	work__alu__c_out__RTI
	.long	work__alu__z_out__RTI
	.long	work__alu__s__RTI
	.long	0
.globl work__alu__RTI
	.align 4
	.type	work__alu__RTI, @object
	.size	work__alu__RTI, 28
work__alu__RTI:
	.byte	4
	.byte	1
	.byte	0
	.byte	0
	.long	work__alu__RTISTR
	.long	0
	.long	work__RTI
	.long	220
	.long	8
	.long	work__alu__RTIARRAY
	.text
.globl work__alu__ELAB
	.type	work__alu__ELAB, @function
work__alu__ELAB:
	pushl	%ebp
	movl	%esp, %ebp
	subl	$56, %esp
	movzbl	ieee__std_logic_1164__ELABORATED, %eax
	xorl	$1, %eax
	testb	%al, %al
	je	.L2
	call	ieee__std_logic_1164__ELAB_BODY
.L2:
	movl	8(%ebp), %eax
	addl	$8, %eax
	movl	%eax, -36(%ebp)
	movl	$0, -32(%ebp)
.L4:
	cmpl	$16, -32(%ebp)
	jae	.L3
	movl	-32(%ebp), %edx
	movl	-36(%ebp), %eax
	movl	(%eax,%edx,4), %eax
	movl	$work__alu__x__RTI, 4(%esp)
	movl	%eax, (%esp)
	call	__ghdl_signal_merge_rti
	addl	$1, -32(%ebp)
	jmp	.L4
.L3:
	movl	8(%ebp), %eax
	addl	$72, %eax
	movl	%eax, -28(%ebp)
	movl	$0, -24(%ebp)
.L6:
	cmpl	$16, -24(%ebp)
	jae	.L5
	movl	-24(%ebp), %edx
	movl	-28(%ebp), %eax
	movl	(%eax,%edx,4), %eax
	movl	$work__alu__y__RTI, 4(%esp)
	movl	%eax, (%esp)
	call	__ghdl_signal_merge_rti
	addl	$1, -24(%ebp)
	jmp	.L6
.L5:
	movl	8(%ebp), %eax
	movl	136(%eax), %eax
	movl	$work__alu__x0__RTI, 4(%esp)
	movl	%eax, (%esp)
	call	__ghdl_signal_merge_rti
	movl	8(%ebp), %eax
	movl	140(%eax), %eax
	movl	$work__alu__x1__RTI, 4(%esp)
	movl	%eax, (%esp)
	call	__ghdl_signal_merge_rti
	movl	8(%ebp), %eax
	movl	144(%eax), %eax
	movl	$work__alu__c_in__RTI, 4(%esp)
	movl	%eax, (%esp)
	call	__ghdl_signal_merge_rti
	movl	8(%ebp), %eax
	movl	148(%eax), %eax
	movl	%eax, -20(%ebp)
	movl	$0, %eax
	movl	-20(%ebp), %edx
	movl	%eax, 4(%esp)
	movl	%edx, (%esp)
	call	__ghdl_signal_init_e8
	movl	-20(%ebp), %eax
	movl	$work__alu__c_out__RTI, 4(%esp)
	movl	%eax, (%esp)
	call	__ghdl_signal_merge_rti
	movl	8(%ebp), %eax
	movl	152(%eax), %eax
	movl	%eax, -16(%ebp)
	movl	$0, %eax
	movl	-16(%ebp), %edx
	movl	%eax, 4(%esp)
	movl	%edx, (%esp)
	call	__ghdl_signal_init_e8
	movl	-16(%ebp), %eax
	movl	$work__alu__z_out__RTI, 4(%esp)
	movl	%eax, (%esp)
	call	__ghdl_signal_merge_rti
	movl	8(%ebp), %eax
	addl	$156, %eax
	movl	%eax, -12(%ebp)
	movl	$0, -8(%ebp)
.L8:
	cmpl	$16, -8(%ebp)
	jae	.L9
	movl	-8(%ebp), %edx
	movl	-12(%ebp), %eax
	movl	(%eax,%edx,4), %eax
	movl	%eax, -4(%ebp)
	movl	$0, %eax
	movl	-4(%ebp), %edx
	movl	%eax, 4(%esp)
	movl	%edx, (%esp)
	call	__ghdl_signal_init_e8
	movl	-4(%ebp), %eax
	movl	$work__alu__s__RTI, 4(%esp)
	movl	%eax, (%esp)
	call	__ghdl_signal_merge_rti
	addl	$1, -8(%ebp)
	jmp	.L8
.L9:
	leave
	ret
	.size	work__alu__ELAB, .-work__alu__ELAB
.globl work__alu__ARCH__alu_behave__sig1__OT__STB
	.section	.rodata
	.align 4
	.type	work__alu__ARCH__alu_behave__sig1__OT__STB, @object
	.size	work__alu__ARCH__alu_behave__sig1__OT__STB, 16
work__alu__ARCH__alu_behave__sig1__OT__STB:
	.long	15
	.long	0
	.byte	1
	.zero	3
	.long	16
.globl work__alu__ARCH__alu_behave__sixteenbitadder__x__OT__STB
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitadder__x__OT__STB, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitadder__x__OT__STB, 16
work__alu__ARCH__alu_behave__sixteenbitadder__x__OT__STB:
	.long	15
	.long	0
	.byte	1
	.zero	3
	.long	16
.globl work__alu__ARCH__alu_behave__sixteenbitadder__z__OT__STB
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitadder__z__OT__STB, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitadder__z__OT__STB, 16
work__alu__ARCH__alu_behave__sixteenbitadder__z__OT__STB:
	.long	15
	.long	0
	.byte	1
	.zero	3
	.long	16
.globl work__alu__ARCH__alu_behave__sixteenbitsub__x__OT__STB
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitsub__x__OT__STB, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitsub__x__OT__STB, 16
work__alu__ARCH__alu_behave__sixteenbitsub__x__OT__STB:
	.long	15
	.long	0
	.byte	1
	.zero	3
	.long	16
.globl work__alu__ARCH__alu_behave__sixteenbitsub__z__OT__STB
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitsub__z__OT__STB, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitsub__z__OT__STB, 16
work__alu__ARCH__alu_behave__sixteenbitsub__z__OT__STB:
	.long	15
	.long	0
	.byte	1
	.zero	3
	.long	16
.globl work__alu__ARCH__alu_behave__sixteenbitnand__x__OT__STB
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitnand__x__OT__STB, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitnand__x__OT__STB, 16
work__alu__ARCH__alu_behave__sixteenbitnand__x__OT__STB:
	.long	15
	.long	0
	.byte	1
	.zero	3
	.long	16
.globl work__alu__ARCH__alu_behave__sixteenbitnand__z__OT__STB
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitnand__z__OT__STB, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitnand__z__OT__STB, 16
work__alu__ARCH__alu_behave__sixteenbitnand__z__OT__STB:
	.long	15
	.long	0
	.byte	1
	.zero	3
	.long	16
.globl work__alu__ARCH__alu_behave__INSTSIZE
	.align 4
	.type	work__alu__ARCH__alu_behave__INSTSIZE, @object
	.size	work__alu__ARCH__alu_behave__INSTSIZE, 4
work__alu__ARCH__alu_behave__INSTSIZE:
	.long	1056
.globl work__alu__ARCH__alu_behave__sig1__OT__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sig1__OT__RTI, @object
	.size	work__alu__ARCH__alu_behave__sig1__OT__RTI, 24
work__alu__ARCH__alu_behave__sig1__OT__RTI:
	.byte	35
	.byte	0
	.byte	0
	.byte	0
	.long	0
	.long	ieee__std_logic_1164__std_logic_vector__RTI
	.long	work__alu__ARCH__alu_behave__sig1__OT__STB
	.long	16
	.long	64
	.type	work__alu__ARCH__alu_behave__sig1__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__sig1__RTISTR, 5
work__alu__ARCH__alu_behave__sig1__RTISTR:
	.byte	115
	.byte	105
	.byte	103
	.byte	49
	.byte	0
.globl work__alu__ARCH__alu_behave__sig1__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sig1__RTI, @object
	.size	work__alu__ARCH__alu_behave__sig1__RTI, 16
work__alu__ARCH__alu_behave__sig1__RTI:
	.byte	14
	.byte	1
	.byte	0
	.byte	0
	.long	work__alu__ARCH__alu_behave__sig1__RTISTR
	.long	220
	.long	work__alu__ARCH__alu_behave__sig1__OT__RTI
	.type	work__alu__ARCH__alu_behave__sig2__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__sig2__RTISTR, 5
work__alu__ARCH__alu_behave__sig2__RTISTR:
	.byte	115
	.byte	105
	.byte	103
	.byte	50
	.byte	0
.globl work__alu__ARCH__alu_behave__sig2__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sig2__RTI, @object
	.size	work__alu__ARCH__alu_behave__sig2__RTI, 16
work__alu__ARCH__alu_behave__sig2__RTI:
	.byte	14
	.byte	1
	.byte	0
	.byte	0
	.long	work__alu__ARCH__alu_behave__sig2__RTISTR
	.long	284
	.long	work__alu__ARCH__alu_behave__sig1__OT__RTI
	.type	work__alu__ARCH__alu_behave__sig3__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__sig3__RTISTR, 5
work__alu__ARCH__alu_behave__sig3__RTISTR:
	.byte	115
	.byte	105
	.byte	103
	.byte	51
	.byte	0
.globl work__alu__ARCH__alu_behave__sig3__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sig3__RTI, @object
	.size	work__alu__ARCH__alu_behave__sig3__RTI, 16
work__alu__ARCH__alu_behave__sig3__RTI:
	.byte	14
	.byte	1
	.byte	0
	.byte	0
	.long	work__alu__ARCH__alu_behave__sig3__RTISTR
	.long	348
	.long	work__alu__ARCH__alu_behave__sig1__OT__RTI
	.type	work__alu__ARCH__alu_behave__car1__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__car1__RTISTR, 5
work__alu__ARCH__alu_behave__car1__RTISTR:
	.byte	99
	.byte	97
	.byte	114
	.byte	49
	.byte	0
.globl work__alu__ARCH__alu_behave__car1__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__car1__RTI, @object
	.size	work__alu__ARCH__alu_behave__car1__RTI, 16
work__alu__ARCH__alu_behave__car1__RTI:
	.byte	14
	.byte	1
	.byte	0
	.byte	0
	.long	work__alu__ARCH__alu_behave__car1__RTISTR
	.long	412
	.long	ieee__std_logic_1164__std_logic__RTI
	.type	work__alu__ARCH__alu_behave__car2__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__car2__RTISTR, 5
work__alu__ARCH__alu_behave__car2__RTISTR:
	.byte	99
	.byte	97
	.byte	114
	.byte	50
	.byte	0
.globl work__alu__ARCH__alu_behave__car2__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__car2__RTI, @object
	.size	work__alu__ARCH__alu_behave__car2__RTI, 16
work__alu__ARCH__alu_behave__car2__RTI:
	.byte	14
	.byte	1
	.byte	0
	.byte	0
	.long	work__alu__ARCH__alu_behave__car2__RTISTR
	.long	416
	.long	ieee__std_logic_1164__std_logic__RTI
.globl work__alu__ARCH__alu_behave__sixteenbitadder__x__OT__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitadder__x__OT__RTI, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitadder__x__OT__RTI, 24
work__alu__ARCH__alu_behave__sixteenbitadder__x__OT__RTI:
	.byte	35
	.byte	0
	.byte	0
	.byte	0
	.long	0
	.long	ieee__std_logic_1164__std_logic_vector__RTI
	.long	work__alu__ARCH__alu_behave__sixteenbitadder__x__OT__STB
	.long	16
	.long	64
	.type	work__alu__ARCH__alu_behave__sixteenbitadder__x__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitadder__x__RTISTR, 2
work__alu__ARCH__alu_behave__sixteenbitadder__x__RTISTR:
	.byte	120
	.byte	0
.globl work__alu__ARCH__alu_behave__sixteenbitadder__x__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitadder__x__RTI, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitadder__x__RTI, 16
work__alu__ARCH__alu_behave__sixteenbitadder__x__RTI:
	.byte	16
	.byte	2
	.byte	5
	.byte	0
	.long	work__alu__ARCH__alu_behave__sixteenbitadder__x__RTISTR
	.long	8
	.long	work__alu__ARCH__alu_behave__sixteenbitadder__x__OT__RTI
	.type	work__alu__ARCH__alu_behave__sixteenbitadder__y__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitadder__y__RTISTR, 2
work__alu__ARCH__alu_behave__sixteenbitadder__y__RTISTR:
	.byte	121
	.byte	0
.globl work__alu__ARCH__alu_behave__sixteenbitadder__y__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitadder__y__RTI, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitadder__y__RTI, 16
work__alu__ARCH__alu_behave__sixteenbitadder__y__RTI:
	.byte	16
	.byte	2
	.byte	5
	.byte	0
	.long	work__alu__ARCH__alu_behave__sixteenbitadder__y__RTISTR
	.long	72
	.long	work__alu__ARCH__alu_behave__sixteenbitadder__x__OT__RTI
.globl work__alu__ARCH__alu_behave__sixteenbitadder__z__OT__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitadder__z__OT__RTI, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitadder__z__OT__RTI, 24
work__alu__ARCH__alu_behave__sixteenbitadder__z__OT__RTI:
	.byte	35
	.byte	0
	.byte	0
	.byte	0
	.long	0
	.long	ieee__std_logic_1164__std_logic_vector__RTI
	.long	work__alu__ARCH__alu_behave__sixteenbitadder__z__OT__STB
	.long	16
	.long	64
	.type	work__alu__ARCH__alu_behave__sixteenbitadder__z__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitadder__z__RTISTR, 2
work__alu__ARCH__alu_behave__sixteenbitadder__z__RTISTR:
	.byte	122
	.byte	0
.globl work__alu__ARCH__alu_behave__sixteenbitadder__z__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitadder__z__RTI, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitadder__z__RTI, 16
work__alu__ARCH__alu_behave__sixteenbitadder__z__RTI:
	.byte	16
	.byte	2
	.byte	3
	.byte	0
	.long	work__alu__ARCH__alu_behave__sixteenbitadder__z__RTISTR
	.long	136
	.long	work__alu__ARCH__alu_behave__sixteenbitadder__z__OT__RTI
	.type	work__alu__ARCH__alu_behave__sixteenbitadder__car_in__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitadder__car_in__RTISTR, 7
work__alu__ARCH__alu_behave__sixteenbitadder__car_in__RTISTR:
	.byte	99
	.byte	97
	.byte	114
	.byte	95
	.byte	105
	.byte	110
	.byte	0
.globl work__alu__ARCH__alu_behave__sixteenbitadder__car_in__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitadder__car_in__RTI, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitadder__car_in__RTI, 16
work__alu__ARCH__alu_behave__sixteenbitadder__car_in__RTI:
	.byte	16
	.byte	2
	.byte	5
	.byte	0
	.long	work__alu__ARCH__alu_behave__sixteenbitadder__car_in__RTISTR
	.long	200
	.long	ieee__std_logic_1164__std_logic__RTI
	.type	work__alu__ARCH__alu_behave__sixteenbitadder__car_out__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitadder__car_out__RTISTR, 8
work__alu__ARCH__alu_behave__sixteenbitadder__car_out__RTISTR:
	.byte	99
	.byte	97
	.byte	114
	.byte	95
	.byte	111
	.byte	117
	.byte	116
	.byte	0
.globl work__alu__ARCH__alu_behave__sixteenbitadder__car_out__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitadder__car_out__RTI, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitadder__car_out__RTI, 16
work__alu__ARCH__alu_behave__sixteenbitadder__car_out__RTI:
	.byte	16
	.byte	2
	.byte	3
	.byte	0
	.long	work__alu__ARCH__alu_behave__sixteenbitadder__car_out__RTISTR
	.long	204
	.long	ieee__std_logic_1164__std_logic__RTI
	.type	work__alu__ARCH__alu_behave__sixteenbitadder__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitadder__RTISTR, 16
work__alu__ARCH__alu_behave__sixteenbitadder__RTISTR:
	.byte	115
	.byte	105
	.byte	120
	.byte	116
	.byte	101
	.byte	101
	.byte	110
	.byte	98
	.byte	105
	.byte	116
	.byte	97
	.byte	100
	.byte	100
	.byte	101
	.byte	114
	.byte	0
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitadder__RTIARRAY, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitadder__RTIARRAY, 24
work__alu__ARCH__alu_behave__sixteenbitadder__RTIARRAY:
	.long	work__alu__ARCH__alu_behave__sixteenbitadder__x__RTI
	.long	work__alu__ARCH__alu_behave__sixteenbitadder__y__RTI
	.long	work__alu__ARCH__alu_behave__sixteenbitadder__z__RTI
	.long	work__alu__ARCH__alu_behave__sixteenbitadder__car_in__RTI
	.long	work__alu__ARCH__alu_behave__sixteenbitadder__car_out__RTI
	.long	0
.globl work__alu__ARCH__alu_behave__sixteenbitadder__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitadder__RTI, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitadder__RTI, 16
work__alu__ARCH__alu_behave__sixteenbitadder__RTI:
	.byte	20
	.byte	2
	.byte	0
	.byte	0
	.long	work__alu__ARCH__alu_behave__sixteenbitadder__RTISTR
	.long	5
	.long	work__alu__ARCH__alu_behave__sixteenbitadder__RTIARRAY
.globl work__alu__ARCH__alu_behave__sixteenbitsub__x__OT__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitsub__x__OT__RTI, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitsub__x__OT__RTI, 24
work__alu__ARCH__alu_behave__sixteenbitsub__x__OT__RTI:
	.byte	35
	.byte	0
	.byte	0
	.byte	0
	.long	0
	.long	ieee__std_logic_1164__std_logic_vector__RTI
	.long	work__alu__ARCH__alu_behave__sixteenbitsub__x__OT__STB
	.long	16
	.long	64
	.type	work__alu__ARCH__alu_behave__sixteenbitsub__x__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitsub__x__RTISTR, 2
work__alu__ARCH__alu_behave__sixteenbitsub__x__RTISTR:
	.byte	120
	.byte	0
.globl work__alu__ARCH__alu_behave__sixteenbitsub__x__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitsub__x__RTI, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitsub__x__RTI, 16
work__alu__ARCH__alu_behave__sixteenbitsub__x__RTI:
	.byte	16
	.byte	2
	.byte	5
	.byte	0
	.long	work__alu__ARCH__alu_behave__sixteenbitsub__x__RTISTR
	.long	8
	.long	work__alu__ARCH__alu_behave__sixteenbitsub__x__OT__RTI
	.type	work__alu__ARCH__alu_behave__sixteenbitsub__y__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitsub__y__RTISTR, 2
work__alu__ARCH__alu_behave__sixteenbitsub__y__RTISTR:
	.byte	121
	.byte	0
.globl work__alu__ARCH__alu_behave__sixteenbitsub__y__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitsub__y__RTI, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitsub__y__RTI, 16
work__alu__ARCH__alu_behave__sixteenbitsub__y__RTI:
	.byte	16
	.byte	2
	.byte	5
	.byte	0
	.long	work__alu__ARCH__alu_behave__sixteenbitsub__y__RTISTR
	.long	72
	.long	work__alu__ARCH__alu_behave__sixteenbitsub__x__OT__RTI
.globl work__alu__ARCH__alu_behave__sixteenbitsub__z__OT__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitsub__z__OT__RTI, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitsub__z__OT__RTI, 24
work__alu__ARCH__alu_behave__sixteenbitsub__z__OT__RTI:
	.byte	35
	.byte	0
	.byte	0
	.byte	0
	.long	0
	.long	ieee__std_logic_1164__std_logic_vector__RTI
	.long	work__alu__ARCH__alu_behave__sixteenbitsub__z__OT__STB
	.long	16
	.long	64
	.type	work__alu__ARCH__alu_behave__sixteenbitsub__z__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitsub__z__RTISTR, 2
work__alu__ARCH__alu_behave__sixteenbitsub__z__RTISTR:
	.byte	122
	.byte	0
.globl work__alu__ARCH__alu_behave__sixteenbitsub__z__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitsub__z__RTI, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitsub__z__RTI, 16
work__alu__ARCH__alu_behave__sixteenbitsub__z__RTI:
	.byte	16
	.byte	2
	.byte	3
	.byte	0
	.long	work__alu__ARCH__alu_behave__sixteenbitsub__z__RTISTR
	.long	136
	.long	work__alu__ARCH__alu_behave__sixteenbitsub__z__OT__RTI
	.type	work__alu__ARCH__alu_behave__sixteenbitsub__bor_in__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitsub__bor_in__RTISTR, 7
work__alu__ARCH__alu_behave__sixteenbitsub__bor_in__RTISTR:
	.byte	98
	.byte	111
	.byte	114
	.byte	95
	.byte	105
	.byte	110
	.byte	0
.globl work__alu__ARCH__alu_behave__sixteenbitsub__bor_in__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitsub__bor_in__RTI, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitsub__bor_in__RTI, 16
work__alu__ARCH__alu_behave__sixteenbitsub__bor_in__RTI:
	.byte	16
	.byte	2
	.byte	5
	.byte	0
	.long	work__alu__ARCH__alu_behave__sixteenbitsub__bor_in__RTISTR
	.long	200
	.long	ieee__std_logic_1164__std_logic__RTI
	.type	work__alu__ARCH__alu_behave__sixteenbitsub__bor_out__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitsub__bor_out__RTISTR, 8
work__alu__ARCH__alu_behave__sixteenbitsub__bor_out__RTISTR:
	.byte	98
	.byte	111
	.byte	114
	.byte	95
	.byte	111
	.byte	117
	.byte	116
	.byte	0
.globl work__alu__ARCH__alu_behave__sixteenbitsub__bor_out__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitsub__bor_out__RTI, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitsub__bor_out__RTI, 16
work__alu__ARCH__alu_behave__sixteenbitsub__bor_out__RTI:
	.byte	16
	.byte	2
	.byte	3
	.byte	0
	.long	work__alu__ARCH__alu_behave__sixteenbitsub__bor_out__RTISTR
	.long	204
	.long	ieee__std_logic_1164__std_logic__RTI
	.type	work__alu__ARCH__alu_behave__sixteenbitsub__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitsub__RTISTR, 14
work__alu__ARCH__alu_behave__sixteenbitsub__RTISTR:
	.byte	115
	.byte	105
	.byte	120
	.byte	116
	.byte	101
	.byte	101
	.byte	110
	.byte	98
	.byte	105
	.byte	116
	.byte	115
	.byte	117
	.byte	98
	.byte	0
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitsub__RTIARRAY, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitsub__RTIARRAY, 24
work__alu__ARCH__alu_behave__sixteenbitsub__RTIARRAY:
	.long	work__alu__ARCH__alu_behave__sixteenbitsub__x__RTI
	.long	work__alu__ARCH__alu_behave__sixteenbitsub__y__RTI
	.long	work__alu__ARCH__alu_behave__sixteenbitsub__z__RTI
	.long	work__alu__ARCH__alu_behave__sixteenbitsub__bor_in__RTI
	.long	work__alu__ARCH__alu_behave__sixteenbitsub__bor_out__RTI
	.long	0
.globl work__alu__ARCH__alu_behave__sixteenbitsub__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitsub__RTI, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitsub__RTI, 16
work__alu__ARCH__alu_behave__sixteenbitsub__RTI:
	.byte	20
	.byte	2
	.byte	0
	.byte	0
	.long	work__alu__ARCH__alu_behave__sixteenbitsub__RTISTR
	.long	5
	.long	work__alu__ARCH__alu_behave__sixteenbitsub__RTIARRAY
.globl work__alu__ARCH__alu_behave__sixteenbitnand__x__OT__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitnand__x__OT__RTI, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitnand__x__OT__RTI, 24
work__alu__ARCH__alu_behave__sixteenbitnand__x__OT__RTI:
	.byte	35
	.byte	0
	.byte	0
	.byte	0
	.long	0
	.long	ieee__std_logic_1164__std_logic_vector__RTI
	.long	work__alu__ARCH__alu_behave__sixteenbitnand__x__OT__STB
	.long	16
	.long	64
	.type	work__alu__ARCH__alu_behave__sixteenbitnand__x__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitnand__x__RTISTR, 2
work__alu__ARCH__alu_behave__sixteenbitnand__x__RTISTR:
	.byte	120
	.byte	0
.globl work__alu__ARCH__alu_behave__sixteenbitnand__x__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitnand__x__RTI, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitnand__x__RTI, 16
work__alu__ARCH__alu_behave__sixteenbitnand__x__RTI:
	.byte	16
	.byte	2
	.byte	5
	.byte	0
	.long	work__alu__ARCH__alu_behave__sixteenbitnand__x__RTISTR
	.long	8
	.long	work__alu__ARCH__alu_behave__sixteenbitnand__x__OT__RTI
	.type	work__alu__ARCH__alu_behave__sixteenbitnand__y__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitnand__y__RTISTR, 2
work__alu__ARCH__alu_behave__sixteenbitnand__y__RTISTR:
	.byte	121
	.byte	0
.globl work__alu__ARCH__alu_behave__sixteenbitnand__y__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitnand__y__RTI, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitnand__y__RTI, 16
work__alu__ARCH__alu_behave__sixteenbitnand__y__RTI:
	.byte	16
	.byte	2
	.byte	5
	.byte	0
	.long	work__alu__ARCH__alu_behave__sixteenbitnand__y__RTISTR
	.long	72
	.long	work__alu__ARCH__alu_behave__sixteenbitnand__x__OT__RTI
.globl work__alu__ARCH__alu_behave__sixteenbitnand__z__OT__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitnand__z__OT__RTI, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitnand__z__OT__RTI, 24
work__alu__ARCH__alu_behave__sixteenbitnand__z__OT__RTI:
	.byte	35
	.byte	0
	.byte	0
	.byte	0
	.long	0
	.long	ieee__std_logic_1164__std_logic_vector__RTI
	.long	work__alu__ARCH__alu_behave__sixteenbitnand__z__OT__STB
	.long	16
	.long	64
	.type	work__alu__ARCH__alu_behave__sixteenbitnand__z__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitnand__z__RTISTR, 2
work__alu__ARCH__alu_behave__sixteenbitnand__z__RTISTR:
	.byte	122
	.byte	0
.globl work__alu__ARCH__alu_behave__sixteenbitnand__z__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitnand__z__RTI, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitnand__z__RTI, 16
work__alu__ARCH__alu_behave__sixteenbitnand__z__RTI:
	.byte	16
	.byte	2
	.byte	3
	.byte	0
	.long	work__alu__ARCH__alu_behave__sixteenbitnand__z__RTISTR
	.long	136
	.long	work__alu__ARCH__alu_behave__sixteenbitnand__z__OT__RTI
	.type	work__alu__ARCH__alu_behave__sixteenbitnand__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitnand__RTISTR, 15
work__alu__ARCH__alu_behave__sixteenbitnand__RTISTR:
	.byte	115
	.byte	105
	.byte	120
	.byte	116
	.byte	101
	.byte	101
	.byte	110
	.byte	98
	.byte	105
	.byte	116
	.byte	110
	.byte	97
	.byte	110
	.byte	100
	.byte	0
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitnand__RTIARRAY, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitnand__RTIARRAY, 16
work__alu__ARCH__alu_behave__sixteenbitnand__RTIARRAY:
	.long	work__alu__ARCH__alu_behave__sixteenbitnand__x__RTI
	.long	work__alu__ARCH__alu_behave__sixteenbitnand__y__RTI
	.long	work__alu__ARCH__alu_behave__sixteenbitnand__z__RTI
	.long	0
.globl work__alu__ARCH__alu_behave__sixteenbitnand__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__sixteenbitnand__RTI, @object
	.size	work__alu__ARCH__alu_behave__sixteenbitnand__RTI, 16
work__alu__ARCH__alu_behave__sixteenbitnand__RTI:
	.byte	20
	.byte	2
	.byte	0
	.byte	0
	.long	work__alu__ARCH__alu_behave__sixteenbitnand__RTISTR
	.long	3
	.long	work__alu__ARCH__alu_behave__sixteenbitnand__RTIARRAY
	.type	work__alu__ARCH__alu_behave__a__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__a__RTISTR, 2
work__alu__ARCH__alu_behave__a__RTISTR:
	.byte	97
	.byte	0
.globl work__alu__ARCH__alu_behave__a__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__a__RTI, @object
	.size	work__alu__ARCH__alu_behave__a__RTI, 20
work__alu__ARCH__alu_behave__a__RTI:
	.byte	10
	.byte	1
	.byte	0
	.byte	0
	.long	work__alu__ARCH__alu_behave__a__RTISTR
	.long	420
	.long	work__alu__ARCH__alu_behave__RTI
	.long	work__alu__ARCH__alu_behave__sixteenbitadder__RTI
	.type	work__alu__ARCH__alu_behave__b__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__b__RTISTR, 2
work__alu__ARCH__alu_behave__b__RTISTR:
	.byte	98
	.byte	0
.globl work__alu__ARCH__alu_behave__b__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__b__RTI, @object
	.size	work__alu__ARCH__alu_behave__b__RTI, 20
work__alu__ARCH__alu_behave__b__RTI:
	.byte	10
	.byte	1
	.byte	0
	.byte	0
	.long	work__alu__ARCH__alu_behave__b__RTISTR
	.long	628
	.long	work__alu__ARCH__alu_behave__RTI
	.long	work__alu__ARCH__alu_behave__sixteenbitsub__RTI
	.type	work__alu__ARCH__alu_behave__c__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__c__RTISTR, 2
work__alu__ARCH__alu_behave__c__RTISTR:
	.byte	99
	.byte	0
.globl work__alu__ARCH__alu_behave__c__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__c__RTI, @object
	.size	work__alu__ARCH__alu_behave__c__RTI, 20
work__alu__ARCH__alu_behave__c__RTI:
	.byte	10
	.byte	1
	.byte	0
	.byte	0
	.long	work__alu__ARCH__alu_behave__c__RTISTR
	.long	836
	.long	work__alu__ARCH__alu_behave__RTI
	.long	work__alu__ARCH__alu_behave__sixteenbitnand__RTI
	.type	work__alu__ARCH__alu_behave__P0__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__P0__RTISTR, 3
work__alu__ARCH__alu_behave__P0__RTISTR:
	.byte	80
	.byte	48
	.byte	0
	.align 4
	.type	work__alu__ARCH__alu_behave__P0__RTIARRAY, @object
	.size	work__alu__ARCH__alu_behave__P0__RTIARRAY, 4
work__alu__ARCH__alu_behave__P0__RTIARRAY:
	.zero	4
.globl work__alu__ARCH__alu_behave__P0__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__P0__RTI, @object
	.size	work__alu__ARCH__alu_behave__P0__RTI, 28
work__alu__ARCH__alu_behave__P0__RTI:
	.byte	6
	.byte	2
	.byte	0
	.byte	0
	.long	work__alu__ARCH__alu_behave__P0__RTISTR
	.long	1036
	.long	work__alu__ARCH__alu_behave__RTI
	.long	18
	.long	0
	.long	work__alu__ARCH__alu_behave__P0__RTIARRAY
	.type	work__alu__ARCH__alu_behave__RTISTR, @object
	.size	work__alu__ARCH__alu_behave__RTISTR, 11
work__alu__ARCH__alu_behave__RTISTR:
	.byte	97
	.byte	108
	.byte	117
	.byte	95
	.byte	98
	.byte	101
	.byte	104
	.byte	97
	.byte	118
	.byte	101
	.byte	0
	.align 32
	.type	work__alu__ARCH__alu_behave__RTIARRAY, @object
	.size	work__alu__ARCH__alu_behave__RTIARRAY, 52
work__alu__ARCH__alu_behave__RTIARRAY:
	.long	work__alu__ARCH__alu_behave__sig1__RTI
	.long	work__alu__ARCH__alu_behave__sig2__RTI
	.long	work__alu__ARCH__alu_behave__sig3__RTI
	.long	work__alu__ARCH__alu_behave__car1__RTI
	.long	work__alu__ARCH__alu_behave__car2__RTI
	.long	work__alu__ARCH__alu_behave__sixteenbitadder__RTI
	.long	work__alu__ARCH__alu_behave__sixteenbitsub__RTI
	.long	work__alu__ARCH__alu_behave__sixteenbitnand__RTI
	.long	work__alu__ARCH__alu_behave__a__RTI
	.long	work__alu__ARCH__alu_behave__b__RTI
	.long	work__alu__ARCH__alu_behave__c__RTI
	.long	work__alu__ARCH__alu_behave__P0__RTI
	.long	0
.globl work__alu__ARCH__alu_behave__RTI
	.align 4
	.type	work__alu__ARCH__alu_behave__RTI, @object
	.size	work__alu__ARCH__alu_behave__RTI, 28
work__alu__ARCH__alu_behave__RTI:
	.byte	5
	.byte	1
	.byte	0
	.byte	0
	.long	work__alu__ARCH__alu_behave__RTISTR
	.long	0
	.long	work__alu__RTI
	.long	1056
	.long	12
	.long	work__alu__ARCH__alu_behave__RTIARRAY
	.text
	.type	work__alu__ARCH__alu_behave__a__ELAB, @function
work__alu__ARCH__alu_behave__a__ELAB:
	pushl	%ebp
	movl	%esp, %ebp
	subl	$48, %esp
	movl	8(%ebp), %eax
	movl	$work__alu__ARCH__alu_behave__a__RTI, 424(%eax)
	movl	8(%ebp), %eax
	addl	$428, %eax
	movl	%eax, -36(%ebp)
	movl	8(%ebp), %eax
	addl	$8, %eax
	movl	%eax, -32(%ebp)
	movl	$0, -28(%ebp)
.L12:
	cmpl	$16, -28(%ebp)
	jae	.L11
	movl	-28(%ebp), %ecx
	movl	-28(%ebp), %edx
	movl	-32(%ebp), %eax
	movl	(%eax,%edx,4), %edx
	movl	-36(%ebp), %eax
	movl	%edx, (%eax,%ecx,4)
	addl	$1, -28(%ebp)
	jmp	.L12
.L11:
	movl	8(%ebp), %eax
	addl	$492, %eax
	movl	%eax, -24(%ebp)
	movl	8(%ebp), %eax
	addl	$72, %eax
	movl	%eax, -20(%ebp)
	movl	$0, -16(%ebp)
.L14:
	cmpl	$16, -16(%ebp)
	jae	.L13
	movl	-16(%ebp), %ecx
	movl	-16(%ebp), %edx
	movl	-20(%ebp), %eax
	movl	(%eax,%edx,4), %edx
	movl	-24(%ebp), %eax
	movl	%edx, (%eax,%ecx,4)
	addl	$1, -16(%ebp)
	jmp	.L14
.L13:
	movl	8(%ebp), %eax
	addl	$556, %eax
	movl	%eax, -12(%ebp)
	movl	8(%ebp), %eax
	addl	$220, %eax
	movl	%eax, -8(%ebp)
	movl	$0, -4(%ebp)
.L16:
	cmpl	$16, -4(%ebp)
	jae	.L15
	movl	-4(%ebp), %ecx
	movl	-4(%ebp), %edx
	movl	-8(%ebp), %eax
	movl	(%eax,%edx,4), %edx
	movl	-12(%ebp), %eax
	movl	%edx, (%eax,%ecx,4)
	addl	$1, -4(%ebp)
	jmp	.L16
.L15:
	movl	8(%ebp), %eax
	movl	144(%eax), %edx
	movl	8(%ebp), %eax
	movl	%edx, 620(%eax)
	movl	8(%ebp), %eax
	movl	412(%eax), %edx
	movl	8(%ebp), %eax
	movl	%edx, 624(%eax)
	leave
	ret
	.size	work__alu__ARCH__alu_behave__a__ELAB, .-work__alu__ARCH__alu_behave__a__ELAB
	.type	work__alu__ARCH__alu_behave__b__ELAB, @function
work__alu__ARCH__alu_behave__b__ELAB:
	pushl	%ebp
	movl	%esp, %ebp
	subl	$48, %esp
	movl	8(%ebp), %eax
	movl	$work__alu__ARCH__alu_behave__b__RTI, 632(%eax)
	movl	8(%ebp), %eax
	addl	$636, %eax
	movl	%eax, -36(%ebp)
	movl	8(%ebp), %eax
	addl	$8, %eax
	movl	%eax, -32(%ebp)
	movl	$0, -28(%ebp)
.L20:
	cmpl	$16, -28(%ebp)
	jae	.L19
	movl	-28(%ebp), %ecx
	movl	-28(%ebp), %edx
	movl	-32(%ebp), %eax
	movl	(%eax,%edx,4), %edx
	movl	-36(%ebp), %eax
	movl	%edx, (%eax,%ecx,4)
	addl	$1, -28(%ebp)
	jmp	.L20
.L19:
	movl	8(%ebp), %eax
	addl	$700, %eax
	movl	%eax, -24(%ebp)
	movl	8(%ebp), %eax
	addl	$72, %eax
	movl	%eax, -20(%ebp)
	movl	$0, -16(%ebp)
.L22:
	cmpl	$16, -16(%ebp)
	jae	.L21
	movl	-16(%ebp), %ecx
	movl	-16(%ebp), %edx
	movl	-20(%ebp), %eax
	movl	(%eax,%edx,4), %edx
	movl	-24(%ebp), %eax
	movl	%edx, (%eax,%ecx,4)
	addl	$1, -16(%ebp)
	jmp	.L22
.L21:
	movl	8(%ebp), %eax
	addl	$764, %eax
	movl	%eax, -12(%ebp)
	movl	8(%ebp), %eax
	addl	$284, %eax
	movl	%eax, -8(%ebp)
	movl	$0, -4(%ebp)
.L24:
	cmpl	$16, -4(%ebp)
	jae	.L23
	movl	-4(%ebp), %ecx
	movl	-4(%ebp), %edx
	movl	-8(%ebp), %eax
	movl	(%eax,%edx,4), %edx
	movl	-12(%ebp), %eax
	movl	%edx, (%eax,%ecx,4)
	addl	$1, -4(%ebp)
	jmp	.L24
.L23:
	movl	8(%ebp), %eax
	movl	144(%eax), %edx
	movl	8(%ebp), %eax
	movl	%edx, 828(%eax)
	movl	8(%ebp), %eax
	movl	416(%eax), %edx
	movl	8(%ebp), %eax
	movl	%edx, 832(%eax)
	leave
	ret
	.size	work__alu__ARCH__alu_behave__b__ELAB, .-work__alu__ARCH__alu_behave__b__ELAB
	.type	work__alu__ARCH__alu_behave__c__ELAB, @function
work__alu__ARCH__alu_behave__c__ELAB:
	pushl	%ebp
	movl	%esp, %ebp
	subl	$48, %esp
	movl	8(%ebp), %eax
	movl	$work__alu__ARCH__alu_behave__c__RTI, 840(%eax)
	movl	8(%ebp), %eax
	addl	$844, %eax
	movl	%eax, -36(%ebp)
	movl	8(%ebp), %eax
	addl	$8, %eax
	movl	%eax, -32(%ebp)
	movl	$0, -28(%ebp)
.L28:
	cmpl	$16, -28(%ebp)
	jae	.L27
	movl	-28(%ebp), %ecx
	movl	-28(%ebp), %edx
	movl	-32(%ebp), %eax
	movl	(%eax,%edx,4), %edx
	movl	-36(%ebp), %eax
	movl	%edx, (%eax,%ecx,4)
	addl	$1, -28(%ebp)
	jmp	.L28
.L27:
	movl	8(%ebp), %eax
	addl	$908, %eax
	movl	%eax, -24(%ebp)
	movl	8(%ebp), %eax
	addl	$72, %eax
	movl	%eax, -20(%ebp)
	movl	$0, -16(%ebp)
.L30:
	cmpl	$16, -16(%ebp)
	jae	.L29
	movl	-16(%ebp), %ecx
	movl	-16(%ebp), %edx
	movl	-20(%ebp), %eax
	movl	(%eax,%edx,4), %edx
	movl	-24(%ebp), %eax
	movl	%edx, (%eax,%ecx,4)
	addl	$1, -16(%ebp)
	jmp	.L30
.L29:
	movl	8(%ebp), %eax
	addl	$972, %eax
	movl	%eax, -12(%ebp)
	movl	8(%ebp), %eax
	addl	$348, %eax
	movl	%eax, -8(%ebp)
	movl	$0, -4(%ebp)
.L32:
	cmpl	$16, -4(%ebp)
	jae	.L33
	movl	-4(%ebp), %ecx
	movl	-4(%ebp), %edx
	movl	-8(%ebp), %eax
	movl	(%eax,%edx,4), %edx
	movl	-12(%ebp), %eax
	movl	%edx, (%eax,%ecx,4)
	addl	$1, -4(%ebp)
	jmp	.L32
.L33:
	leave
	ret
	.size	work__alu__ARCH__alu_behave__c__ELAB, .-work__alu__ARCH__alu_behave__c__ELAB
	.type	work__alu__ARCH__alu_behave__P0__PROC, @function
work__alu__ARCH__alu_behave__P0__PROC:
	pushl	%ebp
	movl	%esp, %ebp
	pushl	%edi
	pushl	%esi
	pushl	%ebx
	subl	$460, %esp
	movl	8(%ebp), %eax
	movl	136(%eax), %eax
	movzbl	(%eax), %eax
	cmpb	$3, %al
	sete	%al
	movb	%al, -369(%ebp)
	cmpb	$1, -369(%ebp)
	jne	.L35
	movl	8(%ebp), %eax
	movl	140(%eax), %eax
	movzbl	(%eax), %eax
	cmpb	$3, %al
	sete	%al
	movb	%al, -369(%ebp)
.L35:
	cmpb	$0, -369(%ebp)
	je	.L36
	movl	8(%ebp), %eax
	addl	$220, %eax
	movl	%eax, -368(%ebp)
	movl	$0, -364(%ebp)
.L38:
	cmpl	$16, -364(%ebp)
	jae	.L37
	movl	-364(%ebp), %ecx
	movl	-364(%ebp), %edx
	movl	-368(%ebp), %eax
	movl	(%eax,%edx,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -385(%ebp,%ecx)
	addl	$1, -364(%ebp)
	jmp	.L38
.L37:
	movl	8(%ebp), %eax
	addl	$156, %eax
	movl	%eax, -360(%ebp)
	movl	$0, -356(%ebp)
.L43:
	cmpl	$16, -356(%ebp)
	jae	.L39
	movl	-356(%ebp), %edx
	movl	-360(%ebp), %eax
	movl	(%eax,%edx,4), %eax
	movl	%eax, -352(%ebp)
	movl	8(%ebp), %eax
	addl	$1036, %eax
	addl	-356(%ebp), %eax
	movl	%eax, -344(%ebp)
	leal	-385(%ebp), %edx
	movl	-356(%ebp), %eax
	movzbl	(%edx,%eax), %edx
	movl	-344(%ebp), %eax
	movb	%dl, (%eax)
	movl	-352(%ebp), %eax
	movzbl	46(%eax), %eax
	testb	%al, %al
	je	.L40
	movb	$1, -345(%ebp)
	jmp	.L41
.L40:
	movl	-352(%ebp), %eax
	movzbl	(%eax), %edx
	movl	-344(%ebp), %eax
	movzbl	(%eax), %eax
	cmpb	%al, %dl
	setne	%al
	movb	%al, -345(%ebp)
.L41:
	movl	-352(%ebp), %eax
	movl	40(%eax), %eax
	testl	%eax, %eax
	sete	%al
	andb	-345(%ebp), %al
	testb	%al, %al
	je	.L42
	movl	-352(%ebp), %eax
	movl	__ghdl_signal_active_chain, %edx
	movl	%edx, 40(%eax)
	movl	-352(%ebp), %eax
	movl	%eax, __ghdl_signal_active_chain
.L42:
	addl	$1, -356(%ebp)
	jmp	.L43
.L39:
	movl	8(%ebp), %eax
	movl	148(%eax), %eax
	movl	%eax, -340(%ebp)
	movl	8(%ebp), %eax
	addl	$1052, %eax
	movl	%eax, -332(%ebp)
	movl	8(%ebp), %eax
	movl	412(%eax), %eax
	movzbl	(%eax), %edx
	movl	-332(%ebp), %eax
	movb	%dl, (%eax)
	movl	-340(%ebp), %eax
	movzbl	46(%eax), %eax
	testb	%al, %al
	je	.L44
	movb	$1, -333(%ebp)
	jmp	.L45
.L44:
	movl	-340(%ebp), %eax
	movzbl	(%eax), %edx
	movl	-332(%ebp), %eax
	movzbl	(%eax), %eax
	cmpb	%al, %dl
	setne	%al
	movb	%al, -333(%ebp)
.L45:
	movl	-340(%ebp), %eax
	movl	40(%eax), %eax
	testl	%eax, %eax
	sete	%al
	andb	-333(%ebp), %al
	testb	%al, %al
	je	.L46
	movl	-340(%ebp), %eax
	movl	__ghdl_signal_active_chain, %edx
	movl	%edx, 40(%eax)
	movl	-340(%ebp), %eax
	movl	%eax, __ghdl_signal_active_chain
.L46:
	movl	$15, -328(%ebp)
	movl	$14, -324(%ebp)
	movl	$13, -320(%ebp)
	movl	$12, -316(%ebp)
	movl	$11, -312(%ebp)
	movl	$10, -308(%ebp)
	movl	$9, -304(%ebp)
	movl	$8, -300(%ebp)
	movl	$7, -296(%ebp)
	movl	$6, -292(%ebp)
	movl	$5, -288(%ebp)
	movl	$4, -284(%ebp)
	movl	$3, -280(%ebp)
	movl	$2, -276(%ebp)
	movl	$1, -272(%ebp)
	movl	$0, -268(%ebp)
	movl	8(%ebp), %eax
	movl	152(%eax), %eax
	movl	%eax, -264(%ebp)
	movl	8(%ebp), %eax
	addl	$1053, %eax
	movl	%eax, -256(%ebp)
	movl	-268(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$52, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %ebx
	movl	-272(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$52, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %esi
	movl	-276(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$52, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %edi
	movl	-280(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$52, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -461(%ebp)
	movl	-284(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$52, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -460(%ebp)
	movl	-288(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$52, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -459(%ebp)
	movl	-292(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$52, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -458(%ebp)
	movl	-296(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$52, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -457(%ebp)
	movl	-300(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$52, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -456(%ebp)
	movl	-304(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$52, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -455(%ebp)
	movl	-308(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$52, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -454(%ebp)
	movl	-312(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$52, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -453(%ebp)
	movl	-316(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$52, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -452(%ebp)
	movl	-320(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$52, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -451(%ebp)
	movl	-324(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$52, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %ecx
	movl	-328(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$52, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%cl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-451(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-452(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-453(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-454(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-455(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-456(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-457(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-458(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-459(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-460(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-461(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movl	%edi, %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movl	%esi, %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movb	%bl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movb	%al, (%esp)
	call	ieee__std_logic_1164__notO1
	movl	%eax, %edx
	movl	-256(%ebp), %eax
	movb	%dl, (%eax)
	movl	-264(%ebp), %eax
	movzbl	46(%eax), %eax
	testb	%al, %al
	je	.L47
	movb	$1, -257(%ebp)
	jmp	.L48
.L47:
	movl	-264(%ebp), %eax
	movzbl	(%eax), %edx
	movl	-256(%ebp), %eax
	movzbl	(%eax), %eax
	cmpb	%al, %dl
	setne	%al
	movb	%al, -257(%ebp)
.L48:
	movl	-264(%ebp), %eax
	movl	40(%eax), %eax
	testl	%eax, %eax
	sete	%al
	andb	-257(%ebp), %al
	testb	%al, %al
	je	.L79
	movl	-264(%ebp), %eax
	movl	__ghdl_signal_active_chain, %edx
	movl	%edx, 40(%eax)
	movl	-264(%ebp), %eax
	movl	%eax, __ghdl_signal_active_chain
	jmp	.L79
.L36:
	movl	8(%ebp), %eax
	movl	136(%eax), %eax
	movzbl	(%eax), %eax
	cmpb	$3, %al
	sete	%al
	movb	%al, -249(%ebp)
	cmpb	$1, -249(%ebp)
	jne	.L51
	movl	8(%ebp), %eax
	movl	140(%eax), %eax
	movzbl	(%eax), %eax
	cmpb	$2, %al
	sete	%al
	movb	%al, -249(%ebp)
.L51:
	cmpb	$0, -249(%ebp)
	je	.L52
	movl	8(%ebp), %eax
	addl	$284, %eax
	movl	%eax, -248(%ebp)
	movl	$0, -244(%ebp)
.L54:
	cmpl	$16, -244(%ebp)
	jae	.L53
	movl	-244(%ebp), %ecx
	movl	-244(%ebp), %edx
	movl	-248(%ebp), %eax
	movl	(%eax,%edx,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -401(%ebp,%ecx)
	addl	$1, -244(%ebp)
	jmp	.L54
.L53:
	movl	8(%ebp), %eax
	addl	$156, %eax
	movl	%eax, -240(%ebp)
	movl	$0, -236(%ebp)
.L59:
	cmpl	$16, -236(%ebp)
	jae	.L55
	movl	-236(%ebp), %edx
	movl	-240(%ebp), %eax
	movl	(%eax,%edx,4), %eax
	movl	%eax, -232(%ebp)
	movl	8(%ebp), %eax
	addl	$1036, %eax
	addl	-236(%ebp), %eax
	movl	%eax, -224(%ebp)
	leal	-401(%ebp), %edx
	movl	-236(%ebp), %eax
	movzbl	(%edx,%eax), %edx
	movl	-224(%ebp), %eax
	movb	%dl, (%eax)
	movl	-232(%ebp), %eax
	movzbl	46(%eax), %eax
	testb	%al, %al
	je	.L56
	movb	$1, -225(%ebp)
	jmp	.L57
.L56:
	movl	-232(%ebp), %eax
	movzbl	(%eax), %edx
	movl	-224(%ebp), %eax
	movzbl	(%eax), %eax
	cmpb	%al, %dl
	setne	%al
	movb	%al, -225(%ebp)
.L57:
	movl	-232(%ebp), %eax
	movl	40(%eax), %eax
	testl	%eax, %eax
	sete	%al
	andb	-225(%ebp), %al
	testb	%al, %al
	je	.L58
	movl	-232(%ebp), %eax
	movl	__ghdl_signal_active_chain, %edx
	movl	%edx, 40(%eax)
	movl	-232(%ebp), %eax
	movl	%eax, __ghdl_signal_active_chain
.L58:
	addl	$1, -236(%ebp)
	jmp	.L59
.L55:
	movl	8(%ebp), %eax
	movl	148(%eax), %eax
	movl	%eax, -220(%ebp)
	movl	8(%ebp), %eax
	addl	$1052, %eax
	movl	%eax, -212(%ebp)
	movl	8(%ebp), %eax
	movl	416(%eax), %eax
	movzbl	(%eax), %edx
	movl	-212(%ebp), %eax
	movb	%dl, (%eax)
	movl	-220(%ebp), %eax
	movzbl	46(%eax), %eax
	testb	%al, %al
	je	.L60
	movb	$1, -213(%ebp)
	jmp	.L61
.L60:
	movl	-220(%ebp), %eax
	movzbl	(%eax), %edx
	movl	-212(%ebp), %eax
	movzbl	(%eax), %eax
	cmpb	%al, %dl
	setne	%al
	movb	%al, -213(%ebp)
.L61:
	movl	-220(%ebp), %eax
	movl	40(%eax), %eax
	testl	%eax, %eax
	sete	%al
	andb	-213(%ebp), %al
	testb	%al, %al
	je	.L62
	movl	-220(%ebp), %eax
	movl	__ghdl_signal_active_chain, %edx
	movl	%edx, 40(%eax)
	movl	-220(%ebp), %eax
	movl	%eax, __ghdl_signal_active_chain
.L62:
	movl	$15, -208(%ebp)
	movl	$14, -204(%ebp)
	movl	$13, -200(%ebp)
	movl	$12, -196(%ebp)
	movl	$11, -192(%ebp)
	movl	$10, -188(%ebp)
	movl	$9, -184(%ebp)
	movl	$8, -180(%ebp)
	movl	$7, -176(%ebp)
	movl	$6, -172(%ebp)
	movl	$5, -168(%ebp)
	movl	$4, -164(%ebp)
	movl	$3, -160(%ebp)
	movl	$2, -156(%ebp)
	movl	$1, -152(%ebp)
	movl	$0, -148(%ebp)
	movl	8(%ebp), %eax
	movl	152(%eax), %eax
	movl	%eax, -144(%ebp)
	movl	8(%ebp), %eax
	addl	$1053, %eax
	movl	%eax, -136(%ebp)
	movl	-148(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$68, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %ebx
	movl	-152(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$68, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %esi
	movl	-156(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$68, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %edi
	movl	-160(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$68, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -450(%ebp)
	movl	-164(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$68, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -449(%ebp)
	movl	-168(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$68, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -448(%ebp)
	movl	-172(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$68, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -447(%ebp)
	movl	-176(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$68, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -446(%ebp)
	movl	-180(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$68, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -445(%ebp)
	movl	-184(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$68, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -444(%ebp)
	movl	-188(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$68, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -443(%ebp)
	movl	-192(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$68, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -442(%ebp)
	movl	-196(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$68, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -441(%ebp)
	movl	-200(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$68, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -440(%ebp)
	movl	-204(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$68, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %ecx
	movl	-208(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$68, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%cl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-440(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-441(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-442(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-443(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-444(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-445(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-446(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-447(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-448(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-449(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-450(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movl	%edi, %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movl	%esi, %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movb	%bl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movb	%al, (%esp)
	call	ieee__std_logic_1164__notO1
	movl	%eax, %edx
	movl	-136(%ebp), %eax
	movb	%dl, (%eax)
	movl	-144(%ebp), %eax
	movzbl	46(%eax), %eax
	testb	%al, %al
	je	.L63
	movb	$1, -137(%ebp)
	jmp	.L64
.L63:
	movl	-144(%ebp), %eax
	movzbl	(%eax), %edx
	movl	-136(%ebp), %eax
	movzbl	(%eax), %eax
	cmpb	%al, %dl
	setne	%al
	movb	%al, -137(%ebp)
.L64:
	movl	-144(%ebp), %eax
	movl	40(%eax), %eax
	testl	%eax, %eax
	sete	%al
	andb	-137(%ebp), %al
	testb	%al, %al
	je	.L79
	movl	-144(%ebp), %eax
	movl	__ghdl_signal_active_chain, %edx
	movl	%edx, 40(%eax)
	movl	-144(%ebp), %eax
	movl	%eax, __ghdl_signal_active_chain
	jmp	.L79
.L52:
	movl	8(%ebp), %eax
	movl	136(%eax), %eax
	movzbl	(%eax), %eax
	cmpb	$2, %al
	sete	%al
	movb	%al, -129(%ebp)
	cmpb	$1, -129(%ebp)
	jne	.L66
	movl	8(%ebp), %eax
	movl	140(%eax), %eax
	movzbl	(%eax), %eax
	cmpb	$3, %al
	sete	%al
	movb	%al, -129(%ebp)
.L66:
	cmpb	$0, -129(%ebp)
	je	.L79
	movl	8(%ebp), %eax
	addl	$348, %eax
	movl	%eax, -128(%ebp)
	movl	$0, -124(%ebp)
.L68:
	cmpl	$16, -124(%ebp)
	jae	.L67
	movl	-124(%ebp), %ecx
	movl	-124(%ebp), %edx
	movl	-128(%ebp), %eax
	movl	(%eax,%edx,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -417(%ebp,%ecx)
	addl	$1, -124(%ebp)
	jmp	.L68
.L67:
	movl	8(%ebp), %eax
	addl	$156, %eax
	movl	%eax, -120(%ebp)
	movl	$0, -116(%ebp)
.L73:
	cmpl	$16, -116(%ebp)
	jae	.L69
	movl	-116(%ebp), %edx
	movl	-120(%ebp), %eax
	movl	(%eax,%edx,4), %eax
	movl	%eax, -112(%ebp)
	movl	8(%ebp), %eax
	addl	$1036, %eax
	addl	-116(%ebp), %eax
	movl	%eax, -104(%ebp)
	leal	-417(%ebp), %edx
	movl	-116(%ebp), %eax
	movzbl	(%edx,%eax), %edx
	movl	-104(%ebp), %eax
	movb	%dl, (%eax)
	movl	-112(%ebp), %eax
	movzbl	46(%eax), %eax
	testb	%al, %al
	je	.L70
	movb	$1, -105(%ebp)
	jmp	.L71
.L70:
	movl	-112(%ebp), %eax
	movzbl	(%eax), %edx
	movl	-104(%ebp), %eax
	movzbl	(%eax), %eax
	cmpb	%al, %dl
	setne	%al
	movb	%al, -105(%ebp)
.L71:
	movl	-112(%ebp), %eax
	movl	40(%eax), %eax
	testl	%eax, %eax
	sete	%al
	andb	-105(%ebp), %al
	testb	%al, %al
	je	.L72
	movl	-112(%ebp), %eax
	movl	__ghdl_signal_active_chain, %edx
	movl	%edx, 40(%eax)
	movl	-112(%ebp), %eax
	movl	%eax, __ghdl_signal_active_chain
.L72:
	addl	$1, -116(%ebp)
	jmp	.L73
.L69:
	movl	8(%ebp), %eax
	movl	148(%eax), %eax
	movl	%eax, -100(%ebp)
	movl	8(%ebp), %eax
	addl	$1052, %eax
	movl	%eax, -92(%ebp)
	movl	8(%ebp), %eax
	movl	144(%eax), %eax
	movzbl	(%eax), %edx
	movl	-92(%ebp), %eax
	movb	%dl, (%eax)
	movl	-100(%ebp), %eax
	movzbl	46(%eax), %eax
	testb	%al, %al
	je	.L74
	movb	$1, -93(%ebp)
	jmp	.L75
.L74:
	movl	-100(%ebp), %eax
	movzbl	(%eax), %edx
	movl	-92(%ebp), %eax
	movzbl	(%eax), %eax
	cmpb	%al, %dl
	setne	%al
	movb	%al, -93(%ebp)
.L75:
	movl	-100(%ebp), %eax
	movl	40(%eax), %eax
	testl	%eax, %eax
	sete	%al
	andb	-93(%ebp), %al
	testb	%al, %al
	je	.L76
	movl	-100(%ebp), %eax
	movl	__ghdl_signal_active_chain, %edx
	movl	%edx, 40(%eax)
	movl	-100(%ebp), %eax
	movl	%eax, __ghdl_signal_active_chain
.L76:
	movl	$15, -88(%ebp)
	movl	$14, -84(%ebp)
	movl	$13, -80(%ebp)
	movl	$12, -76(%ebp)
	movl	$11, -72(%ebp)
	movl	$10, -68(%ebp)
	movl	$9, -64(%ebp)
	movl	$8, -60(%ebp)
	movl	$7, -56(%ebp)
	movl	$6, -52(%ebp)
	movl	$5, -48(%ebp)
	movl	$4, -44(%ebp)
	movl	$3, -40(%ebp)
	movl	$2, -36(%ebp)
	movl	$1, -32(%ebp)
	movl	$0, -28(%ebp)
	movl	8(%ebp), %eax
	movl	152(%eax), %eax
	movl	%eax, -24(%ebp)
	movl	8(%ebp), %eax
	addl	$1053, %eax
	movl	%eax, -16(%ebp)
	movl	-28(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$84, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %ebx
	movl	-32(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$84, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %esi
	movl	-36(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$84, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %edi
	movl	-40(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$84, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -439(%ebp)
	movl	-44(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$84, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -438(%ebp)
	movl	-48(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$84, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -437(%ebp)
	movl	-52(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$84, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -436(%ebp)
	movl	-56(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$84, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -435(%ebp)
	movl	-60(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$84, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -434(%ebp)
	movl	-64(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$84, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -433(%ebp)
	movl	-68(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$84, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -432(%ebp)
	movl	-72(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$84, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -431(%ebp)
	movl	-76(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$84, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -430(%ebp)
	movl	-80(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$84, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%al, -429(%ebp)
	movl	-84(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$84, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %ecx
	movl	-88(%ebp), %eax
	movl	8(%ebp), %edx
	addl	$84, %eax
	movl	12(%edx,%eax,4), %eax
	movzbl	(%eax), %eax
	movb	%cl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-429(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-430(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-431(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-432(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-433(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-434(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-435(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-436(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-437(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-438(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movzbl	-439(%ebp), %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movl	%edi, %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movl	%esi, %edx
	movb	%dl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movb	%bl, 4(%esp)
	movb	%al, (%esp)
	call	ieee__std_logic_1164__orO1
	movb	%al, (%esp)
	call	ieee__std_logic_1164__notO1
	movl	%eax, %edx
	movl	-16(%ebp), %eax
	movb	%dl, (%eax)
	movl	-24(%ebp), %eax
	movzbl	46(%eax), %eax
	testb	%al, %al
	je	.L77
	movb	$1, -17(%ebp)
	jmp	.L78
.L77:
	movl	-24(%ebp), %eax
	movzbl	(%eax), %edx
	movl	-16(%ebp), %eax
	movzbl	(%eax), %eax
	cmpb	%al, %dl
	setne	%al
	movb	%al, -17(%ebp)
.L78:
	movl	-24(%ebp), %eax
	movl	40(%eax), %eax
	testl	%eax, %eax
	sete	%al
	andb	-17(%ebp), %al
	testb	%al, %al
	je	.L79
	movl	-24(%ebp), %eax
	movl	__ghdl_signal_active_chain, %edx
	movl	%edx, 40(%eax)
	movl	-24(%ebp), %eax
	movl	%eax, __ghdl_signal_active_chain
.L79:
	addl	$460, %esp
	popl	%ebx
	popl	%esi
	popl	%edi
	popl	%ebp
	ret
	.size	work__alu__ARCH__alu_behave__P0__PROC, .-work__alu__ARCH__alu_behave__P0__PROC
.globl work__alu__ARCH__alu_behave__ELAB
	.type	work__alu__ARCH__alu_behave__ELAB, @function
work__alu__ARCH__alu_behave__ELAB:
	pushl	%ebp
	movl	%esp, %ebp
	pushl	%ebx
	subl	$84, %esp
	movl	8(%ebp), %eax
	movl	%eax, -64(%ebp)
	movl	8(%ebp), %eax
	movl	$work__alu__ARCH__alu_behave__RTI, (%eax)
	movl	8(%ebp), %eax
	movl	%eax, (%esp)
	call	work__alu__ELAB
	movl	-64(%ebp), %eax
	movl	%eax, 8(%esp)
	movl	$work__alu__ARCH__alu_behave__RTI, 4(%esp)
	movl	$work__alu__ARCH__alu_behave__sig1__RTI, (%esp)
	call	__ghdl_signal_name_rti
	movl	-64(%ebp), %eax
	addl	$220, %eax
	movl	%eax, -60(%ebp)
	movl	$0, -56(%ebp)
.L82:
	cmpl	$16, -56(%ebp)
	jae	.L81
	movl	-56(%ebp), %ebx
	movl	$ieee__std_logic_1164__resolved_RESOLV, %eax
	movl	$0, %edx
	movl	$0, 8(%esp)
	movl	%eax, 4(%esp)
	movl	%edx, (%esp)
	call	__ghdl_create_signal_e8
	movl	%eax, %edx
	movl	-60(%ebp), %eax
	movl	%edx, (%eax,%ebx,4)
	addl	$1, -56(%ebp)
	jmp	.L82
.L81:
	movl	-64(%ebp), %eax
	movl	%eax, 8(%esp)
	movl	$work__alu__ARCH__alu_behave__RTI, 4(%esp)
	movl	$work__alu__ARCH__alu_behave__sig2__RTI, (%esp)
	call	__ghdl_signal_name_rti
	movl	-64(%ebp), %eax
	addl	$284, %eax
	movl	%eax, -52(%ebp)
	movl	$0, -48(%ebp)
.L84:
	cmpl	$16, -48(%ebp)
	jae	.L83
	movl	-48(%ebp), %ebx
	movl	$ieee__std_logic_1164__resolved_RESOLV, %eax
	movl	$0, %edx
	movl	$0, 8(%esp)
	movl	%eax, 4(%esp)
	movl	%edx, (%esp)
	call	__ghdl_create_signal_e8
	movl	%eax, %edx
	movl	-52(%ebp), %eax
	movl	%edx, (%eax,%ebx,4)
	addl	$1, -48(%ebp)
	jmp	.L84
.L83:
	movl	-64(%ebp), %eax
	movl	%eax, 8(%esp)
	movl	$work__alu__ARCH__alu_behave__RTI, 4(%esp)
	movl	$work__alu__ARCH__alu_behave__sig3__RTI, (%esp)
	call	__ghdl_signal_name_rti
	movl	-64(%ebp), %eax
	addl	$348, %eax
	movl	%eax, -44(%ebp)
	movl	$0, -40(%ebp)
.L86:
	cmpl	$16, -40(%ebp)
	jae	.L85
	movl	-40(%ebp), %ebx
	movl	$ieee__std_logic_1164__resolved_RESOLV, %eax
	movl	$0, %edx
	movl	$0, 8(%esp)
	movl	%eax, 4(%esp)
	movl	%edx, (%esp)
	call	__ghdl_create_signal_e8
	movl	%eax, %edx
	movl	-44(%ebp), %eax
	movl	%edx, (%eax,%ebx,4)
	addl	$1, -40(%ebp)
	jmp	.L86
.L85:
	movl	-64(%ebp), %eax
	movl	%eax, 8(%esp)
	movl	$work__alu__ARCH__alu_behave__RTI, 4(%esp)
	movl	$work__alu__ARCH__alu_behave__car1__RTI, (%esp)
	call	__ghdl_signal_name_rti
	movl	$ieee__std_logic_1164__resolved_RESOLV, %eax
	movl	$0, %edx
	movl	$0, 8(%esp)
	movl	%eax, 4(%esp)
	movl	%edx, (%esp)
	call	__ghdl_create_signal_e8
	movl	%eax, %edx
	movl	-64(%ebp), %eax
	movl	%edx, 412(%eax)
	movl	-64(%ebp), %eax
	movl	%eax, 8(%esp)
	movl	$work__alu__ARCH__alu_behave__RTI, 4(%esp)
	movl	$work__alu__ARCH__alu_behave__car2__RTI, (%esp)
	call	__ghdl_signal_name_rti
	movl	$ieee__std_logic_1164__resolved_RESOLV, %eax
	movl	$0, %edx
	movl	$0, 8(%esp)
	movl	%eax, 4(%esp)
	movl	%edx, (%esp)
	call	__ghdl_create_signal_e8
	movl	%eax, %edx
	movl	-64(%ebp), %eax
	movl	%edx, 416(%eax)
	movl	-64(%ebp), %eax
	movl	%eax, (%esp)
	call	work__alu__ARCH__alu_behave__a__ELAB
	movl	-64(%ebp), %eax
	movl	%eax, (%esp)
	call	work__alu__ARCH__alu_behave__b__ELAB
	movl	-64(%ebp), %eax
	movl	%eax, (%esp)
	call	work__alu__ARCH__alu_behave__c__ELAB
	movl	-64(%ebp), %eax
	addl	$1036, %eax
	movl	$work__alu__ARCH__alu_behave__P0__PROC, %edx
	movl	-64(%ebp), %ecx
	movl	%eax, 12(%esp)
	movl	$work__alu__ARCH__alu_behave__P0__RTI, 8(%esp)
	movl	%edx, 4(%esp)
	movl	%ecx, (%esp)
	call	__ghdl_sensitized_process_register
	movl	-64(%ebp), %eax
	addl	$156, %eax
	movl	%eax, -36(%ebp)
	movl	$0, -32(%ebp)
.L88:
	cmpl	$16, -32(%ebp)
	jae	.L87
	movl	-64(%ebp), %eax
	addl	$1036, %eax
	movl	%eax, %ecx
	addl	-32(%ebp), %ecx
	movl	-32(%ebp), %edx
	movl	-36(%ebp), %eax
	movl	(%eax,%edx,4), %eax
	movl	%ecx, 4(%esp)
	movl	%eax, (%esp)
	call	__ghdl_signal_direct_driver
	addl	$1, -32(%ebp)
	jmp	.L88
.L87:
	movl	-64(%ebp), %eax
	leal	1052(%eax), %edx
	movl	-64(%ebp), %eax
	movl	148(%eax), %eax
	movl	%edx, 4(%esp)
	movl	%eax, (%esp)
	call	__ghdl_signal_direct_driver
	movl	-64(%ebp), %eax
	leal	1053(%eax), %edx
	movl	-64(%ebp), %eax
	movl	152(%eax), %eax
	movl	%edx, 4(%esp)
	movl	%eax, (%esp)
	call	__ghdl_signal_direct_driver
	movl	-64(%ebp), %eax
	movl	136(%eax), %eax
	movl	%eax, (%esp)
	call	__ghdl_process_add_sensitivity
	movl	-64(%ebp), %eax
	movl	140(%eax), %eax
	movl	%eax, (%esp)
	call	__ghdl_process_add_sensitivity
	movl	-64(%ebp), %eax
	addl	$220, %eax
	movl	%eax, -28(%ebp)
	movl	$0, -24(%ebp)
.L90:
	cmpl	$16, -24(%ebp)
	jae	.L89
	movl	-24(%ebp), %edx
	movl	-28(%ebp), %eax
	movl	(%eax,%edx,4), %eax
	movl	%eax, (%esp)
	call	__ghdl_process_add_sensitivity
	addl	$1, -24(%ebp)
	jmp	.L90
.L89:
	movl	-64(%ebp), %eax
	addl	$284, %eax
	movl	%eax, -20(%ebp)
	movl	$0, -16(%ebp)
.L92:
	cmpl	$16, -16(%ebp)
	jae	.L91
	movl	-16(%ebp), %edx
	movl	-20(%ebp), %eax
	movl	(%eax,%edx,4), %eax
	movl	%eax, (%esp)
	call	__ghdl_process_add_sensitivity
	addl	$1, -16(%ebp)
	jmp	.L92
.L91:
	movl	-64(%ebp), %eax
	addl	$348, %eax
	movl	%eax, -12(%ebp)
	movl	$0, -8(%ebp)
.L94:
	cmpl	$16, -8(%ebp)
	jae	.L93
	movl	-8(%ebp), %edx
	movl	-12(%ebp), %eax
	movl	(%eax,%edx,4), %eax
	movl	%eax, (%esp)
	call	__ghdl_process_add_sensitivity
	addl	$1, -8(%ebp)
	jmp	.L94
.L93:
	movl	-64(%ebp), %eax
	movl	412(%eax), %eax
	movl	%eax, (%esp)
	call	__ghdl_process_add_sensitivity
	movl	-64(%ebp), %eax
	movl	416(%eax), %eax
	movl	%eax, (%esp)
	call	__ghdl_process_add_sensitivity
	addl	$84, %esp
	popl	%ebx
	popl	%ebp
	ret
	.size	work__alu__ARCH__alu_behave__ELAB, .-work__alu__ARCH__alu_behave__ELAB
	.ident	"GCC: (GNU) 4.3.4"
	.section	.note.GNU-stack,"",@progbits
