Analysis & Synthesis report for riscv
Fri May 06 17:07:01 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0|altsyncram_66h1:auto_generated
 17. Source assignments for ram:ram_inst|dual_ram:ram_byte0|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated
 18. Source assignments for ram:ram_inst|dual_ram:ram_byte2|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated
 19. Source assignments for ram:ram_inst|dual_ram:ram_byte3|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated
 20. Source assignments for ram:ram_inst|dual_ram:ram_byte1|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated
 21. Parameter Settings for User Entity Instance: open_risc_v:open_risc_v_inst|if_id:if_id_inst|dff_set:dff2
 22. Parameter Settings for User Entity Instance: open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff1
 23. Parameter Settings for User Entity Instance: open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff2
 24. Parameter Settings for User Entity Instance: open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff3
 25. Parameter Settings for User Entity Instance: open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff4
 26. Parameter Settings for User Entity Instance: open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff5
 27. Parameter Settings for User Entity Instance: open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff6
 28. Parameter Settings for User Entity Instance: open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff7
 29. Parameter Settings for User Entity Instance: open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff8
 30. Parameter Settings for User Entity Instance: ram:ram_inst|dual_ram:ram_byte0
 31. Parameter Settings for User Entity Instance: ram:ram_inst|dual_ram:ram_byte0|dual_ram_template:dual_ram_template_isnt
 32. Parameter Settings for User Entity Instance: ram:ram_inst|dual_ram:ram_byte1
 33. Parameter Settings for User Entity Instance: ram:ram_inst|dual_ram:ram_byte1|dual_ram_template:dual_ram_template_isnt
 34. Parameter Settings for User Entity Instance: ram:ram_inst|dual_ram:ram_byte2
 35. Parameter Settings for User Entity Instance: ram:ram_inst|dual_ram:ram_byte2|dual_ram_template:dual_ram_template_isnt
 36. Parameter Settings for User Entity Instance: ram:ram_inst|dual_ram:ram_byte3
 37. Parameter Settings for User Entity Instance: ram:ram_inst|dual_ram:ram_byte3|dual_ram_template:dual_ram_template_isnt
 38. Parameter Settings for User Entity Instance: rom:rom_inst|dual_ram:rom_32bit
 39. Parameter Settings for User Entity Instance: rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt
 40. Parameter Settings for User Entity Instance: uart_debug:uart_debug_inst|uart_recv:uart_recv_inst
 41. Parameter Settings for Inferred Entity Instance: rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0
 42. Parameter Settings for Inferred Entity Instance: ram:ram_inst|dual_ram:ram_byte0|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0
 43. Parameter Settings for Inferred Entity Instance: ram:ram_inst|dual_ram:ram_byte2|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0
 44. Parameter Settings for Inferred Entity Instance: ram:ram_inst|dual_ram:ram_byte3|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0
 45. Parameter Settings for Inferred Entity Instance: ram:ram_inst|dual_ram:ram_byte1|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0
 46. Parameter Settings for Inferred Entity Instance: open_risc_v:open_risc_v_inst|ex:ex_inst|lpm_add_sub:Add0
 47. altsyncram Parameter Settings by Entity Instance
 48. Port Connectivity Checks: "uart_debug:uart_debug_inst"
 49. Port Connectivity Checks: "rom:rom_inst"
 50. Port Connectivity Checks: "open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff8"
 51. Port Connectivity Checks: "open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff7"
 52. Port Connectivity Checks: "open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff6"
 53. Port Connectivity Checks: "open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff5"
 54. Port Connectivity Checks: "open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff4"
 55. Port Connectivity Checks: "open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff3"
 56. Port Connectivity Checks: "open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff2"
 57. Port Connectivity Checks: "open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff1"
 58. Port Connectivity Checks: "open_risc_v:open_risc_v_inst|if_id:if_id_inst|dff_set:dff2"
 59. Port Connectivity Checks: "open_risc_v:open_risc_v_inst"
 60. Post-Synthesis Netlist Statistics for Top Partition
 61. Elapsed Time Per Partition
 62. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 06 17:07:01 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; riscv                                       ;
; Top-level Entity Name              ; open_risc_v_soc                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,807                                       ;
;     Total combinational functions  ; 3,786                                       ;
;     Dedicated logic registers      ; 1,486                                       ;
; Total registers                    ; 1486                                        ;
; Total pins                         ; 6                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 262,144                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; open_risc_v_soc    ; riscv              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; ../tb/open_risc_v_soc.v          ; yes             ; User Verilog HDL File        ; F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v                              ;         ;
; ../utils/dual_ram.v              ; yes             ; User Verilog HDL File        ; F:/bz_riscv/phase4_debug_led/utils/dual_ram.v                                  ;         ;
; ../utils/dff_set.v               ; yes             ; User Verilog HDL File        ; F:/bz_riscv/phase4_debug_led/utils/dff_set.v                                   ;         ;
; ../rtl/uart_debug.v              ; yes             ; User Verilog HDL File        ; F:/bz_riscv/phase4_debug_led/rtl/uart_debug.v                                  ;         ;
; ../rtl/rom.v                     ; yes             ; User Verilog HDL File        ; F:/bz_riscv/phase4_debug_led/rtl/rom.v                                         ;         ;
; ../rtl/regs.v                    ; yes             ; User Verilog HDL File        ; F:/bz_riscv/phase4_debug_led/rtl/regs.v                                        ;         ;
; ../rtl/ram.v                     ; yes             ; User Verilog HDL File        ; F:/bz_riscv/phase4_debug_led/rtl/ram.v                                         ;         ;
; ../rtl/pc_reg.v                  ; yes             ; User Verilog HDL File        ; F:/bz_riscv/phase4_debug_led/rtl/pc_reg.v                                      ;         ;
; ../rtl/open_risc_v.v             ; yes             ; User Verilog HDL File        ; F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v                                 ;         ;
; ../rtl/if_id.v                   ; yes             ; User Verilog HDL File        ; F:/bz_riscv/phase4_debug_led/rtl/if_id.v                                       ;         ;
; ../rtl/id_ex.v                   ; yes             ; User Verilog HDL File        ; F:/bz_riscv/phase4_debug_led/rtl/id_ex.v                                       ;         ;
; ../rtl/id.v                      ; yes             ; User Verilog HDL File        ; F:/bz_riscv/phase4_debug_led/rtl/id.v                                          ;         ;
; ../rtl/ex.v                      ; yes             ; User Verilog HDL File        ; F:/bz_riscv/phase4_debug_led/rtl/ex.v                                          ;         ;
; ../rtl/defines.v                 ; yes             ; User Verilog HDL File        ; F:/bz_riscv/phase4_debug_led/rtl/defines.v                                     ;         ;
; ../rtl/debug_button_debounce.v   ; yes             ; User Verilog HDL File        ; F:/bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v                       ;         ;
; ../rtl/ctrl.v                    ; yes             ; User Verilog HDL File        ; F:/bz_riscv/phase4_debug_led/rtl/ctrl.v                                        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_66h1.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/bz_riscv/phase4_debug_led/quartus_prj/db/altsyncram_66h1.tdf                ;         ;
; db/altsyncram_20e1.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/bz_riscv/phase4_debug_led/quartus_prj/db/altsyncram_20e1.tdf                ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_pvi.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/bz_riscv/phase4_debug_led/quartus_prj/db/add_sub_pvi.tdf                    ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,807     ;
;                                             ;           ;
; Total combinational functions               ; 3786      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2692      ;
;     -- 3 input functions                    ; 730       ;
;     -- <=2 input functions                  ; 364       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 3529      ;
;     -- arithmetic mode                      ; 257       ;
;                                             ;           ;
; Total registers                             ; 1486      ;
;     -- Dedicated logic registers            ; 1486      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 6         ;
; Total memory bits                           ; 262144    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1550      ;
; Total fan-out                               ; 19682     ;
; Average fan-out                             ; 3.68      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                              ; Entity Name           ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |open_risc_v_soc                                      ; 3786 (1)            ; 1486 (0)                  ; 262144      ; 0            ; 0       ; 0         ; 6    ; 0            ; |open_risc_v_soc                                                                                                                                 ; open_risc_v_soc       ; work         ;
;    |debug_button_debounce:debug_button_debounce_inst| ; 50 (3)              ; 37 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|debug_button_debounce:debug_button_debounce_inst                                                                                ; debug_button_debounce ; work         ;
;       |key_debounce:key_debounce_inst1|               ; 47 (47)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|debug_button_debounce:debug_button_debounce_inst|key_debounce:key_debounce_inst1                                                ; key_debounce          ; work         ;
;    |open_risc_v:open_risc_v_inst|                     ; 3500 (0)            ; 1201 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|open_risc_v:open_risc_v_inst                                                                                                    ; open_risc_v           ; work         ;
;       |ex:ex_inst|                                    ; 1131 (1062)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|ex:ex_inst                                                                                         ; ex                    ; work         ;
;          |lpm_add_sub:Add0|                           ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|ex:ex_inst|lpm_add_sub:Add0                                                                        ; lpm_add_sub           ; work         ;
;             |add_sub_pvi:auto_generated|              ; 69 (69)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|ex:ex_inst|lpm_add_sub:Add0|add_sub_pvi:auto_generated                                             ; add_sub_pvi           ; work         ;
;       |id:id_inst|                                    ; 453 (453)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst                                                                                         ; id                    ; work         ;
;       |id_ex:id_ex_inst|                              ; 917 (0)             ; 144 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id_ex:id_ex_inst                                                                                   ; id_ex                 ; work         ;
;          |dff_set:dff1|                               ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff1                                                                      ; dff_set               ; work         ;
;          |dff_set:dff3|                               ; 118 (118)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff3                                                                      ; dff_set               ; work         ;
;          |dff_set:dff4|                               ; 724 (724)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff4                                                                      ; dff_set               ; work         ;
;          |dff_set:dff5|                               ; 11 (11)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff5                                                                      ; dff_set               ; work         ;
;          |dff_set:dff7|                               ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff7                                                                      ; dff_set               ; work         ;
;          |dff_set:dff8|                               ; 21 (21)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff8                                                                      ; dff_set               ; work         ;
;       |if_id:if_id_inst|                              ; 75 (43)             ; 33 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|if_id:if_id_inst                                                                                   ; if_id                 ; work         ;
;          |dff_set:dff2|                               ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|if_id:if_id_inst|dff_set:dff2                                                                      ; dff_set               ; work         ;
;       |pc_reg:pc_reg_inst|                            ; 77 (77)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|pc_reg:pc_reg_inst                                                                                 ; pc_reg                ; work         ;
;       |regs:regs_inst|                                ; 847 (847)           ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst                                                                                     ; regs                  ; work         ;
;    |ram:ram_inst|                                     ; 61 (0)              ; 36 (0)                    ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|ram:ram_inst                                                                                                                    ; ram                   ; work         ;
;       |dual_ram:ram_byte0|                            ; 21 (19)             ; 9 (9)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|ram:ram_inst|dual_ram:ram_byte0                                                                                                 ; dual_ram              ; work         ;
;          |dual_ram_template:dual_ram_template_isnt|   ; 2 (2)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|ram:ram_inst|dual_ram:ram_byte0|dual_ram_template:dual_ram_template_isnt                                                        ; dual_ram_template     ; work         ;
;             |altsyncram:memory_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|ram:ram_inst|dual_ram:ram_byte0|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0                                ; altsyncram            ; work         ;
;                |altsyncram_20e1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|ram:ram_inst|dual_ram:ram_byte0|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated ; altsyncram_20e1       ; work         ;
;       |dual_ram:ram_byte1|                            ; 17 (16)             ; 9 (9)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|ram:ram_inst|dual_ram:ram_byte1                                                                                                 ; dual_ram              ; work         ;
;          |dual_ram_template:dual_ram_template_isnt|   ; 1 (1)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|ram:ram_inst|dual_ram:ram_byte1|dual_ram_template:dual_ram_template_isnt                                                        ; dual_ram_template     ; work         ;
;             |altsyncram:memory_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|ram:ram_inst|dual_ram:ram_byte1|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0                                ; altsyncram            ; work         ;
;                |altsyncram_20e1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|ram:ram_inst|dual_ram:ram_byte1|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated ; altsyncram_20e1       ; work         ;
;       |dual_ram:ram_byte2|                            ; 11 (10)             ; 9 (9)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|ram:ram_inst|dual_ram:ram_byte2                                                                                                 ; dual_ram              ; work         ;
;          |dual_ram_template:dual_ram_template_isnt|   ; 1 (1)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|ram:ram_inst|dual_ram:ram_byte2|dual_ram_template:dual_ram_template_isnt                                                        ; dual_ram_template     ; work         ;
;             |altsyncram:memory_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|ram:ram_inst|dual_ram:ram_byte2|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0                                ; altsyncram            ; work         ;
;                |altsyncram_20e1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|ram:ram_inst|dual_ram:ram_byte2|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated ; altsyncram_20e1       ; work         ;
;       |dual_ram:ram_byte3|                            ; 12 (11)             ; 9 (9)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|ram:ram_inst|dual_ram:ram_byte3                                                                                                 ; dual_ram              ; work         ;
;          |dual_ram_template:dual_ram_template_isnt|   ; 1 (1)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|ram:ram_inst|dual_ram:ram_byte3|dual_ram_template:dual_ram_template_isnt                                                        ; dual_ram_template     ; work         ;
;             |altsyncram:memory_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|ram:ram_inst|dual_ram:ram_byte3|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0                                ; altsyncram            ; work         ;
;                |altsyncram_20e1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|ram:ram_inst|dual_ram:ram_byte3|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated ; altsyncram_20e1       ; work         ;
;    |rom:rom_inst|                                     ; 58 (0)              ; 122 (0)                   ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|rom:rom_inst                                                                                                                    ; rom                   ; work         ;
;       |dual_ram:rom_32bit|                            ; 58 (17)             ; 122 (33)                  ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|rom:rom_inst|dual_ram:rom_32bit                                                                                                 ; dual_ram              ; work         ;
;          |dual_ram_template:dual_ram_template_isnt|   ; 41 (41)             ; 89 (89)                   ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt                                                        ; dual_ram_template     ; work         ;
;             |altsyncram:memory_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0                                ; altsyncram            ; work         ;
;                |altsyncram_66h1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0|altsyncram_66h1:auto_generated ; altsyncram_66h1       ; work         ;
;    |uart_debug:uart_debug_inst|                       ; 116 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|uart_debug:uart_debug_inst                                                                                                      ; uart_debug            ; work         ;
;       |uart_recv:uart_recv_inst|                      ; 63 (63)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|uart_debug:uart_debug_inst|uart_recv:uart_recv_inst                                                                             ; uart_recv             ; work         ;
;       |write2rom:write2rom_inst|                      ; 53 (53)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |open_risc_v_soc|uart_debug:uart_debug_inst|write2rom:write2rom_inst                                                                             ; write2rom             ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; ram:ram_inst|dual_ram:ram_byte0|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None ;
; ram:ram_inst|dual_ram:ram_byte1|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None ;
; ram:ram_inst|dual_ram:ram_byte2|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None ;
; ram:ram_inst|dual_ram:ram_byte3|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0|altsyncram_66h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                     ;
+-----------------------------------------------------------+----------------------------------------------------+------------------------+
; Latch Name                                                ; Latch Enable Signal                                ; Free of Timing Hazards ;
+-----------------------------------------------------------+----------------------------------------------------+------------------------+
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[0]  ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[0]    ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[1]  ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[1]    ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[2]  ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[2]    ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[3]  ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[3]    ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[4]  ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[4]    ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[5]  ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[5]    ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[6]  ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[6]    ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[7]  ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[7]    ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[8]  ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[8]    ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[9]  ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[9]    ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[10] ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[10]   ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[11] ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[11]   ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[12] ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[12]   ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[13] ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[13]   ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[14] ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[14]   ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[15] ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[15]   ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[16] ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[16]   ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[17] ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[17]   ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[18] ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[18]   ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[19] ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[19]   ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[20] ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[20]   ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[21] ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[21]   ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[22] ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[22]   ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[23] ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[23]   ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[24] ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[24]   ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[25] ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[25]   ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[26] ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[26]   ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[27] ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[27]   ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[28] ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[28]   ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[29] ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[29]   ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[30] ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[30]   ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[31] ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[31]   ; open_risc_v:open_risc_v_inst|id:id_inst|Selector33 ; yes                    ;
; Number of user-specified and inferred latches = 64        ;                                                    ;                        ;
+-----------------------------------------------------------+----------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                          ;
+--------------------------------------------------------------------+----------------------------------------+
; Register name                                                      ; Reason for Removal                     ;
+--------------------------------------------------------------------+----------------------------------------+
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][0]             ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][1]             ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][2]             ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][3]             ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][4]             ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][5]             ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][6]             ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][7]             ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][8]             ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][9]             ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][10]            ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][11]            ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][12]            ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][13]            ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][31]            ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][30]            ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][29]            ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][28]            ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][27]            ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][26]            ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][25]            ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][24]            ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][23]            ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][22]            ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][21]            ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][20]            ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][19]            ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][18]            ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][17]            ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][16]            ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][15]            ; Stuck at GND due to stuck port data_in ;
; open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][14]            ; Stuck at GND due to stuck port data_in ;
; uart_debug:uart_debug_inst|write2rom:write2rom_inst|addr_o[14..31] ; Lost fanout                            ;
; Total Number of Removed Registers = 50                             ;                                        ;
+--------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1486  ;
; Number of registers using Synchronous Clear  ; 36    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 75    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1096  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                         ;
+--------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                          ; Fan out ;
+--------------------------------------------------------------------------------------------+---------+
; debug_button_debounce:debug_button_debounce_inst|key_debounce:key_debounce_inst1|key_value ; 2       ;
; debug_button_debounce:debug_button_debounce_inst|key_debounce:key_debounce_inst1|key_reg   ; 2       ;
; Total number of inverted registers = 2                                                     ;         ;
+--------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Register Name                                                                                    ; RAM Name                                                                              ;
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[0]  ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[1]  ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[2]  ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[3]  ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[4]  ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[5]  ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[6]  ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[7]  ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[8]  ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[9]  ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[10] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[11] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[12] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[13] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[14] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[15] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[16] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[17] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[18] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[19] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[20] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[21] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[22] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[23] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[24] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[25] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[26] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[27] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[28] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[29] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[30] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[31] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[32] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[33] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[34] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[35] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[36] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[37] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[38] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[39] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[40] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[41] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[42] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[43] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[44] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[45] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[46] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[47] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[48] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[49] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[50] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[51] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[52] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[53] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[54] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[55] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0_bypass[56] ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ;
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                           ;
+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------+
; Register Name                                                                           ; Megafunction                                                                          ; Type ;
+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------+
; ram:ram_inst|dual_ram:ram_byte0|dual_ram_template:dual_ram_template_isnt|r_data_o[0..7] ; ram:ram_inst|dual_ram:ram_byte0|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ; RAM  ;
; ram:ram_inst|dual_ram:ram_byte2|dual_ram_template:dual_ram_template_isnt|r_data_o[0..7] ; ram:ram_inst|dual_ram:ram_byte2|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ; RAM  ;
; ram:ram_inst|dual_ram:ram_byte3|dual_ram_template:dual_ram_template_isnt|r_data_o[0..7] ; ram:ram_inst|dual_ram:ram_byte3|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ; RAM  ;
; ram:ram_inst|dual_ram:ram_byte1|dual_ram_template:dual_ram_template_isnt|r_data_o[0..7] ; ram:ram_inst|dual_ram:ram_byte1|dual_ram_template:dual_ram_template_isnt|memory_rtl_0 ; RAM  ;
+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |open_risc_v_soc|debug_button_debounce:debug_button_debounce_inst|led_debug                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[0][6]                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[1][27]                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[2][27]                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[3][2]                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[4][19]                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[5][3]                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[6][9]                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[7][4]                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[8][22]                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[9][30]                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[10][3]                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[11][12]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[12][14]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[13][30]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[14][13]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[15][7]                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[16][10]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[17][12]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[18][23]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[19][28]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[20][3]                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[21][15]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[22][24]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[23][12]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[24][12]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[25][11]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[26][5]                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[27][31]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[28][2]                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[29][13]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|regs[30][11]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|uart_debug:uart_debug_inst|write2rom:write2rom_inst|data_o[13]                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |open_risc_v_soc|uart_debug:uart_debug_inst|write2rom:write2rom_inst|cnt[0]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |open_risc_v_soc|uart_debug:uart_debug_inst|uart_recv:uart_recv_inst|rx_cnt[1]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|debug_button_debounce:debug_button_debounce_inst|key_debounce:key_debounce_inst1|delay_cnt[22] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |open_risc_v_soc|uart_debug:uart_debug_inst|uart_recv:uart_recv_inst|clk_cnt[1]                                 ;
; 130:1              ; 5 bits    ; 430 LEs       ; 5 LEs                ; 425 LEs                ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff5|data_o[1]                           ;
; 14:1               ; 12 bits   ; 108 LEs       ; 36 LEs               ; 72 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff3|data_o[5]                           ;
; 21:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff3|data_o[24]                          ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff3|data_o[25]                          ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff3|data_o[15]                          ;
; 131:1              ; 2 bits    ; 174 LEs       ; 2 LEs                ; 172 LEs                ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|pc_reg:pc_reg_inst|pc_o[0]                                        ;
; 131:1              ; 18 bits   ; 1566 LEs      ; 36 LEs               ; 1530 LEs               ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|pc_reg:pc_reg_inst|pc_o[21]                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 15 LEs               ; 9 LEs                  ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff3|data_o[14]                          ;
; 105:1              ; 6 bits    ; 420 LEs       ; 144 LEs              ; 276 LEs                ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff4|data_o[5]                           ;
; 59:1               ; 21 bits   ; 819 LEs       ; 504 LEs              ; 315 LEs                ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff4|data_o[30]                          ;
; 60:1               ; 3 bits    ; 120 LEs       ; 75 LEs               ; 45 LEs                 ; Yes        ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff4|data_o[1]                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|if_id:if_id_inst|inst_o[24]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst|Selector66                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst|Selector82                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst|Selector9                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst|Selector4                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst|mem_rd_addr_o[5]                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|ex:ex_inst|mem_wr_addr_o[11]                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst|Selector84                                             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst|Selector21                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst|Selector42                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|ex:ex_inst|mem_wr_sel_o[0]                                        ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst|Selector37                                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|ex:ex_inst|mem_wr_data_o[31]                                      ;
; 11:1               ; 8 bits    ; 56 LEs        ; 24 LEs               ; 32 LEs                 ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|ex:ex_inst|mem_wr_data_o[20]                                      ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|ex:ex_inst|mem_wr_data_o[11]                                      ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|ex:ex_inst|mem_wr_data_o[7]                                       ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst|Selector40                                             ;
; 129:1              ; 5 bits    ; 430 LEs       ; 5 LEs                ; 425 LEs                ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|ex:ex_inst|Selector33                                             ;
; 35:1               ; 32 bits   ; 736 LEs       ; 704 LEs              ; 32 LEs                 ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|regs:regs_inst|reg1_rdata_o[7]                                    ;
; 15:1               ; 4 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst|Selector62                                             ;
; 15:1               ; 4 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst|Selector50                                             ;
; 15:1               ; 12 bits   ; 120 LEs       ; 48 LEs               ; 72 LEs                 ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst|Selector23                                             ;
; 131:1              ; 12 bits   ; 1044 LEs      ; 24 LEs               ; 1020 LEs               ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|pc_reg:pc_reg_inst|pc_o                                           ;
; 13:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst|Selector20                                             ;
; 37:1               ; 6 bits    ; 144 LEs       ; 12 LEs               ; 132 LEs                ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst|Selector47                                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst|Selector7                                              ;
; 16:1               ; 5 bits    ; 50 LEs        ; 15 LEs               ; 35 LEs                 ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst|Selector60                                             ;
; 24:1               ; 4 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst|Selector10                                             ;
; 14:1               ; 5 bits    ; 45 LEs        ; 20 LEs               ; 25 LEs                 ; No         ; |open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst|Selector17                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0|altsyncram_66h1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram_inst|dual_ram:ram_byte0|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram_inst|dual_ram:ram_byte2|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram_inst|dual_ram:ram_byte3|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram_inst|dual_ram:ram_byte1|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0|altsyncram_20e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: open_risc_v:open_risc_v_inst|if_id:if_id_inst|dff_set:dff2 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; DW             ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff1 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; DW             ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff2 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; DW             ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff3 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; DW             ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff4 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; DW             ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff5 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; DW             ; 5     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff6 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff7 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; DW             ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff8 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; DW             ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram_inst|dual_ram:ram_byte0 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DW             ; 8     ; Signed Integer                                      ;
; AW             ; 12    ; Signed Integer                                      ;
; MEM_NUM        ; 4096  ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram_inst|dual_ram:ram_byte0|dual_ram_template:dual_ram_template_isnt ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DW             ; 8     ; Signed Integer                                                                               ;
; AW             ; 12    ; Signed Integer                                                                               ;
; MEM_NUM        ; 4096  ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram_inst|dual_ram:ram_byte1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DW             ; 8     ; Signed Integer                                      ;
; AW             ; 12    ; Signed Integer                                      ;
; MEM_NUM        ; 4096  ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram_inst|dual_ram:ram_byte1|dual_ram_template:dual_ram_template_isnt ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DW             ; 8     ; Signed Integer                                                                               ;
; AW             ; 12    ; Signed Integer                                                                               ;
; MEM_NUM        ; 4096  ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram_inst|dual_ram:ram_byte2 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DW             ; 8     ; Signed Integer                                      ;
; AW             ; 12    ; Signed Integer                                      ;
; MEM_NUM        ; 4096  ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram_inst|dual_ram:ram_byte2|dual_ram_template:dual_ram_template_isnt ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DW             ; 8     ; Signed Integer                                                                               ;
; AW             ; 12    ; Signed Integer                                                                               ;
; MEM_NUM        ; 4096  ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram_inst|dual_ram:ram_byte3 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DW             ; 8     ; Signed Integer                                      ;
; AW             ; 12    ; Signed Integer                                      ;
; MEM_NUM        ; 4096  ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram_inst|dual_ram:ram_byte3|dual_ram_template:dual_ram_template_isnt ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DW             ; 8     ; Signed Integer                                                                               ;
; AW             ; 12    ; Signed Integer                                                                               ;
; MEM_NUM        ; 4096  ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_inst|dual_ram:rom_32bit ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DW             ; 32    ; Signed Integer                                      ;
; AW             ; 12    ; Signed Integer                                      ;
; MEM_NUM        ; 4096  ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; DW             ; 32    ; Signed Integer                                                                               ;
; AW             ; 12    ; Signed Integer                                                                               ;
; MEM_NUM        ; 4096  ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_debug:uart_debug_inst|uart_recv:uart_recv_inst ;
+----------------+----------+----------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                 ;
+----------------+----------+----------------------------------------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                                                       ;
; UART_BPS       ; 115200   ; Signed Integer                                                       ;
+----------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 32                   ; Untyped                                                                               ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                               ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 32                   ; Untyped                                                                               ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                               ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_66h1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram:ram_inst|dual_ram:ram_byte0|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                                               ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                               ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                                                               ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                               ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_20e1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram:ram_inst|dual_ram:ram_byte2|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                                               ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                               ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                                                               ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                               ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_20e1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram:ram_inst|dual_ram:ram_byte3|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                                               ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                               ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                                                               ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                               ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_20e1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram:ram_inst|dual_ram:ram_byte1|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                                               ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                               ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                                                               ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                               ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_20e1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: open_risc_v:open_risc_v_inst|ex:ex_inst|lpm_add_sub:Add0 ;
+------------------------+--------------+-------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                              ;
+------------------------+--------------+-------------------------------------------------------------------+
; LPM_WIDTH              ; 32           ; Untyped                                                           ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                           ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                           ;
; USE_WYS                ; OFF          ; Untyped                                                           ;
; STYLE                  ; FAST         ; Untyped                                                           ;
; CBXI_PARAMETER         ; add_sub_pvi  ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                    ;
+------------------------+--------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                             ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                ;
; Entity Instance                           ; rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                               ;
;     -- NUMWORDS_B                         ; 4096                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                         ;
; Entity Instance                           ; ram:ram_inst|dual_ram:ram_byte0|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                ;
;     -- NUMWORDS_B                         ; 4096                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; ram:ram_inst|dual_ram:ram_byte2|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                ;
;     -- NUMWORDS_B                         ; 4096                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; ram:ram_inst|dual_ram:ram_byte3|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                ;
;     -- NUMWORDS_B                         ; 4096                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; ram:ram_inst|dual_ram:ram_byte1|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                ;
;     -- NUMWORDS_B                         ; 4096                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_debug:uart_debug_inst"                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ce   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "rom:rom_inst" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; ren  ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff8" ;
+----------+-------+----------+----------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                  ;
+----------+-------+----------+----------------------------------------------------------+
; set_data ; Input ; Info     ; Stuck at GND                                             ;
+----------+-------+----------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff7" ;
+----------+-------+----------+----------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                  ;
+----------+-------+----------+----------------------------------------------------------+
; set_data ; Input ; Info     ; Stuck at GND                                             ;
+----------+-------+----------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff6" ;
+----------+-------+----------+----------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                  ;
+----------+-------+----------+----------------------------------------------------------+
; set_data ; Input ; Info     ; Stuck at GND                                             ;
+----------+-------+----------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff5" ;
+----------+-------+----------+----------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                  ;
+----------+-------+----------+----------------------------------------------------------+
; set_data ; Input ; Info     ; Stuck at GND                                             ;
+----------+-------+----------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff4" ;
+----------+-------+----------+----------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                  ;
+----------+-------+----------+----------------------------------------------------------+
; set_data ; Input ; Info     ; Stuck at GND                                             ;
+----------+-------+----------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff3" ;
+----------+-------+----------+----------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                  ;
+----------+-------+----------+----------------------------------------------------------+
; set_data ; Input ; Info     ; Stuck at GND                                             ;
+----------+-------+----------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff2" ;
+----------+-------+----------+----------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                  ;
+----------+-------+----------+----------------------------------------------------------+
; set_data ; Input ; Info     ; Stuck at GND                                             ;
+----------+-------+----------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff1" ;
+-----------------+-------+----------+---------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                           ;
+-----------------+-------+----------+---------------------------------------------------+
; set_data[1..0]  ; Input ; Info     ; Stuck at VCC                                      ;
; set_data[31..5] ; Input ; Info     ; Stuck at GND                                      ;
; set_data[3..2]  ; Input ; Info     ; Stuck at GND                                      ;
; set_data[4]     ; Input ; Info     ; Stuck at VCC                                      ;
+-----------------+-------+----------+---------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "open_risc_v:open_risc_v_inst|if_id:if_id_inst|dff_set:dff2" ;
+----------+-------+----------+----------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                  ;
+----------+-------+----------+----------------------------------------------------------+
; set_data ; Input ; Info     ; Stuck at GND                                             ;
+----------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "open_risc_v:open_risc_v_inst"                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; mem_wr_req_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 6                           ;
; cycloneiii_ff         ; 1486                        ;
;     CLR               ; 23                          ;
;     CLR SCLR          ; 16                          ;
;     ENA               ; 1060                        ;
;     ENA CLR           ; 4                           ;
;     ENA CLR SLD       ; 32                          ;
;     SCLR              ; 20                          ;
;     plain             ; 331                         ;
; cycloneiii_lcell_comb ; 3786                        ;
;     arith             ; 257                         ;
;         2 data inputs ; 88                          ;
;         3 data inputs ; 169                         ;
;     normal            ; 3529                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 269                         ;
;         3 data inputs ; 561                         ;
;         4 data inputs ; 2692                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 18.30                       ;
; Average LUT depth     ; 11.08                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri May 06 17:06:39 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v
    Info (12023): Found entity 1: open_risc_v_soc File: F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file /bz_riscv/phase4_debug_led/utils/dual_ram.v
    Info (12023): Found entity 1: dual_ram File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 2
    Info (12023): Found entity 2: dual_ram_template File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/utils/dff_set.v
    Info (12023): Found entity 1: dff_set File: F:/bz_riscv/phase4_debug_led/utils/dff_set.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file /bz_riscv/phase4_debug_led/rtl/uart_debug.v
    Info (12023): Found entity 1: uart_debug File: F:/bz_riscv/phase4_debug_led/rtl/uart_debug.v Line: 1
    Info (12023): Found entity 2: write2rom File: F:/bz_riscv/phase4_debug_led/rtl/uart_debug.v Line: 37
    Info (12023): Found entity 3: uart_recv File: F:/bz_riscv/phase4_debug_led/rtl/uart_debug.v Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/rom.v
    Info (12023): Found entity 1: rom File: F:/bz_riscv/phase4_debug_led/rtl/rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/regs.v
    Info (12023): Found entity 1: regs File: F:/bz_riscv/phase4_debug_led/rtl/regs.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/ram.v
    Info (12023): Found entity 1: ram File: F:/bz_riscv/phase4_debug_led/rtl/ram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/pc_reg.v
    Info (12023): Found entity 1: pc_reg File: F:/bz_riscv/phase4_debug_led/rtl/pc_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/open_risc_v.v
    Info (12023): Found entity 1: open_risc_v File: F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/if_id.v
    Info (12023): Found entity 1: if_id File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/id_ex.v
    Info (12023): Found entity 1: id_ex File: F:/bz_riscv/phase4_debug_led/rtl/id_ex.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/id.v
    Info (12023): Found entity 1: id File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/ex.v
    Info (12023): Found entity 1: ex File: F:/bz_riscv/phase4_debug_led/rtl/ex.v Line: 3
Info (12021): Found 0 design units, including 0 entities, in source file /bz_riscv/phase4_debug_led/rtl/defines.v
Info (12021): Found 2 design units, including 2 entities, in source file /bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v
    Info (12023): Found entity 1: debug_button_debounce File: F:/bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v Line: 1
    Info (12023): Found entity 2: key_debounce File: F:/bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/ctrl.v
    Info (12023): Found entity 1: ctrl File: F:/bz_riscv/phase4_debug_led/rtl/ctrl.v Line: 1
Info (12127): Elaborating entity "open_risc_v_soc" for the top level hierarchy
Info (12128): Elaborating entity "debug_button_debounce" for hierarchy "debug_button_debounce:debug_button_debounce_inst" File: F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v Line: 45
Info (12128): Elaborating entity "key_debounce" for hierarchy "debug_button_debounce:debug_button_debounce_inst|key_debounce:key_debounce_inst1" File: F:/bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v Line: 16
Info (12128): Elaborating entity "open_risc_v" for hierarchy "open_risc_v:open_risc_v_inst" File: F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v Line: 60
Info (12128): Elaborating entity "pc_reg" for hierarchy "open_risc_v:open_risc_v_inst|pc_reg:pc_reg_inst" File: F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v Line: 80
Info (12128): Elaborating entity "if_id" for hierarchy "open_risc_v:open_risc_v_inst|if_id:if_id_inst" File: F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v Line: 92
Info (12128): Elaborating entity "dff_set" for hierarchy "open_risc_v:open_risc_v_inst|if_id:if_id_inst|dff_set:dff2" File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 26
Info (12128): Elaborating entity "id" for hierarchy "open_risc_v:open_risc_v_inst|id:id_inst" File: F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v Line: 114
Warning (10036): Verilog HDL or VHDL warning at id.v(36): object "func7" assigned a value but never read File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 36
Warning (10240): Verilog HDL Always Construct warning at id.v(54): inferring latch(es) for variable "base_addr_o", which holds its previous value in one or more paths through the always construct File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Warning (10240): Verilog HDL Always Construct warning at id.v(54): inferring latch(es) for variable "addr_offset_o", which holds its previous value in one or more paths through the always construct File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[0]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[1]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[2]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[3]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[4]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[5]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[6]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[7]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[8]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[9]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[10]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[11]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[12]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[13]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[14]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[15]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[16]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[17]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[18]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[19]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[20]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[21]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[22]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[23]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[24]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[25]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[26]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[27]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[28]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[29]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[30]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "addr_offset_o[31]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[0]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[1]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[2]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[3]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[4]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[5]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[6]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[7]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[8]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[9]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[10]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[11]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[12]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[13]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[14]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[15]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[16]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[17]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[18]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[19]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[20]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[21]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[22]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[23]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[24]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[25]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[26]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[27]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[28]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[29]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[30]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (10041): Inferred latch for "base_addr_o[31]" at id.v(54) File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Info (12128): Elaborating entity "regs" for hierarchy "open_risc_v:open_risc_v_inst|regs:regs_inst" File: F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v Line: 128
Info (12128): Elaborating entity "id_ex" for hierarchy "open_risc_v:open_risc_v_inst|id_ex:id_ex_inst" File: F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v Line: 151
Info (12128): Elaborating entity "dff_set" for hierarchy "open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff5" File: F:/bz_riscv/phase4_debug_led/rtl/id_ex.v Line: 36
Info (12128): Elaborating entity "dff_set" for hierarchy "open_risc_v:open_risc_v_inst|id_ex:id_ex_inst|dff_set:dff6" File: F:/bz_riscv/phase4_debug_led/rtl/id_ex.v Line: 38
Info (12128): Elaborating entity "ex" for hierarchy "open_risc_v:open_risc_v_inst|ex:ex_inst" File: F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v Line: 175
Warning (10036): Verilog HDL or VHDL warning at ex.v(33): object "rd" assigned a value but never read File: F:/bz_riscv/phase4_debug_led/rtl/ex.v Line: 33
Warning (10036): Verilog HDL or VHDL warning at ex.v(35): object "rs1" assigned a value but never read File: F:/bz_riscv/phase4_debug_led/rtl/ex.v Line: 35
Warning (10036): Verilog HDL or VHDL warning at ex.v(36): object "rs2" assigned a value but never read File: F:/bz_riscv/phase4_debug_led/rtl/ex.v Line: 36
Warning (10036): Verilog HDL or VHDL warning at ex.v(38): object "imm" assigned a value but never read File: F:/bz_riscv/phase4_debug_led/rtl/ex.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at ex.v(39): object "shamt" assigned a value but never read File: F:/bz_riscv/phase4_debug_led/rtl/ex.v Line: 39
Info (12128): Elaborating entity "ctrl" for hierarchy "open_risc_v:open_risc_v_inst|ctrl:ctrl_inst" File: F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v Line: 187
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram_inst" File: F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v Line: 73
Info (12128): Elaborating entity "dual_ram" for hierarchy "ram:ram_inst|dual_ram:ram_byte0" File: F:/bz_riscv/phase4_debug_led/rtl/ram.v Line: 34
Info (12128): Elaborating entity "dual_ram_template" for hierarchy "ram:ram_inst|dual_ram:ram_byte0|dual_ram_template:dual_ram_template_isnt" File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 55
Info (12128): Elaborating entity "rom" for hierarchy "rom:rom_inst" File: F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v Line: 87
Info (12128): Elaborating entity "dual_ram" for hierarchy "rom:rom_inst|dual_ram:rom_32bit" File: F:/bz_riscv/phase4_debug_led/rtl/rom.v Line: 30
Info (12128): Elaborating entity "dual_ram_template" for hierarchy "rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt" File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 55
Info (12128): Elaborating entity "uart_debug" for hierarchy "uart_debug:uart_debug_inst" File: F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v Line: 98
Info (12128): Elaborating entity "uart_recv" for hierarchy "uart_debug:uart_debug_inst|uart_recv:uart_recv_inst" File: F:/bz_riscv/phase4_debug_led/rtl/uart_debug.v Line: 22
Info (12128): Elaborating entity "write2rom" for hierarchy "uart_debug:uart_debug_inst|write2rom:write2rom_inst" File: F:/bz_riscv/phase4_debug_led/rtl/uart_debug.v Line: 33
Warning (276020): Inferred RAM node "rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ram:ram_inst|dual_ram:ram_byte0|dual_ram_template:dual_ram_template_isnt|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ram:ram_inst|dual_ram:ram_byte2|dual_ram_template:dual_ram_template_isnt|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ram:ram_inst|dual_ram:ram_byte3|dual_ram_template:dual_ram_template_isnt|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ram:ram_inst|dual_ram:ram_byte1|dual_ram_template:dual_ram_template_isnt|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram:ram_inst|dual_ram:ram_byte0|dual_ram_template:dual_ram_template_isnt|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram:ram_inst|dual_ram:ram_byte2|dual_ram_template:dual_ram_template_isnt|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram:ram_inst|dual_ram:ram_byte3|dual_ram_template:dual_ram_template_isnt|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram:ram_inst|dual_ram:ram_byte1|dual_ram_template:dual_ram_template_isnt|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "open_risc_v:open_risc_v_inst|ex:ex_inst|Add0" File: F:/bz_riscv/phase4_debug_led/rtl/ex.v Line: 72
Info (12130): Elaborated megafunction instantiation "rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "rom:rom_inst|dual_ram:rom_32bit|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_66h1.tdf
    Info (12023): Found entity 1: altsyncram_66h1 File: F:/bz_riscv/phase4_debug_led/quartus_prj/db/altsyncram_66h1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ram:ram_inst|dual_ram:ram_byte0|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "ram:ram_inst|dual_ram:ram_byte0|dual_ram_template:dual_ram_template_isnt|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_20e1.tdf
    Info (12023): Found entity 1: altsyncram_20e1 File: F:/bz_riscv/phase4_debug_led/quartus_prj/db/altsyncram_20e1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "open_risc_v:open_risc_v_inst|ex:ex_inst|lpm_add_sub:Add0" File: F:/bz_riscv/phase4_debug_led/rtl/ex.v Line: 72
Info (12133): Instantiated megafunction "open_risc_v:open_risc_v_inst|ex:ex_inst|lpm_add_sub:Add0" with the following parameter: File: F:/bz_riscv/phase4_debug_led/rtl/ex.v Line: 72
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf
    Info (12023): Found entity 1: add_sub_pvi File: F:/bz_riscv/phase4_debug_led/quartus_prj/db/add_sub_pvi.tdf Line: 22
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[31]" merged with LATCH primitive "open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[20]" File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Info (13026): Duplicate LATCH primitive "open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[30]" merged with LATCH primitive "open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[20]" File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Info (13026): Duplicate LATCH primitive "open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[29]" merged with LATCH primitive "open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[20]" File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Info (13026): Duplicate LATCH primitive "open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[28]" merged with LATCH primitive "open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[20]" File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Info (13026): Duplicate LATCH primitive "open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[27]" merged with LATCH primitive "open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[20]" File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Info (13026): Duplicate LATCH primitive "open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[26]" merged with LATCH primitive "open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[20]" File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Info (13026): Duplicate LATCH primitive "open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[25]" merged with LATCH primitive "open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[20]" File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Info (13026): Duplicate LATCH primitive "open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[24]" merged with LATCH primitive "open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[20]" File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Info (13026): Duplicate LATCH primitive "open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[23]" merged with LATCH primitive "open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[20]" File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Info (13026): Duplicate LATCH primitive "open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[22]" merged with LATCH primitive "open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[20]" File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Info (13026): Duplicate LATCH primitive "open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[21]" merged with LATCH primitive "open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[20]" File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[0] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[0] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[1] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[1] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[2] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[2] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[3] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[3] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[4] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[4] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[5] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:rom_inst|dual_ram:rom_32bit|rd_equ_wr_flag File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 20
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[5] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[6] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:rom_inst|dual_ram:rom_32bit|rd_equ_wr_flag File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 20
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[6] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[7] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:rom_inst|dual_ram:rom_32bit|rd_equ_wr_flag File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 20
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[7] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[8] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:rom_inst|dual_ram:rom_32bit|rd_equ_wr_flag File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 20
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[8] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[9] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:rom_inst|dual_ram:rom_32bit|rd_equ_wr_flag File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 20
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[9] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[10] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:rom_inst|dual_ram:rom_32bit|rd_equ_wr_flag File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 20
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[10] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[11] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[11] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[12] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[12] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[13] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[13] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[14] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[14] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[15] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[15] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[16] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[16] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[17] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[17] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[18] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[18] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[19] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom:rom_inst|dual_ram:rom_32bit|rd_equ_wr_flag File: F:/bz_riscv/phase4_debug_led/utils/dual_ram.v Line: 20
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[19] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|addr_offset_o[20] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[20] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[21] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[22] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[23] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[24] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[25] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[26] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[27] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[28] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[29] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[30] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Warning (13012): Latch open_risc_v:open_risc_v_inst|id:id_inst|base_addr_o[31] has unsafe behavior File: F:/bz_riscv/phase4_debug_led/rtl/id.v Line: 54
    Warning (13013): Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst|if_id:if_id_inst|rom_flag File: F:/bz_riscv/phase4_debug_led/rtl/if_id.v Line: 13
Info (13000): Registers with preset signals will power-up high File: F:/bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v Line: 40
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 18 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4980 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 4910 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 120 warnings
    Info: Peak virtual memory: 4800 megabytes
    Info: Processing ended: Fri May 06 17:07:01 2022
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:31


