// Seed: 1436909967
module module_0 (
    input tri id_0
    , id_14,
    input wire id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri id_4,
    input uwire id_5,
    input tri1 id_6,
    output supply1 id_7,
    output tri1 id_8,
    output wire id_9,
    output wand id_10,
    input tri id_11,
    input tri id_12
);
  logic [-1 'b0 : -1] id_15;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    output uwire id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri id_5,
    output uwire id_6,
    output tri0 id_7,
    input wand id_8,
    output uwire id_9,
    output tri id_10,
    input tri1 id_11,
    output wand id_12,
    output supply1 id_13,
    output tri0 id_14,
    inout tri1 id_15,
    input wor id_16,
    input wor id_17,
    input supply0 id_18
);
  wire id_20;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_15,
      id_4,
      id_4,
      id_17,
      id_18,
      id_9,
      id_15,
      id_9,
      id_6,
      id_5,
      id_3
  );
  assign modCall_1.id_12 = 0;
  assign id_6 = 1;
endmodule
