; This file is part of the Spectrum +4 Project.
; Licencing information can be found in the LICENCE file
; (C) 2019 Spectrum +4 Authors. All rights reserved.

; Generated from the files in the /test directory.

; This file is auto-generated by all.sh. DO NOT EDIT!


all_tests:
  db 1                                    ; Number of tests.
  dw test_cl_addr_test_case_1


;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;;;;;;;;;;;; Test cl_addr test case 1 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

; Test case definition
test_cl_addr_test_case_1:
  dw test_cl_addr_test_case_1_name
  dw test_cl_addr_test_case_1_setup_stack
  dw test_cl_addr_test_case_1_setup_sysvars
  dw test_cl_addr_test_case_1_setup_registers
  dw test_cl_addr_test_case_1_effects_stack
  dw test_cl_addr_test_case_1_effects_sysvars
  dw test_cl_addr_test_case_1_effects_registers
  dw test_cl_addr_test_case_1_exec

; Test case name
test_cl_addr_test_case_1_name:
  db 'cl_addr test case 1', 0

; Test case setup

; Stack setup
test_cl_addr_test_case_1_setup_stack:
  db 0                                    ; Number of stack entries = 0

; System variables setup
test_cl_addr_test_case_1_setup_sysvars:
  dw %00000000

; Registers setup
test_cl_addr_test_case_1_setup_registers:
  db %00000000
                                          ; Bits 0-1 = %01 => x0 (register index 0) is absolute value
  db 35                                   ; x0

; Test case effects

; Stack effects
test_cl_addr_test_case_1_effects_stack:

; System variable effects
test_cl_addr_test_case_1_effects_sysvars:
  db %00000000
  db %00000000

; Registers effects
test_cl_addr_test_case_1_effects_registers:
  db %00000000
                                          ; Bits 2-3 = %01 => x1 (register index 1) is absolute value
                                          ; Bits 4-5 = %01 => x2 (register index 2) is absolute value
                                          ; Bits 6-7 = %01 => x3 (register index 3) is absolute value
                                          ; Bits 8-9 = %01 => x4 (register index 4) is absolute value
                                          ; Bits 10-11 = %01 => x5 (register index 5) is absolute value
                                          ; Bits 12-13 = %01 => x6 (register index 6) is absolute value
  db 25                                   ; x1
  db 16384 + 1*20*16*216 + 5*216          ; x2
  db 1                                    ; x3
  db 5                                    ; x4
  db 216                                  ; x5
  db 69120                                ; x6

; Test case execution

test_cl_addr_test_case_1_exec:
  call    $0E9B                           ; cl_addr
  ret

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
