Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Nov 02 19:27:11 2017
| Host         : DESKTOP-1HN8OHR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1944 register/latch pins with no clock driven by root clock pin: cdlk/nolabel_line31/CLKVAR_reg/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clk16/nolabel_line31/CLKVAR_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k/CLK20K_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk3/nolabel_line31/CLKVAR_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk50m/CLK50M_reg/C (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: clk700/nolabel_line31/CLKVAR_reg/C (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: keyboard/CLK50MHZ_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard/uut/db_clk/O_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2159 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.131        0.000                      0                 1195        0.102        0.000                      0                 1195        4.500        0.000                       0                   609  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.131        0.000                      0                 1195        0.102        0.000                      0                 1195        4.500        0.000                       0                   609  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 clk1975/nolabel_line31/COUNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1975/nolabel_line31/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 1.322ns (31.475%)  route 2.878ns (68.525%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.618     5.139    clk1975/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  clk1975/nolabel_line31/COUNT_reg[13]/Q
                         net (fo=3, routed)           1.308     6.903    clk1975/nolabel_line31/COUNT_reg[13]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.124     7.027 r  clk1975/nolabel_line31/COUNT0_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     7.027    clk1975/nolabel_line31/COUNT0_carry__0_i_4__0_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.540 r  clk1975/nolabel_line31/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.540    clk1975/nolabel_line31/COUNT0_carry__0_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.769 r  clk1975/nolabel_line31/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.570     9.339    clk1975/nolabel_line31/clear
    SLICE_X4Y30          FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.506    14.847    clk1975/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[24]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y30          FDRE (Setup_fdre_C_R)       -0.615    14.470    clk1975/nolabel_line31/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.131    

Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 clk1975/nolabel_line31/COUNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1975/nolabel_line31/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 1.322ns (31.475%)  route 2.878ns (68.525%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.618     5.139    clk1975/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  clk1975/nolabel_line31/COUNT_reg[13]/Q
                         net (fo=3, routed)           1.308     6.903    clk1975/nolabel_line31/COUNT_reg[13]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.124     7.027 r  clk1975/nolabel_line31/COUNT0_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     7.027    clk1975/nolabel_line31/COUNT0_carry__0_i_4__0_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.540 r  clk1975/nolabel_line31/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.540    clk1975/nolabel_line31/COUNT0_carry__0_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.769 r  clk1975/nolabel_line31/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.570     9.339    clk1975/nolabel_line31/clear
    SLICE_X4Y30          FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.506    14.847    clk1975/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[25]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y30          FDRE (Setup_fdre_C_R)       -0.615    14.470    clk1975/nolabel_line31/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.131    

Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 clk1975/nolabel_line31/COUNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1975/nolabel_line31/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 1.322ns (31.475%)  route 2.878ns (68.525%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.618     5.139    clk1975/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  clk1975/nolabel_line31/COUNT_reg[13]/Q
                         net (fo=3, routed)           1.308     6.903    clk1975/nolabel_line31/COUNT_reg[13]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.124     7.027 r  clk1975/nolabel_line31/COUNT0_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     7.027    clk1975/nolabel_line31/COUNT0_carry__0_i_4__0_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.540 r  clk1975/nolabel_line31/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.540    clk1975/nolabel_line31/COUNT0_carry__0_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.769 r  clk1975/nolabel_line31/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.570     9.339    clk1975/nolabel_line31/clear
    SLICE_X4Y30          FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.506    14.847    clk1975/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[26]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y30          FDRE (Setup_fdre_C_R)       -0.615    14.470    clk1975/nolabel_line31/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.131    

Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 clk1975/nolabel_line31/COUNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1975/nolabel_line31/COUNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 1.322ns (31.475%)  route 2.878ns (68.525%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.618     5.139    clk1975/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  clk1975/nolabel_line31/COUNT_reg[13]/Q
                         net (fo=3, routed)           1.308     6.903    clk1975/nolabel_line31/COUNT_reg[13]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.124     7.027 r  clk1975/nolabel_line31/COUNT0_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     7.027    clk1975/nolabel_line31/COUNT0_carry__0_i_4__0_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.540 r  clk1975/nolabel_line31/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.540    clk1975/nolabel_line31/COUNT0_carry__0_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.769 r  clk1975/nolabel_line31/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.570     9.339    clk1975/nolabel_line31/clear
    SLICE_X4Y30          FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.506    14.847    clk1975/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[27]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y30          FDRE (Setup_fdre_C_R)       -0.615    14.470    clk1975/nolabel_line31/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.131    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 clk1319/nolabel_line31/COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1319/nolabel_line31/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 1.459ns (35.982%)  route 2.596ns (64.018%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.551     5.072    clk1319/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  clk1319/nolabel_line31/COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.456     5.528 f  clk1319/nolabel_line31/COUNT_reg[5]/Q
                         net (fo=3, routed)           0.990     6.518    clk1319/nolabel_line31/COUNT_reg[5]
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.124     6.642 r  clk1319/nolabel_line31/COUNT0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.642    clk1319/nolabel_line31/COUNT0_carry_i_3__3_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.175 r  clk1319/nolabel_line31/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.175    clk1319/nolabel_line31/COUNT0_carry_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.292 r  clk1319/nolabel_line31/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.292    clk1319/nolabel_line31/COUNT0_carry__0_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.521 r  clk1319/nolabel_line31/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.606     9.127    clk1319/nolabel_line31/clear
    SLICE_X9Y22          FDRE                                         r  clk1319/nolabel_line31/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.436    14.777    clk1319/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  clk1319/nolabel_line31/COUNT_reg[0]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y22          FDRE (Setup_fdre_C_R)       -0.615    14.401    clk1319/nolabel_line31/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 clk1319/nolabel_line31/COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1319/nolabel_line31/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 1.459ns (35.982%)  route 2.596ns (64.018%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.551     5.072    clk1319/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  clk1319/nolabel_line31/COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.456     5.528 f  clk1319/nolabel_line31/COUNT_reg[5]/Q
                         net (fo=3, routed)           0.990     6.518    clk1319/nolabel_line31/COUNT_reg[5]
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.124     6.642 r  clk1319/nolabel_line31/COUNT0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.642    clk1319/nolabel_line31/COUNT0_carry_i_3__3_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.175 r  clk1319/nolabel_line31/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.175    clk1319/nolabel_line31/COUNT0_carry_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.292 r  clk1319/nolabel_line31/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.292    clk1319/nolabel_line31/COUNT0_carry__0_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.521 r  clk1319/nolabel_line31/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.606     9.127    clk1319/nolabel_line31/clear
    SLICE_X9Y22          FDRE                                         r  clk1319/nolabel_line31/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.436    14.777    clk1319/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  clk1319/nolabel_line31/COUNT_reg[1]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y22          FDRE (Setup_fdre_C_R)       -0.615    14.401    clk1319/nolabel_line31/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 clk1319/nolabel_line31/COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1319/nolabel_line31/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 1.459ns (35.982%)  route 2.596ns (64.018%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.551     5.072    clk1319/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  clk1319/nolabel_line31/COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.456     5.528 f  clk1319/nolabel_line31/COUNT_reg[5]/Q
                         net (fo=3, routed)           0.990     6.518    clk1319/nolabel_line31/COUNT_reg[5]
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.124     6.642 r  clk1319/nolabel_line31/COUNT0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.642    clk1319/nolabel_line31/COUNT0_carry_i_3__3_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.175 r  clk1319/nolabel_line31/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.175    clk1319/nolabel_line31/COUNT0_carry_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.292 r  clk1319/nolabel_line31/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.292    clk1319/nolabel_line31/COUNT0_carry__0_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.521 r  clk1319/nolabel_line31/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.606     9.127    clk1319/nolabel_line31/clear
    SLICE_X9Y22          FDRE                                         r  clk1319/nolabel_line31/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.436    14.777    clk1319/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  clk1319/nolabel_line31/COUNT_reg[2]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y22          FDRE (Setup_fdre_C_R)       -0.615    14.401    clk1319/nolabel_line31/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 clk1319/nolabel_line31/COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1319/nolabel_line31/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 1.459ns (35.982%)  route 2.596ns (64.018%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.551     5.072    clk1319/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  clk1319/nolabel_line31/COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.456     5.528 f  clk1319/nolabel_line31/COUNT_reg[5]/Q
                         net (fo=3, routed)           0.990     6.518    clk1319/nolabel_line31/COUNT_reg[5]
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.124     6.642 r  clk1319/nolabel_line31/COUNT0_carry_i_3__3/O
                         net (fo=1, routed)           0.000     6.642    clk1319/nolabel_line31/COUNT0_carry_i_3__3_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.175 r  clk1319/nolabel_line31/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.175    clk1319/nolabel_line31/COUNT0_carry_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.292 r  clk1319/nolabel_line31/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.292    clk1319/nolabel_line31/COUNT0_carry__0_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.521 r  clk1319/nolabel_line31/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.606     9.127    clk1319/nolabel_line31/clear
    SLICE_X9Y22          FDRE                                         r  clk1319/nolabel_line31/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.436    14.777    clk1319/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  clk1319/nolabel_line31/COUNT_reg[3]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y22          FDRE (Setup_fdre_C_R)       -0.615    14.401    clk1319/nolabel_line31/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 1.076ns (26.143%)  route 3.040ns (73.857%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.558     5.079    clk20k/CLK_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  clk20k/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  clk20k/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.859     6.393    clk20k/COUNT_reg_n_0_[25]
    SLICE_X12Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.517 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.438     6.955    clk20k/COUNT[31]_i_12_n_0
    SLICE_X14Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.079 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.456     7.535    clk20k/COUNT[31]_i_11_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.659 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.307     7.967    clk20k/COUNT[31]_i_8_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.091 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.299     8.389    clk20k/COUNT[31]_i_4_n_0
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.513 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.681     9.195    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X13Y47         FDRE                                         r  clk20k/COUNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.451    14.792    clk20k/CLK_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  clk20k/COUNT_reg[10]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X13Y47         FDRE (Setup_fdre_C_R)       -0.429    14.508    clk20k/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 1.076ns (26.143%)  route 3.040ns (73.857%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.558     5.079    clk20k/CLK_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  clk20k/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  clk20k/COUNT_reg[25]/Q
                         net (fo=2, routed)           0.859     6.393    clk20k/COUNT_reg_n_0_[25]
    SLICE_X12Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.517 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.438     6.955    clk20k/COUNT[31]_i_12_n_0
    SLICE_X14Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.079 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.456     7.535    clk20k/COUNT[31]_i_11_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.659 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.307     7.967    clk20k/COUNT[31]_i_8_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.091 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.299     8.389    clk20k/COUNT[31]_i_4_n_0
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.513 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.681     9.195    clk20k/COUNT[31]_i_1__0_n_0
    SLICE_X13Y47         FDRE                                         r  clk20k/COUNT_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         1.451    14.792    clk20k/CLK_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  clk20k/COUNT_reg[11]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X13Y47         FDRE (Setup_fdre_C_R)       -0.429    14.508    clk20k/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  5.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 clk3/nolabel_line31/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk3/nolabel_line31/COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.596     1.479    clk3/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  clk3/nolabel_line31/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clk3/nolabel_line31/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.740    clk3/nolabel_line31/COUNT_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  clk3/nolabel_line31/COUNT_reg[0]_i_1__11/CO[3]
                         net (fo=1, routed)           0.001     1.901    clk3/nolabel_line31/COUNT_reg[0]_i_1__11_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.955 r  clk3/nolabel_line31/COUNT_reg[4]_i_1__11/O[0]
                         net (fo=1, routed)           0.000     1.955    clk3/nolabel_line31/COUNT_reg[4]_i_1__11_n_7
    SLICE_X63Y50         FDRE                                         r  clk3/nolabel_line31/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.864     1.992    clk3/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  clk3/nolabel_line31/COUNT_reg[4]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.853    clk3/nolabel_line31/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 clk20k/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.567     1.450    clk20k/CLK_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  clk20k/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk20k/COUNT_reg[20]/Q
                         net (fo=2, routed)           0.120     1.711    clk20k/COUNT_reg_n_0_[20]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  clk20k/COUNT_reg[20]_i_1__15/CO[3]
                         net (fo=1, routed)           0.001     1.872    clk20k/COUNT_reg[20]_i_1__15_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.926 r  clk20k/COUNT_reg[24]_i_1__15/O[0]
                         net (fo=1, routed)           0.000     1.926    clk20k/data0[21]
    SLICE_X13Y50         FDRE                                         r  clk20k/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.834     1.962    clk20k/CLK_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  clk20k/COUNT_reg[21]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    clk20k/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 clk3/nolabel_line31/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk3/nolabel_line31/COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.596     1.479    clk3/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  clk3/nolabel_line31/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clk3/nolabel_line31/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.740    clk3/nolabel_line31/COUNT_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  clk3/nolabel_line31/COUNT_reg[0]_i_1__11/CO[3]
                         net (fo=1, routed)           0.001     1.901    clk3/nolabel_line31/COUNT_reg[0]_i_1__11_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.966 r  clk3/nolabel_line31/COUNT_reg[4]_i_1__11/O[2]
                         net (fo=1, routed)           0.000     1.966    clk3/nolabel_line31/COUNT_reg[4]_i_1__11_n_5
    SLICE_X63Y50         FDRE                                         r  clk3/nolabel_line31/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.864     1.992    clk3/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  clk3/nolabel_line31/COUNT_reg[6]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.853    clk3/nolabel_line31/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 clk20k/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.567     1.450    clk20k/CLK_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  clk20k/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk20k/COUNT_reg[20]/Q
                         net (fo=2, routed)           0.120     1.711    clk20k/COUNT_reg_n_0_[20]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  clk20k/COUNT_reg[20]_i_1__15/CO[3]
                         net (fo=1, routed)           0.001     1.872    clk20k/COUNT_reg[20]_i_1__15_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.937 r  clk20k/COUNT_reg[24]_i_1__15/O[2]
                         net (fo=1, routed)           0.000     1.937    clk20k/data0[23]
    SLICE_X13Y50         FDRE                                         r  clk20k/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.834     1.962    clk20k/CLK_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  clk20k/COUNT_reg[23]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    clk20k/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clk700/nolabel_line31/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk700/nolabel_line31/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.355ns (70.936%)  route 0.145ns (29.064%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.564     1.447    clk700/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk700/nolabel_line31/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk700/nolabel_line31/COUNT_reg[22]/Q
                         net (fo=3, routed)           0.145     1.733    clk700/nolabel_line31/COUNT_reg[22]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.893 r  clk700/nolabel_line31/COUNT_reg[20]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001     1.894    clk700/nolabel_line31/COUNT_reg[20]_i_1__12_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.948 r  clk700/nolabel_line31/COUNT_reg[24]_i_1__12/O[0]
                         net (fo=1, routed)           0.000     1.948    clk700/nolabel_line31/COUNT_reg[24]_i_1__12_n_7
    SLICE_X32Y50         FDRE                                         r  clk700/nolabel_line31/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.830     1.958    clk700/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk700/nolabel_line31/COUNT_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk700/nolabel_line31/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 clk3/nolabel_line31/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk3/nolabel_line31/COUNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.596     1.479    clk3/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  clk3/nolabel_line31/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clk3/nolabel_line31/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.740    clk3/nolabel_line31/COUNT_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  clk3/nolabel_line31/COUNT_reg[0]_i_1__11/CO[3]
                         net (fo=1, routed)           0.001     1.901    clk3/nolabel_line31/COUNT_reg[0]_i_1__11_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.991 r  clk3/nolabel_line31/COUNT_reg[4]_i_1__11/O[1]
                         net (fo=1, routed)           0.000     1.991    clk3/nolabel_line31/COUNT_reg[4]_i_1__11_n_6
    SLICE_X63Y50         FDRE                                         r  clk3/nolabel_line31/COUNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.864     1.992    clk3/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  clk3/nolabel_line31/COUNT_reg[5]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.853    clk3/nolabel_line31/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 clk3/nolabel_line31/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk3/nolabel_line31/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.596     1.479    clk3/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  clk3/nolabel_line31/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clk3/nolabel_line31/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.740    clk3/nolabel_line31/COUNT_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  clk3/nolabel_line31/COUNT_reg[0]_i_1__11/CO[3]
                         net (fo=1, routed)           0.001     1.901    clk3/nolabel_line31/COUNT_reg[0]_i_1__11_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.991 r  clk3/nolabel_line31/COUNT_reg[4]_i_1__11/O[3]
                         net (fo=1, routed)           0.000     1.991    clk3/nolabel_line31/COUNT_reg[4]_i_1__11_n_4
    SLICE_X63Y50         FDRE                                         r  clk3/nolabel_line31/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.864     1.992    clk3/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  clk3/nolabel_line31/COUNT_reg[7]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.853    clk3/nolabel_line31/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk20k/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.567     1.450    clk20k/CLK_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  clk20k/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk20k/COUNT_reg[20]/Q
                         net (fo=2, routed)           0.120     1.711    clk20k/COUNT_reg_n_0_[20]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  clk20k/COUNT_reg[20]_i_1__15/CO[3]
                         net (fo=1, routed)           0.001     1.872    clk20k/COUNT_reg[20]_i_1__15_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.962 r  clk20k/COUNT_reg[24]_i_1__15/O[1]
                         net (fo=1, routed)           0.000     1.962    clk20k/data0[22]
    SLICE_X13Y50         FDRE                                         r  clk20k/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.834     1.962    clk20k/CLK_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  clk20k/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    clk20k/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk20k/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.567     1.450    clk20k/CLK_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  clk20k/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk20k/COUNT_reg[20]/Q
                         net (fo=2, routed)           0.120     1.711    clk20k/COUNT_reg_n_0_[20]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  clk20k/COUNT_reg[20]_i_1__15/CO[3]
                         net (fo=1, routed)           0.001     1.872    clk20k/COUNT_reg[20]_i_1__15_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.962 r  clk20k/COUNT_reg[24]_i_1__15/O[3]
                         net (fo=1, routed)           0.000     1.962    clk20k/data0[24]
    SLICE_X13Y50         FDRE                                         r  clk20k/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.834     1.962    clk20k/CLK_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  clk20k/COUNT_reg[24]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    clk20k/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk700/nolabel_line31/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk700/nolabel_line31/COUNT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.366ns (71.561%)  route 0.145ns (28.439%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.564     1.447    clk700/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk700/nolabel_line31/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk700/nolabel_line31/COUNT_reg[22]/Q
                         net (fo=3, routed)           0.145     1.733    clk700/nolabel_line31/COUNT_reg[22]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.893 r  clk700/nolabel_line31/COUNT_reg[20]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001     1.894    clk700/nolabel_line31/COUNT_reg[20]_i_1__12_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.959 r  clk700/nolabel_line31/COUNT_reg[24]_i_1__12/O[2]
                         net (fo=1, routed)           0.000     1.959    clk700/nolabel_line31/COUNT_reg[24]_i_1__12_n_5
    SLICE_X32Y50         FDRE                                         r  clk700/nolabel_line31/COUNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=608, routed)         0.830     1.958    clk700/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  clk700/nolabel_line31/COUNT_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk700/nolabel_line31/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y43    clk1109/nolabel_line31/COUNT_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y43    clk1109/nolabel_line31/COUNT_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36    clk1109/nolabel_line31/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y43    clk1109/nolabel_line31/COUNT_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y43    clk1109/nolabel_line31/COUNT_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36    clk1109/nolabel_line31/COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y37    clk1109/nolabel_line31/COUNT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y37    clk1109/nolabel_line31/COUNT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y37    clk1109/nolabel_line31/COUNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y37    clk1568/nolabel_line31/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   clk700/nolabel_line31/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   clk700/nolabel_line31/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   clk700/nolabel_line31/COUNT_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clk700/nolabel_line31/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clk700/nolabel_line31/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y37    clk1568/nolabel_line31/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y37    clk1568/nolabel_line31/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    clk1568/nolabel_line31/COUNT_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    clk1568/nolabel_line31/COUNT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    clk1109/nolabel_line31/COUNT_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    clk1109/nolabel_line31/COUNT_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    clk1109/nolabel_line31/COUNT_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    clk1109/nolabel_line31/COUNT_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29    clk1319/nolabel_line31/COUNT_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29    clk1319/nolabel_line31/COUNT_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29    clk1319/nolabel_line31/COUNT_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29    clk1319/nolabel_line31/COUNT_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y41    clk1568/nolabel_line31/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y41    clk1568/nolabel_line31/COUNT_reg[18]/C



