
Circuit 1 cell nfet_05v0 and Circuit 2 cell nfet_06v0 are black boxes.
Warning: Equate pins:  cell nfet_05v0 is a placeholder, treated as a black box.
Warning: Equate pins:  cell nfet_06v0 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: nfet_05v0                       |Circuit 2: nfet_06v0                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_05v0 and nfet_06v0 are equivalent.

Circuit 1 cell pfet_05v0 and Circuit 2 cell pfet_06v0 are black boxes.
Warning: Equate pins:  cell pfet_05v0 is a placeholder, treated as a black box.
Warning: Equate pins:  cell pfet_06v0 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: pfet_05v0                       |Circuit 2: pfet_06v0                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pfet_05v0 and pfet_06v0 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__latq_1 |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__latq_1 
-------------------------------------------|-------------------------------------------
nfet_05v0 (8)                              |nfet_06v0 (8)                              
pfet_05v0 (8)                              |pfet_06v0 (8)                              
Number of devices: 16                      |Number of devices: 16                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__latq_1 |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__latq_1 
-------------------------------------------|-------------------------------------------
E                                          |E                                          
D                                          |D                                          
Q                                          |Q                                          
VPW                                        |VPW                                        
VNW                                        |VNW                                        
VSS                                        |VSS                                        
VDD                                        |VDD                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__latq_1 and gf180mcu_fd_sc_mcu9t5v0__latq_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__nand2_ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__nand2_ 
-------------------------------------------|-------------------------------------------
pfet_05v0 (2)                              |pfet_06v0 (2)                              
nfet_05v0 (2)                              |nfet_06v0 (2)                              
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__nand2_ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__nand2_ 
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
A2                                         |A2                                         
VPW                                        |VPW                                        
A1                                         |A1                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
ZN                                         |ZN                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__nand2_1 and gf180mcu_fd_sc_mcu9t5v0__nand2_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1  |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
pfet_05v0 (1)                              |pfet_06v0 (1)                              
nfet_05v0 (1)                              |nfet_06v0 (1)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1  |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
VPW                                        |VPW                                        
VDD                                        |VDD                                        
VNW                                        |VNW                                        
ZN                                         |ZN                                         
I                                          |I                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__inv_1 and gf180mcu_fd_sc_mcu9t5v0__inv_1 are equivalent.
Flattening unmatched subcell DFF_2phase_1$1 in circuit DFF_10_row (0)(10 instances)
Flattening unmatched subcell DFF_2phase_1[[0]] in circuit DFF_10_row (1)(10 instances)

Cell DFF_10_row (0) disconnected node: VDD
Cell DFF_10_row (0) disconnected node: Q[10]
Subcircuit summary:
Circuit 1: DFF_10_row                      |Circuit 2: DFF_10_row                      
-------------------------------------------|-------------------------------------------
gf180mcu_fd_sc_mcu9t5v0__latq_1 (20)       |gf180mcu_fd_sc_mcu9t5v0__latq_1 (20)       
gf180mcu_fd_sc_mcu9t5v0__nand2_1 (10)      |gf180mcu_fd_sc_mcu9t5v0__nand2_1 (10)      
gf180mcu_fd_sc_mcu9t5v0__inv_1 (10)        |gf180mcu_fd_sc_mcu9t5v0__inv_1 (10)        
Number of devices: 40                      |Number of devices: 40                      
Number of nets: 46                         |Number of nets: 46                         
---------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: DFF_10_row                      |Circuit 2: DFF_10_row                      
-------------------------------------------|-------------------------------------------
VSS                                        |VSSd **Mismatch**                          
Q[1]                                       |Q[1]                                       
Q[2]                                       |Q[2]                                       
Q[3]                                       |Q[3]                                       
Q[4]                                       |Q[4]                                       
Q[5]                                       |Q[5]                                       
Q[6]                                       |Q[6]                                       
Q[7]                                       |Q[7]                                       
Q[8]                                       |Q[8]                                       
Q[9]                                       |Q[9]                                       
PHI_1                                      |PHI_1                                      
PHI_2                                      |PHI_2                                      
EN                                         |EN                                         
D_in                                       |D_in                                       
(no pin, node is DFF_2phase_1$1_0/Q)       |Q[10]                                      
(no pin, node is DFF_2phase_1$1_8/gated_co |gc[1]                                      
(no pin, node is DFF_2phase_1$1_9/gated_co |gc[2]                                      
(no pin, node is DFF_2phase_1$1_7/gated_co |gc[3]                                      
(no pin, node is DFF_2phase_1$1_6/gated_co |gc[4]                                      
(no pin, node is DFF_2phase_1$1_5/gated_co |gc[5]                                      
(no pin, node is DFF_2phase_1$1_4/gated_co |gc[6]                                      
(no pin, node is DFF_2phase_1$1_3/gated_co |gc[7]                                      
(no pin, node is DFF_2phase_1$1_2/gated_co |gc[8]                                      
(no pin, node is DFF_2phase_1$1_1/gated_co |gc[9]                                      
(no pin, node is DFF_2phase_1$1_0/gated_co |gc[10]                                     
(no pin, node is DFF_2phase_1$1_9/VDD)     |VDDd                                       
VDD                                        |(no matching pin)                          
Q[10]                                      |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists for DFF_10_row and DFF_10_row altered to match.
Device classes DFF_10_row and DFF_10_row are equivalent.

Final result: Top level cell failed pin matching.
