Analysis & Synthesis report for CPU
Fri Nov 10 23:09:54 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for ROM_INS:inst15|Rom:inst|altsyncram:altsyncram_component|altsyncram_q391:auto_generated
 14. Source assignments for RAM_Data:inst17|Ram:inst|altsyncram:altsyncram_component|altsyncram_mef1:auto_generated
 15. Parameter Settings for User Entity Instance: ROM_INS:inst15|Rom:inst|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: PC:inst9|lpm_mux3:inst3|lpm_mux:LPM_MUX_component
 17. Parameter Settings for User Entity Instance: PC:inst9|lpm_add_sub1:inst1|lpm_add_sub:LPM_ADD_SUB_component
 18. Parameter Settings for User Entity Instance: Reg_Group_32:inst13|lpm_mux0:inst66|lpm_mux:LPM_MUX_component
 19. Parameter Settings for User Entity Instance: Reg_Group_32:inst13|lpm_mux0:inst67|lpm_mux:LPM_MUX_component
 20. Parameter Settings for User Entity Instance: MUX_3:inst19|lpm_mux4:inst|lpm_mux:LPM_MUX_component
 21. Parameter Settings for User Entity Instance: ALU:inst21|lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component
 22. Parameter Settings for User Entity Instance: MUX_32:inst22|lpm_mux1:inst|lpm_mux:LPM_MUX_component
 23. Parameter Settings for User Entity Instance: RAM_Data:inst17|Ram:inst|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: MUX_5:inst20|lpm_mux2:inst|lpm_mux:LPM_MUX_component
 25. altsyncram Parameter Settings by Entity Instance
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 10 23:09:54 2023       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; CPU                                         ;
; Top-level Entity Name              ; CPU                                         ;
; Family                             ; Cyclone III                                 ;
; Total logic elements               ; 2,759                                       ;
;     Total combinational functions  ; 1,767                                       ;
;     Dedicated logic registers      ; 1,032                                       ;
; Total registers                    ; 1032                                        ;
; Total pins                         ; 166                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; CPU                ; CPU                ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                       ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+---------+
; CPU.bdf                          ; yes             ; User Block Diagram/Schematic File  ; E:/HardwareProject/myCPU/CPU.bdf                                   ;         ;
; Reg_32.bdf                       ; yes             ; User Block Diagram/Schematic File  ; E:/HardwareProject/myCPU/Reg_32.bdf                                ;         ;
; Reg_8.bdf                        ; yes             ; User Block Diagram/Schematic File  ; E:/HardwareProject/myCPU/Reg_8.bdf                                 ;         ;
; Reg_Group_32.bdf                 ; yes             ; User Block Diagram/Schematic File  ; E:/HardwareProject/myCPU/Reg_Group_32.bdf                          ;         ;
; Decoder32.v                      ; yes             ; User Verilog HDL File              ; E:/HardwareProject/myCPU/Decoder32.v                               ;         ;
; lpm_mux0.v                       ; yes             ; User Wizard-Generated File         ; E:/HardwareProject/myCPU/lpm_mux0.v                                ;         ;
; Rom.v                            ; yes             ; User Wizard-Generated File         ; E:/HardwareProject/myCPU/Rom.v                                     ;         ;
; Ram.v                            ; yes             ; User Wizard-Generated File         ; E:/HardwareProject/myCPU/Ram.v                                     ;         ;
; lpm_add_sub0.v                   ; yes             ; User Wizard-Generated File         ; E:/HardwareProject/myCPU/lpm_add_sub0.v                            ;         ;
; ALU.bdf                          ; yes             ; User Block Diagram/Schematic File  ; E:/HardwareProject/myCPU/ALU.bdf                                   ;         ;
; lpm_mux1.v                       ; yes             ; User Wizard-Generated File         ; E:/HardwareProject/myCPU/lpm_mux1.v                                ;         ;
; ROM_INS.bdf                      ; yes             ; User Block Diagram/Schematic File  ; E:/HardwareProject/myCPU/ROM_INS.bdf                               ;         ;
; RAM_Data.bdf                     ; yes             ; User Block Diagram/Schematic File  ; E:/HardwareProject/myCPU/RAM_Data.bdf                              ;         ;
; MUX_32.bdf                       ; yes             ; User Block Diagram/Schematic File  ; E:/HardwareProject/myCPU/MUX_32.bdf                                ;         ;
; lpm_mux2.v                       ; yes             ; User Wizard-Generated File         ; E:/HardwareProject/myCPU/lpm_mux2.v                                ;         ;
; MUX_5.bdf                        ; yes             ; User Block Diagram/Schematic File  ; E:/HardwareProject/myCPU/MUX_5.bdf                                 ;         ;
; 16extend32_signed.bdf            ; yes             ; User Block Diagram/Schematic File  ; E:/HardwareProject/myCPU/16extend32_signed.bdf                     ;         ;
; 26extend32_signed.bdf            ; yes             ; User Block Diagram/Schematic File  ; E:/HardwareProject/myCPU/26extend32_signed.bdf                     ;         ;
; lpm_add_sub1.v                   ; yes             ; User Wizard-Generated File         ; E:/HardwareProject/myCPU/lpm_add_sub1.v                            ;         ;
; lpm_mux3.v                       ; yes             ; User Wizard-Generated File         ; E:/HardwareProject/myCPU/lpm_mux3.v                                ;         ;
; PC.bdf                           ; yes             ; User Block Diagram/Schematic File  ; E:/HardwareProject/myCPU/PC.bdf                                    ;         ;
; Controller.bdf                   ; yes             ; User Block Diagram/Schematic File  ; E:/HardwareProject/myCPU/Controller.bdf                            ;         ;
; PCSource.bdf                     ; yes             ; User Block Diagram/Schematic File  ; E:/HardwareProject/myCPU/PCSource.bdf                              ;         ;
; RegDst.bdf                       ; yes             ; User Block Diagram/Schematic File  ; E:/HardwareProject/myCPU/RegDst.bdf                                ;         ;
; ALUSrcB.bdf                      ; yes             ; User Block Diagram/Schematic File  ; E:/HardwareProject/myCPU/ALUSrcB.bdf                               ;         ;
; ALUOp.bdf                        ; yes             ; User Block Diagram/Schematic File  ; E:/HardwareProject/myCPU/ALUOp.bdf                                 ;         ;
; MemToReg.bdf                     ; yes             ; User Block Diagram/Schematic File  ; E:/HardwareProject/myCPU/MemToReg.bdf                              ;         ;
; Memwrite.bdf                     ; yes             ; User Block Diagram/Schematic File  ; E:/HardwareProject/myCPU/Memwrite.bdf                              ;         ;
; Clear.bdf                        ; yes             ; User Block Diagram/Schematic File  ; E:/HardwareProject/myCPU/Clear.bdf                                 ;         ;
; RegWrite.bdf                     ; yes             ; User Block Diagram/Schematic File  ; E:/HardwareProject/myCPU/RegWrite.bdf                              ;         ;
; 26extend32.bdf                   ; yes             ; User Block Diagram/Schematic File  ; E:/HardwareProject/myCPU/26extend32.bdf                            ;         ;
; lpm_mux4.v                       ; yes             ; User Wizard-Generated File         ; E:/HardwareProject/myCPU/lpm_mux4.v                                ;         ;
; MUX_3.bdf                        ; yes             ; User Block Diagram/Schematic File  ; E:/HardwareProject/myCPU/MUX_3.bdf                                 ;         ;
; 16extend32.bdf                   ; yes             ; User Block Diagram/Schematic File  ; E:/HardwareProject/myCPU/16extend32.bdf                            ;         ;
; LEDHex.v                         ; yes             ; User Verilog HDL File              ; E:/HardwareProject/myCPU/LEDHex.v                                  ;         ;
; Comp32.v                         ; yes             ; User Verilog HDL File              ; E:/HardwareProject/myCPU/Comp32.v                                  ;         ;
; Branch.bdf                       ; yes             ; User Block Diagram/Schematic File  ; E:/HardwareProject/myCPU/Branch.bdf                                ;         ;
; Test6.mif                        ; yes             ; User Memory Initialization File    ; E:/HardwareProject/myCPU/Test6.mif                                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/aglobal131.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_q391.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/HardwareProject/myCPU/db/altsyncram_q391.tdf                    ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf             ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/muxlut.inc              ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mux_krc.tdf                   ; yes             ; Auto-Generated Megafunction        ; E:/HardwareProject/myCPU/db/mux_krc.tdf                            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_msh.tdf               ; yes             ; Auto-Generated Megafunction        ; E:/HardwareProject/myCPU/db/add_sub_msh.tdf                        ;         ;
; db/mux_9tc.tdf                   ; yes             ; Auto-Generated Megafunction        ; E:/HardwareProject/myCPU/db/mux_9tc.tdf                            ;         ;
; db/mux_lrc.tdf                   ; yes             ; Auto-Generated Megafunction        ; E:/HardwareProject/myCPU/db/mux_lrc.tdf                            ;         ;
; db/add_sub_ich.tdf               ; yes             ; Auto-Generated Megafunction        ; E:/HardwareProject/myCPU/db/add_sub_ich.tdf                        ;         ;
; db/mux_irc.tdf                   ; yes             ; Auto-Generated Megafunction        ; E:/HardwareProject/myCPU/db/mux_irc.tdf                            ;         ;
; db/altsyncram_mef1.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/HardwareProject/myCPU/db/altsyncram_mef1.tdf                    ;         ;
; db/mux_2qc.tdf                   ; yes             ; Auto-Generated Megafunction        ; E:/HardwareProject/myCPU/db/mux_2qc.tdf                            ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,759     ;
;                                             ;           ;
; Total combinational functions               ; 1767      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1530      ;
;     -- 3 input functions                    ; 183       ;
;     -- <=2 input functions                  ; 54        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1729      ;
;     -- arithmetic mode                      ; 38        ;
;                                             ;           ;
; Total registers                             ; 1032      ;
;     -- Dedicated logic registers            ; 1032      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 166       ;
; Total memory bits                           ; 16384     ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1096      ;
; Total fan-out                               ; 10835     ;
; Average fan-out                             ; 3.39      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                      ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                            ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------+
; |CPU                                         ; 1767 (24)         ; 1032 (0)     ; 16384       ; 0            ; 0       ; 0         ; 166  ; 0            ; |CPU                                                                                           ; work         ;
;    |ALU:inst21|                              ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU:inst21                                                                                ; work         ;
;       |lpm_add_sub0:inst|                    ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU:inst21|lpm_add_sub0:inst                                                              ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component| ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU:inst21|lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component                            ; work         ;
;             |add_sub_ich:auto_generated|     ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU:inst21|lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ich:auto_generated ; work         ;
;    |Comp32:inst6|                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Comp32:inst6                                                                              ; work         ;
;    |Controller:inst10|                       ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Controller:inst10                                                                         ; work         ;
;       |ALUOp:inst3|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Controller:inst10|ALUOp:inst3                                                             ; work         ;
;       |PCSource:inst|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Controller:inst10|PCSource:inst                                                           ; work         ;
;       |RegDst:inst1|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Controller:inst10|RegDst:inst1                                                            ; work         ;
;       |RegWrite:inst10|                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Controller:inst10|RegWrite:inst10                                                         ; work         ;
;    |LEDHex:inst1|                            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|LEDHex:inst1                                                                              ; work         ;
;    |LEDHex:inst2|                            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|LEDHex:inst2                                                                              ; work         ;
;    |LEDHex:inst3|                            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|LEDHex:inst3                                                                              ; work         ;
;    |LEDHex:inst4|                            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|LEDHex:inst4                                                                              ; work         ;
;    |MUX_3:inst19|                            ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|MUX_3:inst19                                                                              ; work         ;
;       |lpm_mux4:inst|                        ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|MUX_3:inst19|lpm_mux4:inst                                                                ; work         ;
;          |lpm_mux:LPM_MUX_component|         ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|MUX_3:inst19|lpm_mux4:inst|lpm_mux:LPM_MUX_component                                      ; work         ;
;             |mux_lrc:auto_generated|         ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|MUX_3:inst19|lpm_mux4:inst|lpm_mux:LPM_MUX_component|mux_lrc:auto_generated               ; work         ;
;    |MUX_5:inst20|                            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|MUX_5:inst20                                                                              ; work         ;
;       |lpm_mux2:inst|                        ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|MUX_5:inst20|lpm_mux2:inst                                                                ; work         ;
;          |lpm_mux:LPM_MUX_component|         ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|MUX_5:inst20|lpm_mux2:inst|lpm_mux:LPM_MUX_component                                      ; work         ;
;             |mux_2qc:auto_generated|         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|MUX_5:inst20|lpm_mux2:inst|lpm_mux:LPM_MUX_component|mux_2qc:auto_generated               ; work         ;
;    |PC:inst9|                                ; 16 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|PC:inst9                                                                                  ; work         ;
;       |Reg_32:inst|                          ; 1 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|PC:inst9|Reg_32:inst                                                                      ; work         ;
;          |Reg_8:inst1|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|PC:inst9|Reg_32:inst|Reg_8:inst1                                                          ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|PC:inst9|Reg_32:inst|Reg_8:inst                                                           ; work         ;
;       |lpm_add_sub1:inst1|                   ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|PC:inst9|lpm_add_sub1:inst1                                                               ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component| ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|PC:inst9|lpm_add_sub1:inst1|lpm_add_sub:LPM_ADD_SUB_component                             ; work         ;
;             |add_sub_msh:auto_generated|     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|PC:inst9|lpm_add_sub1:inst1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_msh:auto_generated  ; work         ;
;       |lpm_mux3:inst3|                       ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|PC:inst9|lpm_mux3:inst3                                                                   ; work         ;
;          |lpm_mux:LPM_MUX_component|         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|PC:inst9|lpm_mux3:inst3|lpm_mux:LPM_MUX_component                                         ; work         ;
;             |mux_krc:auto_generated|         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|PC:inst9|lpm_mux3:inst3|lpm_mux:LPM_MUX_component|mux_krc:auto_generated                  ; work         ;
;    |RAM_Data:inst17|                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RAM_Data:inst17                                                                           ; work         ;
;       |Ram:inst|                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RAM_Data:inst17|Ram:inst                                                                  ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RAM_Data:inst17|Ram:inst|altsyncram:altsyncram_component                                  ; work         ;
;             |altsyncram_mef1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RAM_Data:inst17|Ram:inst|altsyncram:altsyncram_component|altsyncram_mef1:auto_generated   ; work         ;
;    |ROM_INS:inst15|                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ROM_INS:inst15                                                                            ; work         ;
;       |Rom:inst|                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ROM_INS:inst15|Rom:inst                                                                   ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ROM_INS:inst15|Rom:inst|altsyncram:altsyncram_component                                   ; work         ;
;             |altsyncram_q391:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ROM_INS:inst15|Rom:inst|altsyncram:altsyncram_component|altsyncram_q391:auto_generated    ; work         ;
;    |Reg_Group_32:inst13|                     ; 1583 (0)          ; 1024 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13                                                                       ; work         ;
;       |Decoder32:inst33|                     ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Decoder32:inst33                                                      ; work         ;
;       |Reg_32:inst10|                        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst10                                                         ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst10|Reg_8:inst1                                             ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst10|Reg_8:inst2                                             ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst10|Reg_8:inst3                                             ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst10|Reg_8:inst                                              ; work         ;
;       |Reg_32:inst11|                        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst11                                                         ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst11|Reg_8:inst1                                             ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst11|Reg_8:inst2                                             ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst11|Reg_8:inst3                                             ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst11|Reg_8:inst                                              ; work         ;
;       |Reg_32:inst12|                        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst12                                                         ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst12|Reg_8:inst1                                             ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst12|Reg_8:inst2                                             ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst12|Reg_8:inst3                                             ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst12|Reg_8:inst                                              ; work         ;
;       |Reg_32:inst13|                        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst13                                                         ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst13|Reg_8:inst1                                             ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst13|Reg_8:inst2                                             ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst13|Reg_8:inst3                                             ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst13|Reg_8:inst                                              ; work         ;
;       |Reg_32:inst14|                        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst14                                                         ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst14|Reg_8:inst1                                             ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst14|Reg_8:inst2                                             ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst14|Reg_8:inst3                                             ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst14|Reg_8:inst                                              ; work         ;
;       |Reg_32:inst15|                        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst15                                                         ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst15|Reg_8:inst1                                             ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst15|Reg_8:inst2                                             ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst15|Reg_8:inst3                                             ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst15|Reg_8:inst                                              ; work         ;
;       |Reg_32:inst16|                        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst16                                                         ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst16|Reg_8:inst1                                             ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst16|Reg_8:inst2                                             ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst16|Reg_8:inst3                                             ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst16|Reg_8:inst                                              ; work         ;
;       |Reg_32:inst17|                        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst17                                                         ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst17|Reg_8:inst1                                             ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst17|Reg_8:inst2                                             ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst17|Reg_8:inst3                                             ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst17|Reg_8:inst                                              ; work         ;
;       |Reg_32:inst18|                        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst18                                                         ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst18|Reg_8:inst1                                             ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst18|Reg_8:inst2                                             ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst18|Reg_8:inst3                                             ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst18|Reg_8:inst                                              ; work         ;
;       |Reg_32:inst19|                        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst19                                                         ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst19|Reg_8:inst1                                             ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst19|Reg_8:inst2                                             ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst19|Reg_8:inst3                                             ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst19|Reg_8:inst                                              ; work         ;
;       |Reg_32:inst1|                         ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst1                                                          ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst1|Reg_8:inst1                                              ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst1|Reg_8:inst2                                              ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst1|Reg_8:inst3                                              ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst1|Reg_8:inst                                               ; work         ;
;       |Reg_32:inst20|                        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst20                                                         ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst20|Reg_8:inst1                                             ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst20|Reg_8:inst2                                             ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst20|Reg_8:inst3                                             ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst20|Reg_8:inst                                              ; work         ;
;       |Reg_32:inst21|                        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst21                                                         ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst21|Reg_8:inst1                                             ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst21|Reg_8:inst2                                             ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst21|Reg_8:inst3                                             ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst21|Reg_8:inst                                              ; work         ;
;       |Reg_32:inst22|                        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst22                                                         ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst22|Reg_8:inst1                                             ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst22|Reg_8:inst2                                             ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst22|Reg_8:inst3                                             ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst22|Reg_8:inst                                              ; work         ;
;       |Reg_32:inst23|                        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst23                                                         ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst23|Reg_8:inst1                                             ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst23|Reg_8:inst2                                             ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst23|Reg_8:inst3                                             ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst23|Reg_8:inst                                              ; work         ;
;       |Reg_32:inst24|                        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst24                                                         ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst24|Reg_8:inst1                                             ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst24|Reg_8:inst2                                             ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst24|Reg_8:inst3                                             ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst24|Reg_8:inst                                              ; work         ;
;       |Reg_32:inst25|                        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst25                                                         ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst25|Reg_8:inst1                                             ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst25|Reg_8:inst2                                             ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst25|Reg_8:inst3                                             ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst25|Reg_8:inst                                              ; work         ;
;       |Reg_32:inst26|                        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst26                                                         ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst26|Reg_8:inst1                                             ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst26|Reg_8:inst2                                             ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst26|Reg_8:inst3                                             ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst26|Reg_8:inst                                              ; work         ;
;       |Reg_32:inst27|                        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst27                                                         ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst27|Reg_8:inst1                                             ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst27|Reg_8:inst2                                             ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst27|Reg_8:inst3                                             ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst27|Reg_8:inst                                              ; work         ;
;       |Reg_32:inst28|                        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst28                                                         ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst28|Reg_8:inst1                                             ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst28|Reg_8:inst2                                             ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst28|Reg_8:inst3                                             ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst28|Reg_8:inst                                              ; work         ;
;       |Reg_32:inst29|                        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst29                                                         ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst29|Reg_8:inst1                                             ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst29|Reg_8:inst2                                             ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst29|Reg_8:inst3                                             ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst29|Reg_8:inst                                              ; work         ;
;       |Reg_32:inst2|                         ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst2                                                          ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst2|Reg_8:inst1                                              ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst2|Reg_8:inst2                                              ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst2|Reg_8:inst3                                              ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst2|Reg_8:inst                                               ; work         ;
;       |Reg_32:inst30|                        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst30                                                         ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst30|Reg_8:inst1                                             ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst30|Reg_8:inst2                                             ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst30|Reg_8:inst3                                             ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst30|Reg_8:inst                                              ; work         ;
;       |Reg_32:inst31|                        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst31                                                         ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst31|Reg_8:inst1                                             ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst31|Reg_8:inst2                                             ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst31|Reg_8:inst3                                             ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst31|Reg_8:inst                                              ; work         ;
;       |Reg_32:inst3|                         ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst3                                                          ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst3|Reg_8:inst1                                              ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst3|Reg_8:inst2                                              ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst3|Reg_8:inst3                                              ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst3|Reg_8:inst                                               ; work         ;
;       |Reg_32:inst4|                         ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst4                                                          ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst4|Reg_8:inst1                                              ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst4|Reg_8:inst2                                              ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst4|Reg_8:inst3                                              ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst4|Reg_8:inst                                               ; work         ;
;       |Reg_32:inst5|                         ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst5                                                          ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst5|Reg_8:inst1                                              ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst5|Reg_8:inst2                                              ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst5|Reg_8:inst3                                              ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst5|Reg_8:inst                                               ; work         ;
;       |Reg_32:inst6|                         ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst6                                                          ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst6|Reg_8:inst1                                              ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst6|Reg_8:inst2                                              ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst6|Reg_8:inst3                                              ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst6|Reg_8:inst                                               ; work         ;
;       |Reg_32:inst7|                         ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst7                                                          ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst7|Reg_8:inst1                                              ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst7|Reg_8:inst2                                              ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst7|Reg_8:inst3                                              ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst7|Reg_8:inst                                               ; work         ;
;       |Reg_32:inst8|                         ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst8                                                          ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst8|Reg_8:inst1                                              ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst8|Reg_8:inst2                                              ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst8|Reg_8:inst3                                              ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst8|Reg_8:inst                                               ; work         ;
;       |Reg_32:inst9|                         ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst9                                                          ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst9|Reg_8:inst1                                              ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst9|Reg_8:inst2                                              ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst9|Reg_8:inst3                                              ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst9|Reg_8:inst                                               ; work         ;
;       |Reg_32:inst|                          ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst                                                           ; work         ;
;          |Reg_8:inst1|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst|Reg_8:inst1                                               ; work         ;
;          |Reg_8:inst2|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst|Reg_8:inst2                                               ; work         ;
;          |Reg_8:inst3|                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst|Reg_8:inst3                                               ; work         ;
;          |Reg_8:inst|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|Reg_32:inst|Reg_8:inst                                                ; work         ;
;       |lpm_mux0:inst66|                      ; 770 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|lpm_mux0:inst66                                                       ; work         ;
;          |lpm_mux:LPM_MUX_component|         ; 770 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|lpm_mux0:inst66|lpm_mux:LPM_MUX_component                             ; work         ;
;             |mux_9tc:auto_generated|         ; 770 (770)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|lpm_mux0:inst66|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated      ; work         ;
;       |lpm_mux0:inst67|                      ; 763 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|lpm_mux0:inst67                                                       ; work         ;
;          |lpm_mux:LPM_MUX_component|         ; 763 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|lpm_mux0:inst67|lpm_mux:LPM_MUX_component                             ; work         ;
;             |mux_9tc:auto_generated|         ; 763 (763)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Reg_Group_32:inst13|lpm_mux0:inst67|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated      ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-----------+
; Name                                                                                               ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF       ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-----------+
; RAM_Data:inst17|Ram:inst|altsyncram:altsyncram_component|altsyncram_mef1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; None      ;
; ROM_INS:inst15|Rom:inst|altsyncram:altsyncram_component|altsyncram_q391:auto_generated|ALTSYNCRAM  ; AUTO ; ROM         ; 256          ; 32           ; --           ; --           ; 8192 ; Test6.mif ;
+----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                              ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                          ; IP Include File                         ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------------------------------+
; Altera ; LPM_ADD_SUB  ; 13.1    ; N/A          ; N/A          ; |CPU|PC:inst9|lpm_add_sub1:inst1         ; E:/HardwareProject/myCPU/lpm_add_sub1.v ;
; Altera ; LPM_MUX      ; 13.1    ; N/A          ; N/A          ; |CPU|PC:inst9|lpm_mux3:inst3             ; E:/HardwareProject/myCPU/lpm_mux3.v     ;
; Altera ; LPM_MUX      ; 13.1    ; N/A          ; N/A          ; |CPU|Reg_Group_32:inst13|lpm_mux0:inst66 ; E:/HardwareProject/myCPU/lpm_mux0.v     ;
; Altera ; LPM_MUX      ; 13.1    ; N/A          ; N/A          ; |CPU|Reg_Group_32:inst13|lpm_mux0:inst67 ; E:/HardwareProject/myCPU/lpm_mux0.v     ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |CPU|ROM_INS:inst15|Rom:inst             ; E:/HardwareProject/myCPU/Rom.v          ;
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |CPU|RAM_Data:inst17|Ram:inst            ; E:/HardwareProject/myCPU/Ram.v          ;
; Altera ; LPM_MUX      ; 13.1    ; N/A          ; N/A          ; |CPU|MUX_3:inst19|lpm_mux4:inst          ; E:/HardwareProject/myCPU/lpm_mux4.v     ;
; Altera ; LPM_MUX      ; 13.1    ; N/A          ; N/A          ; |CPU|MUX_5:inst20|lpm_mux2:inst          ; E:/HardwareProject/myCPU/lpm_mux2.v     ;
; Altera ; LPM_ADD_SUB  ; 13.1    ; N/A          ; N/A          ; |CPU|ALU:inst21|lpm_add_sub0:inst        ; E:/HardwareProject/myCPU/lpm_add_sub0.v ;
; Altera ; LPM_MUX      ; 13.1    ; N/A          ; N/A          ; |CPU|MUX_32:inst22|lpm_mux1:inst         ; E:/HardwareProject/myCPU/lpm_mux1.v     ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------------------------------+


+--------------------------------------------------------------+
; Registers Removed During Synthesis                           ;
+-----------------------------------------+--------------------+
; Register name                           ; Reason for Removal ;
+-----------------------------------------+--------------------+
; PC:inst9|Reg_32:inst|Reg_8:inst1|inst14 ; Lost fanout        ;
; PC:inst9|Reg_32:inst|Reg_8:inst1|inst12 ; Lost fanout        ;
; PC:inst9|Reg_32:inst|Reg_8:inst1|inst10 ; Lost fanout        ;
; PC:inst9|Reg_32:inst|Reg_8:inst1|inst8  ; Lost fanout        ;
; PC:inst9|Reg_32:inst|Reg_8:inst1|inst13 ; Lost fanout        ;
; PC:inst9|Reg_32:inst|Reg_8:inst1|inst11 ; Lost fanout        ;
; PC:inst9|Reg_32:inst|Reg_8:inst1|inst9  ; Lost fanout        ;
; PC:inst9|Reg_32:inst|Reg_8:inst1|inst7  ; Lost fanout        ;
; PC:inst9|Reg_32:inst|Reg_8:inst2|inst14 ; Lost fanout        ;
; PC:inst9|Reg_32:inst|Reg_8:inst2|inst12 ; Lost fanout        ;
; PC:inst9|Reg_32:inst|Reg_8:inst2|inst10 ; Lost fanout        ;
; PC:inst9|Reg_32:inst|Reg_8:inst2|inst8  ; Lost fanout        ;
; PC:inst9|Reg_32:inst|Reg_8:inst2|inst13 ; Lost fanout        ;
; PC:inst9|Reg_32:inst|Reg_8:inst2|inst11 ; Lost fanout        ;
; PC:inst9|Reg_32:inst|Reg_8:inst2|inst9  ; Lost fanout        ;
; PC:inst9|Reg_32:inst|Reg_8:inst2|inst7  ; Lost fanout        ;
; PC:inst9|Reg_32:inst|Reg_8:inst3|inst14 ; Lost fanout        ;
; PC:inst9|Reg_32:inst|Reg_8:inst3|inst12 ; Lost fanout        ;
; PC:inst9|Reg_32:inst|Reg_8:inst3|inst10 ; Lost fanout        ;
; PC:inst9|Reg_32:inst|Reg_8:inst3|inst8  ; Lost fanout        ;
; PC:inst9|Reg_32:inst|Reg_8:inst3|inst13 ; Lost fanout        ;
; PC:inst9|Reg_32:inst|Reg_8:inst3|inst11 ; Lost fanout        ;
; PC:inst9|Reg_32:inst|Reg_8:inst3|inst9  ; Lost fanout        ;
; PC:inst9|Reg_32:inst|Reg_8:inst3|inst7  ; Lost fanout        ;
; Total Number of Removed Registers = 24  ;                    ;
+-----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1032  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1024  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CPU|PC:inst9|Reg_32:inst|Reg_8:inst1|inst11 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |CPU|PC:inst9|Reg_32:inst|Reg_8:inst2|inst11 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_INS:inst15|Rom:inst|altsyncram:altsyncram_component|altsyncram_q391:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_Data:inst17|Ram:inst|altsyncram:altsyncram_component|altsyncram_mef1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_INS:inst15|Rom:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; Test6.mif            ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_q391      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:inst9|lpm_mux3:inst3|lpm_mux:LPM_MUX_component ;
+------------------------+-------------+---------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                    ;
+------------------------+-------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH              ; 32          ; Signed Integer                                          ;
; LPM_SIZE               ; 3           ; Signed Integer                                          ;
; LPM_WIDTHS             ; 2           ; Signed Integer                                          ;
; LPM_PIPELINE           ; 0           ; Untyped                                                 ;
; CBXI_PARAMETER         ; mux_krc     ; Untyped                                                 ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                 ;
+------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:inst9|lpm_add_sub1:inst1|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+---------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                ;
+------------------------+-------------+---------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                             ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                             ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                             ;
; LPM_PIPELINE           ; 0           ; Untyped                                                             ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                             ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                             ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                             ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                             ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                  ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                             ;
; USE_WYS                ; OFF         ; Untyped                                                             ;
; STYLE                  ; FAST        ; Untyped                                                             ;
; CBXI_PARAMETER         ; add_sub_msh ; Untyped                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                      ;
+------------------------+-------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_Group_32:inst13|lpm_mux0:inst66|lpm_mux:LPM_MUX_component ;
+------------------------+-------------+---------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                ;
+------------------------+-------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                      ;
; LPM_WIDTH              ; 32          ; Signed Integer                                                      ;
; LPM_SIZE               ; 32          ; Signed Integer                                                      ;
; LPM_WIDTHS             ; 5           ; Signed Integer                                                      ;
; LPM_PIPELINE           ; 0           ; Untyped                                                             ;
; CBXI_PARAMETER         ; mux_9tc     ; Untyped                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                             ;
+------------------------+-------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg_Group_32:inst13|lpm_mux0:inst67|lpm_mux:LPM_MUX_component ;
+------------------------+-------------+---------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                ;
+------------------------+-------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                      ;
; LPM_WIDTH              ; 32          ; Signed Integer                                                      ;
; LPM_SIZE               ; 32          ; Signed Integer                                                      ;
; LPM_WIDTHS             ; 5           ; Signed Integer                                                      ;
; LPM_PIPELINE           ; 0           ; Untyped                                                             ;
; CBXI_PARAMETER         ; mux_9tc     ; Untyped                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                             ;
+------------------------+-------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX_3:inst19|lpm_mux4:inst|lpm_mux:LPM_MUX_component ;
+------------------------+-------------+------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                       ;
+------------------------+-------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                             ;
; LPM_WIDTH              ; 32          ; Signed Integer                                             ;
; LPM_SIZE               ; 4           ; Signed Integer                                             ;
; LPM_WIDTHS             ; 2           ; Signed Integer                                             ;
; LPM_PIPELINE           ; 0           ; Untyped                                                    ;
; CBXI_PARAMETER         ; mux_lrc     ; Untyped                                                    ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                    ;
+------------------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst21|lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+----------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                              ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                              ;
; LPM_PIPELINE           ; 0           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                   ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                              ;
; STYLE                  ; FAST        ; Untyped                                                              ;
; CBXI_PARAMETER         ; add_sub_ich ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                       ;
+------------------------+-------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX_32:inst22|lpm_mux1:inst|lpm_mux:LPM_MUX_component ;
+------------------------+-------------+-------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                        ;
+------------------------+-------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                              ;
; LPM_WIDTH              ; 32          ; Signed Integer                                              ;
; LPM_SIZE               ; 2           ; Signed Integer                                              ;
; LPM_WIDTHS             ; 1           ; Signed Integer                                              ;
; LPM_PIPELINE           ; 0           ; Untyped                                                     ;
; CBXI_PARAMETER         ; mux_irc     ; Untyped                                                     ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                     ;
+------------------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_Data:inst17|Ram:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_mef1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX_5:inst20|lpm_mux2:inst|lpm_mux:LPM_MUX_component ;
+------------------------+-------------+------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                       ;
+------------------------+-------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                             ;
; LPM_WIDTH              ; 5           ; Signed Integer                                             ;
; LPM_SIZE               ; 2           ; Signed Integer                                             ;
; LPM_WIDTHS             ; 1           ; Signed Integer                                             ;
; LPM_PIPELINE           ; 0           ; Untyped                                                    ;
; CBXI_PARAMETER         ; mux_2qc     ; Untyped                                                    ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                    ;
+------------------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 2                                                        ;
; Entity Instance                           ; ROM_INS:inst15|Rom:inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                      ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 256                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                   ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; RAM_Data:inst17|Ram:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 256                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                   ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Nov 10 23:09:45 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cpu.bdf
    Info (12023): Found entity 1: CPU
Info (12021): Found 1 design units, including 1 entities, in source file reg_32.bdf
    Info (12023): Found entity 1: Reg_32
Info (12021): Found 1 design units, including 1 entities, in source file reg_8.bdf
    Info (12023): Found entity 1: Reg_8
Info (12021): Found 1 design units, including 1 entities, in source file reg_group_32.bdf
    Info (12023): Found entity 1: Reg_Group_32
Warning (12019): Can't analyze file -- file Decoder_32.bdf is missing
Warning (12019): Can't analyze file -- file Decoder_5to32.vhd is missing
Warning (12019): Can't analyze file -- file mux41_a.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file decoder32.v
    Info (12023): Found entity 1: Decoder32
Info (12021): Found 1 design units, including 1 entities, in source file lpm_mux0.v
    Info (12023): Found entity 1: lpm_mux0
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: Rom
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: Ram
Info (12021): Found 1 design units, including 1 entities, in source file lpm_add_sub0.v
    Info (12023): Found entity 1: lpm_add_sub0
Info (12021): Found 1 design units, including 1 entities, in source file alu.bdf
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file lpm_mux1.v
    Info (12023): Found entity 1: lpm_mux1
Warning (12019): Can't analyze file -- file MUX.bdf is missing
Warning (12019): Can't analyze file -- file ROM.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file rom_ins.bdf
    Info (12023): Found entity 1: ROM_INS
Info (12021): Found 1 design units, including 1 entities, in source file ram_data.bdf
    Info (12023): Found entity 1: RAM_Data
Info (12021): Found 1 design units, including 1 entities, in source file mux_32.bdf
    Info (12023): Found entity 1: MUX_32
Info (12021): Found 1 design units, including 1 entities, in source file lpm_mux2.v
    Info (12023): Found entity 1: lpm_mux2
Info (12021): Found 1 design units, including 1 entities, in source file mux_5.bdf
    Info (12023): Found entity 1: MUX_5
Info (12021): Found 1 design units, including 1 entities, in source file 16extend32_signed.bdf
    Info (12023): Found entity 1: 16extend32_signed
Info (12021): Found 1 design units, including 1 entities, in source file 26extend32_signed.bdf
    Info (12023): Found entity 1: 26extend32_signed
Info (12021): Found 1 design units, including 1 entities, in source file lpm_add_sub1.v
    Info (12023): Found entity 1: lpm_add_sub1
Info (12021): Found 1 design units, including 1 entities, in source file lpm_mux3.v
    Info (12023): Found entity 1: lpm_mux3
Info (12021): Found 1 design units, including 1 entities, in source file pc.bdf
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file controller.bdf
    Info (12023): Found entity 1: Controller
Info (12021): Found 1 design units, including 1 entities, in source file pcsource.bdf
    Info (12023): Found entity 1: PCSource
Info (12021): Found 1 design units, including 1 entities, in source file regdst.bdf
    Info (12023): Found entity 1: RegDst
Info (12021): Found 1 design units, including 1 entities, in source file alusrcb.bdf
    Info (12023): Found entity 1: ALUSrcB
Info (12021): Found 1 design units, including 1 entities, in source file aluop.bdf
    Info (12023): Found entity 1: ALUOp
Info (12021): Found 1 design units, including 1 entities, in source file memtoreg.bdf
    Info (12023): Found entity 1: MemToReg
Info (12021): Found 1 design units, including 1 entities, in source file memwrite.bdf
    Info (12023): Found entity 1: Memwrite
Info (12021): Found 1 design units, including 1 entities, in source file clear.bdf
    Info (12023): Found entity 1: Clear
Info (12021): Found 1 design units, including 1 entities, in source file regwrite.bdf
    Info (12023): Found entity 1: RegWrite
Info (12021): Found 1 design units, including 1 entities, in source file 26extend32.bdf
    Info (12023): Found entity 1: 26extend32
Info (12021): Found 1 design units, including 1 entities, in source file lpm_mux4.v
    Info (12023): Found entity 1: lpm_mux4
Info (12021): Found 1 design units, including 1 entities, in source file mux_3.bdf
    Info (12023): Found entity 1: MUX_3
Info (12021): Found 1 design units, including 1 entities, in source file 16extend32.bdf
    Info (12023): Found entity 1: 16extend32
Info (12021): Found 1 design units, including 1 entities, in source file ledhex.v
    Info (12023): Found entity 1: LEDHex
Info (12021): Found 1 design units, including 1 entities, in source file comp32.v
    Info (12023): Found entity 1: Comp32
Info (12021): Found 1 design units, including 1 entities, in source file branch.bdf
    Info (12023): Found entity 1: Branch
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Warning (275008): Primitive "GND" of instance "inst5" not used
Info (12128): Elaborating entity "Controller" for hierarchy "Controller:inst10"
Info (12128): Elaborating entity "PCSource" for hierarchy "Controller:inst10|PCSource:inst"
Info (12128): Elaborating entity "RegDst" for hierarchy "Controller:inst10|RegDst:inst1"
Info (12128): Elaborating entity "ALUSrcB" for hierarchy "Controller:inst10|ALUSrcB:inst2"
Info (12128): Elaborating entity "ALUOp" for hierarchy "Controller:inst10|ALUOp:inst3"
Info (12128): Elaborating entity "Clear" for hierarchy "Controller:inst10|Clear:inst4"
Info (12128): Elaborating entity "MemToReg" for hierarchy "Controller:inst10|MemToReg:inst16"
Info (12128): Elaborating entity "Memwrite" for hierarchy "Controller:inst10|Memwrite:inst17"
Info (12128): Elaborating entity "RegWrite" for hierarchy "Controller:inst10|RegWrite:inst10"
Info (12128): Elaborating entity "Branch" for hierarchy "Controller:inst10|Branch:inst5"
Info (12128): Elaborating entity "ROM_INS" for hierarchy "ROM_INS:inst15"
Info (12128): Elaborating entity "Rom" for hierarchy "ROM_INS:inst15|Rom:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_INS:inst15|Rom:inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ROM_INS:inst15|Rom:inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ROM_INS:inst15|Rom:inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Test6.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q391.tdf
    Info (12023): Found entity 1: altsyncram_q391
Info (12128): Elaborating entity "altsyncram_q391" for hierarchy "ROM_INS:inst15|Rom:inst|altsyncram:altsyncram_component|altsyncram_q391:auto_generated"
Info (12128): Elaborating entity "PC" for hierarchy "PC:inst9"
Info (12128): Elaborating entity "Reg_32" for hierarchy "PC:inst9|Reg_32:inst"
Info (12128): Elaborating entity "Reg_8" for hierarchy "PC:inst9|Reg_32:inst|Reg_8:inst"
Info (12128): Elaborating entity "lpm_mux3" for hierarchy "PC:inst9|lpm_mux3:inst3"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "PC:inst9|lpm_mux3:inst3|lpm_mux:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "PC:inst9|lpm_mux3:inst3|lpm_mux:LPM_MUX_component"
Info (12133): Instantiated megafunction "PC:inst9|lpm_mux3:inst3|lpm_mux:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "3"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widths" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_krc.tdf
    Info (12023): Found entity 1: mux_krc
Info (12128): Elaborating entity "mux_krc" for hierarchy "PC:inst9|lpm_mux3:inst3|lpm_mux:LPM_MUX_component|mux_krc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub1" for hierarchy "PC:inst9|lpm_add_sub1:inst1"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "PC:inst9|lpm_add_sub1:inst1|lpm_add_sub:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "PC:inst9|lpm_add_sub1:inst1|lpm_add_sub:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "PC:inst9|lpm_add_sub1:inst1|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_msh.tdf
    Info (12023): Found entity 1: add_sub_msh
Info (12128): Elaborating entity "add_sub_msh" for hierarchy "PC:inst9|lpm_add_sub1:inst1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_msh:auto_generated"
Info (12128): Elaborating entity "Comp32" for hierarchy "Comp32:inst6"
Warning (10230): Verilog HDL assignment warning at Comp32.v(6): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Comp32.v(7): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Comp32.v(8): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "Reg_Group_32" for hierarchy "Reg_Group_32:inst13"
Info (12128): Elaborating entity "lpm_mux0" for hierarchy "Reg_Group_32:inst13|lpm_mux0:inst66"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "Reg_Group_32:inst13|lpm_mux0:inst66|lpm_mux:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "Reg_Group_32:inst13|lpm_mux0:inst66|lpm_mux:LPM_MUX_component"
Info (12133): Instantiated megafunction "Reg_Group_32:inst13|lpm_mux0:inst66|lpm_mux:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "32"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widths" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9tc.tdf
    Info (12023): Found entity 1: mux_9tc
Info (12128): Elaborating entity "mux_9tc" for hierarchy "Reg_Group_32:inst13|lpm_mux0:inst66|lpm_mux:LPM_MUX_component|mux_9tc:auto_generated"
Info (12128): Elaborating entity "Decoder32" for hierarchy "Reg_Group_32:inst13|Decoder32:inst33"
Warning (10235): Verilog HDL Always Construct warning at Decoder32.v(12): variable "en" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "MUX_3" for hierarchy "MUX_3:inst19"
Info (12128): Elaborating entity "lpm_mux4" for hierarchy "MUX_3:inst19|lpm_mux4:inst"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "MUX_3:inst19|lpm_mux4:inst|lpm_mux:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "MUX_3:inst19|lpm_mux4:inst|lpm_mux:LPM_MUX_component"
Info (12133): Instantiated megafunction "MUX_3:inst19|lpm_mux4:inst|lpm_mux:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widths" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lrc.tdf
    Info (12023): Found entity 1: mux_lrc
Info (12128): Elaborating entity "mux_lrc" for hierarchy "MUX_3:inst19|lpm_mux4:inst|lpm_mux:LPM_MUX_component|mux_lrc:auto_generated"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst21"
Info (12128): Elaborating entity "lpm_add_sub0" for hierarchy "ALU:inst21|lpm_add_sub0:inst"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "ALU:inst21|lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "ALU:inst21|lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "ALU:inst21|lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ich.tdf
    Info (12023): Found entity 1: add_sub_ich
Info (12128): Elaborating entity "add_sub_ich" for hierarchy "ALU:inst21|lpm_add_sub0:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ich:auto_generated"
Info (12128): Elaborating entity "MUX_32" for hierarchy "MUX_32:inst22"
Info (12128): Elaborating entity "lpm_mux1" for hierarchy "MUX_32:inst22|lpm_mux1:inst"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "MUX_32:inst22|lpm_mux1:inst|lpm_mux:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "MUX_32:inst22|lpm_mux1:inst|lpm_mux:LPM_MUX_component"
Info (12133): Instantiated megafunction "MUX_32:inst22|lpm_mux1:inst|lpm_mux:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_irc.tdf
    Info (12023): Found entity 1: mux_irc
Info (12128): Elaborating entity "mux_irc" for hierarchy "MUX_32:inst22|lpm_mux1:inst|lpm_mux:LPM_MUX_component|mux_irc:auto_generated"
Info (12128): Elaborating entity "16extend32" for hierarchy "16extend32:inst23"
Info (12128): Elaborating entity "16extend32_signed" for hierarchy "16extend32:inst23|16extend32_signed:inst"
Info (12128): Elaborating entity "RAM_Data" for hierarchy "RAM_Data:inst17"
Info (12128): Elaborating entity "Ram" for hierarchy "RAM_Data:inst17|Ram:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_Data:inst17|Ram:inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "RAM_Data:inst17|Ram:inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "RAM_Data:inst17|Ram:inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mef1.tdf
    Info (12023): Found entity 1: altsyncram_mef1
Info (12128): Elaborating entity "altsyncram_mef1" for hierarchy "RAM_Data:inst17|Ram:inst|altsyncram:altsyncram_component|altsyncram_mef1:auto_generated"
Info (12128): Elaborating entity "MUX_5" for hierarchy "MUX_5:inst20"
Info (12128): Elaborating entity "lpm_mux2" for hierarchy "MUX_5:inst20|lpm_mux2:inst"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "MUX_5:inst20|lpm_mux2:inst|lpm_mux:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "MUX_5:inst20|lpm_mux2:inst|lpm_mux:LPM_MUX_component"
Info (12133): Instantiated megafunction "MUX_5:inst20|lpm_mux2:inst|lpm_mux:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "5"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2qc.tdf
    Info (12023): Found entity 1: mux_2qc
Info (12128): Elaborating entity "mux_2qc" for hierarchy "MUX_5:inst20|lpm_mux2:inst|lpm_mux:LPM_MUX_component|mux_2qc:auto_generated"
Info (12128): Elaborating entity "26extend32" for hierarchy "26extend32:inst"
Info (12128): Elaborating entity "26extend32_signed" for hierarchy "26extend32:inst|26extend32_signed:inst"
Info (12128): Elaborating entity "LEDHex" for hierarchy "LEDHex:inst4"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "Reg_Group_32:inst13|Decoder32:inst33|Ram0" is uninferred due to asynchronous read logic
Info (286030): Timing-Driven Synthesis is running
Info (17049): 24 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3021 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 165 output pins
    Info (21061): Implemented 2791 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4730 megabytes
    Info: Processing ended: Fri Nov 10 23:09:54 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:07


