INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Murat/Desktop/k/101100101detector/101100101detector.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
