/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [16:0] _02_;
  wire [16:0] _03_;
  wire [7:0] _04_;
  wire [8:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [19:0] celloutsig_0_11z;
  wire [14:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_22z;
  wire [11:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_38z;
  wire celloutsig_0_44z;
  wire [6:0] celloutsig_0_45z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [15:0] celloutsig_0_6z;
  wire [16:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = !(celloutsig_1_4z ? celloutsig_1_2z : celloutsig_1_3z[5]);
  assign celloutsig_1_1z = in_data[186] | ~(in_data[127]);
  assign celloutsig_1_4z = celloutsig_1_1z | in_data[127];
  assign celloutsig_1_16z = celloutsig_1_9z[0] ^ celloutsig_1_9z[1];
  assign celloutsig_0_9z = celloutsig_0_5z ^ celloutsig_0_0z[6];
  assign celloutsig_1_18z = ~(celloutsig_1_4z ^ _01_);
  assign celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_6z } + { _03_[16:15], celloutsig_0_4z[5:2], celloutsig_0_4z[2], celloutsig_0_4z[2], celloutsig_0_0z };
  assign celloutsig_0_25z = { celloutsig_0_22z[7:5], celloutsig_0_9z, celloutsig_0_22z } + { celloutsig_0_5z, celloutsig_0_20z };
  reg [3:0] _13_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _13_ <= 4'h0;
    else _13_ <= in_data[115:112];
  assign { _02_[7:5], _01_ } = _13_;
  reg [7:0] _14_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _14_ <= 8'h00;
    else _14_ <= { celloutsig_0_1z[7:1], celloutsig_0_2z };
  assign { _04_[7:3], _00_, _03_[16:15] } = _14_;
  assign celloutsig_0_45z = celloutsig_0_1z[9:3] & { celloutsig_0_25z[10:5], celloutsig_0_38z };
  assign celloutsig_0_10z = { _04_[7:3], _00_, _03_[16:15] } & celloutsig_0_1z[8:1];
  assign celloutsig_0_11z = { in_data[80:78], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_4z[5:2], celloutsig_0_4z[2], celloutsig_0_4z[2], celloutsig_0_2z } & { celloutsig_0_7z[12:9], celloutsig_0_6z };
  assign celloutsig_0_12z = celloutsig_0_11z[16:2] & celloutsig_0_6z[15:1];
  assign celloutsig_0_38z = celloutsig_0_7z[12:5] == celloutsig_0_10z;
  assign celloutsig_1_8z = { in_data[110], celloutsig_1_6z, celloutsig_1_2z } > { celloutsig_1_3z[3:2], celloutsig_1_5z };
  assign celloutsig_1_2z = { in_data[183:181], _02_[7:5], _01_ } <= in_data[116:110];
  assign celloutsig_0_5z = { celloutsig_0_1z[0], celloutsig_0_1z } <= in_data[25:15];
  assign celloutsig_0_8z = in_data[39:35] <= _04_[7:3];
  assign celloutsig_0_2z = celloutsig_0_1z[3] & ~(in_data[14]);
  assign celloutsig_0_0z = ~ in_data[17:9];
  assign celloutsig_1_3z = ~ { in_data[187:180], celloutsig_1_2z };
  assign celloutsig_0_20z = ~ { in_data[30:21], celloutsig_0_5z };
  assign celloutsig_0_44z = ~^ celloutsig_0_6z[13:6];
  assign celloutsig_1_6z = ^ { in_data[166:145], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_12z = ^ in_data[110:96];
  assign celloutsig_1_19z = ^ { _02_[5], celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_9z = { celloutsig_1_3z[2:1], celloutsig_1_8z } >> { celloutsig_1_3z[5], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[67:58] >> in_data[83:74];
  assign celloutsig_0_22z = celloutsig_0_10z >> celloutsig_0_12z[13:6];
  assign celloutsig_0_6z = { celloutsig_0_1z[8:2], celloutsig_0_5z, _04_[7:3], _00_, _03_[16:15] } - { _04_[7:3], _00_, _03_[16], celloutsig_0_2z, _04_[7:3], _00_, _03_[16:15] };
  assign celloutsig_0_4z[5:2] = ~ { _04_[4:3], _00_, celloutsig_0_2z };
  assign { _02_[16:14], _02_[11:8], _02_[4], _02_[2:0] } = { celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_9z, _01_, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z };
  assign _03_[14:0] = { celloutsig_0_4z[5:2], celloutsig_0_4z[2], celloutsig_0_4z[2], celloutsig_0_0z };
  assign _04_[2:0] = { _00_, _03_[16:15] };
  assign celloutsig_0_4z[1:0] = { celloutsig_0_4z[2], celloutsig_0_4z[2] };
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
