
---------- Begin Simulation Statistics ----------
final_tick                                13986539500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 247902                       # Simulator instruction rate (inst/s)
host_mem_usage                                4478924                       # Number of bytes of host memory used
host_op_rate                                   428157                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    53.39                       # Real time elapsed on the host
host_tick_rate                              261959323                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13235992                       # Number of instructions simulated
sim_ops                                      22860170                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013987                       # Number of seconds simulated
sim_ticks                                 13986539500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     90                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.797308                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2872024                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157456                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2426                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003171                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1718                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5045004                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.357487                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443256                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          201                       # TLB misses on write requests
system.cpu0.numCycles                        27973079                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22928075                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               82                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              274                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                16                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             93                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              77                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    274                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           58                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    3235992                       # Number of instructions committed
system.cpu1.committedOps                      5932239                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              8.644360                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1518737                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     791559                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        11292                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     405863                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          454                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       17171288                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.115682                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1416001                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          591                       # TLB misses on write requests
system.cpu1.numCycles                        27973079                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              76006      1.28%      1.28% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4688802     79.04%     80.32% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   122      0.00%     80.32% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                  44052      0.74%     81.07% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                 4810      0.08%     81.15% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.15% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2064      0.03%     81.18% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.18% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.18% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.18% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.18% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.18% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  7336      0.12%     81.30% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     81.30% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 18230      0.31%     81.61% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     81.61% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 16114      0.27%     81.88% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                12006      0.20%     82.09% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     82.09% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     82.09% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                2208      0.04%     82.12% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     82.12% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     82.12% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     82.12% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd               65      0.00%     82.12% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     82.12% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     82.12% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt              922      0.02%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              68      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     82.14% # Class of committed instruction
system.cpu1.op_class_0::MemRead                636521     10.73%     92.87% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               370059      6.24%     99.11% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31461      0.53%     99.64% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           21387      0.36%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 5932239                       # Class of committed instruction
system.cpu1.tickCycles                       10801791                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   82                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       105950                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        212925                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       673913                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         9238                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1347890                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           9238                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              83781                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        24686                       # Transaction distribution
system.membus.trans_dist::CleanEvict            81264                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23194                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23194                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         83781                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       319900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       319900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 319900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8426304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8426304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8426304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            106975                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  106975    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              106975                       # Request fanout histogram
system.membus.reqLayer4.occupancy           336743000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          576484750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13986539500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429346                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429346                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429346                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429346                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13863                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13863                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13863                       # number of overall misses
system.cpu0.icache.overall_misses::total        13863                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    320500500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    320500500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    320500500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    320500500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443209                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443209                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443209                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443209                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005674                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005674                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005674                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005674                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23119.130058                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23119.130058                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23119.130058                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23119.130058                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13847                       # number of writebacks
system.cpu0.icache.writebacks::total            13847                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13863                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13863                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13863                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13863                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    306637500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    306637500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    306637500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    306637500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005674                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005674                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005674                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005674                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22119.130058                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22119.130058                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22119.130058                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22119.130058                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13847                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429346                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429346                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13863                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13863                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    320500500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    320500500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443209                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443209                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005674                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005674                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23119.130058                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23119.130058                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13863                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13863                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    306637500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    306637500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005674                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005674                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22119.130058                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22119.130058                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13986539500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999031                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443209                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13863                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           176.239559                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999031                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19559535                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19559535                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13986539500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13986539500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13986539500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13986539500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13986539500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13986539500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861339                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861339                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5861673                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5861673                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226602                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226602                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       233659                       # number of overall misses
system.cpu0.dcache.overall_misses::total       233659                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4080422992                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4080422992                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4080422992                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4080422992                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087941                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087941                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095332                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095332                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037221                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037221                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038334                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038334                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 18007.003433                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18007.003433                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 17463.153536                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17463.153536                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         3094                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    64.458333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        61482                       # number of writebacks
system.cpu0.dcache.writebacks::total            61482                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8984                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8984                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8984                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8984                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217618                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217618                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221361                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221361                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3618208500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3618208500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   3915839500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3915839500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035746                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035746                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036316                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036316                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16626.421068                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16626.421068                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17689.834704                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17689.834704                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221345                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983159                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983159                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163093                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163093                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2414210000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2414210000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146252                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146252                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039335                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039335                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14802.658606                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14802.658606                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          472                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          472                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162621                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162621                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2229639000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2229639000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039221                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039221                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13710.646227                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13710.646227                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878180                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878180                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63509                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63509                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1666212992                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1666212992                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032708                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032708                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26235.856209                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26235.856209                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8512                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8512                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        54997                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        54997                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1388569500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1388569500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028324                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028324                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25248.095351                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25248.095351                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          334                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          334                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         7057                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         7057                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.954810                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.954810                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    297631000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    297631000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 79516.697836                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 79516.697836                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13986539500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998947                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6083034                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221361                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.480152                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998947                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48984017                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48984017                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13986539500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  13986539500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13986539500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1160658                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1160658                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1160658                       # number of overall hits
system.cpu1.icache.overall_hits::total        1160658                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       255188                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        255188                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       255188                       # number of overall misses
system.cpu1.icache.overall_misses::total       255188                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   5563815000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   5563815000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   5563815000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   5563815000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1415846                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1415846                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1415846                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1415846                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.180237                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.180237                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.180237                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.180237                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 21802.808126                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21802.808126                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 21802.808126                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21802.808126                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       255172                       # number of writebacks
system.cpu1.icache.writebacks::total           255172                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       255188                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       255188                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       255188                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       255188                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   5308627000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   5308627000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   5308627000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   5308627000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.180237                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.180237                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.180237                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.180237                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 20802.808126                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20802.808126                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 20802.808126                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20802.808126                       # average overall mshr miss latency
system.cpu1.icache.replacements                255172                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1160658                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1160658                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       255188                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       255188                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   5563815000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   5563815000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1415846                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1415846                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.180237                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.180237                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 21802.808126                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21802.808126                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       255188                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       255188                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   5308627000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   5308627000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.180237                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.180237                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 20802.808126                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20802.808126                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13986539500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998994                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1415846                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           255188                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             5.548247                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998994                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11581956                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11581956                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13986539500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13986539500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13986539500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13986539500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13986539500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13986539500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data       929005                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          929005                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data       929479                       # number of overall hits
system.cpu1.dcache.overall_hits::total         929479                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226091                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226091                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       226683                       # number of overall misses
system.cpu1.dcache.overall_misses::total       226683                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   8321872000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8321872000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   8321872000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8321872000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1155096                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1155096                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1156162                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1156162                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.195734                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.195734                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.196065                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.196065                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 36807.621710                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36807.621710                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 36711.495789                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36711.495789                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        83030                       # number of writebacks
system.cpu1.dcache.writebacks::total            83030                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        43061                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        43061                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        43061                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        43061                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       183030                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       183030                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       183565                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       183565                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   6518769500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6518769500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   6545689000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6545689000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.158454                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.158454                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.158771                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.158771                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 35615.852592                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35615.852592                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 35658.698554                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 35658.698554                       # average overall mshr miss latency
system.cpu1.dcache.replacements                183549                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       625383                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         625383                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       138398                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       138398                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   5233109500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5233109500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       763781                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       763781                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.181201                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.181201                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 37812.031243                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 37812.031243                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         4141                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         4141                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       134257                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       134257                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   4859779500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4859779500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.175779                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.175779                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 36197.587463                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 36197.587463                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       303622                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        303622                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        87693                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        87693                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   3088762500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3088762500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       391315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       391315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.224098                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.224098                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 35222.452191                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35222.452191                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        38920                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        38920                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        48773                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        48773                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1658990000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1658990000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.124639                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.124639                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 34014.516228                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 34014.516228                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          474                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          474                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data          592                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          592                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         1066                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         1066                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.555347                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.555347                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data          535                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          535                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     26919500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     26919500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.501876                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.501876                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 50316.822430                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 50316.822430                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13986539500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999058                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1113044                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           183565                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.063487                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999058                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          9432861                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         9432861                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13986539500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  13986539500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13986539500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11968                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              206473                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              223471                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              125090                       # number of demand (read+write) hits
system.l2.demand_hits::total                   567002                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11968                       # number of overall hits
system.l2.overall_hits::.cpu0.data             206473                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             223471                       # number of overall hits
system.l2.overall_hits::.cpu1.data             125090                       # number of overall hits
system.l2.overall_hits::total                  567002                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1895                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             14888                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             31717                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             58475                       # number of demand (read+write) misses
system.l2.demand_misses::total                 106975                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1895                       # number of overall misses
system.l2.overall_misses::.cpu0.data            14888                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            31717                       # number of overall misses
system.l2.overall_misses::.cpu1.data            58475                       # number of overall misses
system.l2.overall_misses::total                106975                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    155308000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1263345000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2541543000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   4925499500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8885695500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    155308000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1263345000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2541543000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   4925499500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8885695500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13863                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221361                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          255188                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          183565                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               673977                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13863                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221361                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         255188                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         183565                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              673977                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.136695                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.067257                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.124289                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.318552                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.158722                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.136695                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.067257                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.124289                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.318552                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.158722                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81956.728232                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84856.595916                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80131.885109                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84232.569474                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83063.290488                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81956.728232                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84856.595916                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80131.885109                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84232.569474                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83063.290488                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               24686                       # number of writebacks
system.l2.writebacks::total                     24686                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1895                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        14888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        31717                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        58475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            106975                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1895                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        14888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        31717                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        58475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           106975                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    136358000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1114465000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2224373000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   4340749500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7815945500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    136358000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1114465000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2224373000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   4340749500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7815945500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.136695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.067257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.124289                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.318552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.158722                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.136695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.067257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.124289                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.318552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.158722                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71956.728232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74856.595916                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70131.885109                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 74232.569474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73063.290488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71956.728232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74856.595916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70131.885109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 74232.569474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73063.290488                       # average overall mshr miss latency
system.l2.replacements                         107842                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       144512                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           144512                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       144512                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       144512                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       269019                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           269019                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       269019                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       269019                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         7346                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          7346                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            47529                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            33072                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 80601                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7468                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          15726                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               23194                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    659502500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1223019000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1882521500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        54997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        48798                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            103795                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.135789                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.322267                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.223460                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 88310.457954                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 77770.507440                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81164.158834                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7468                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        15726                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          23194                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    584822500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1065759000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1650581500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.135789                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.322267                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.223460                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 78310.457954                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 67770.507440                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71164.158834                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11968                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        223471                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             235439                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1895                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        31717                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            33612                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    155308000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2541543000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2696851000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13863                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       255188                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         269051                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.136695                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.124289                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.124928                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81956.728232                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80131.885109                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80234.767345                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1895                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        31717                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        33612                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    136358000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2224373000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2360731000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.136695                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.124289                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.124928                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71956.728232                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70131.885109                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70234.767345                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       158944                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        92018                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            250962                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7420                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        42749                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           50169                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    603842500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3702480500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4306323000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166364                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       134767                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        301131                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.044601                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.317207                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.166602                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81380.390836                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86609.756953                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85836.333194                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7420                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        42749                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        50169                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    529642500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   3274990500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3804633000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.044601                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.317207                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.166602                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71380.390836                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76609.756953                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75836.333194                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13986539500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1021.647755                       # Cycle average of tags in use
system.l2.tags.total_refs                     1340543                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    108866                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.313698                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     161.441929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       90.325454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      622.901448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       33.429982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      113.548942                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.157658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.088208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.608302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.032646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.110888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997703                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          491                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          250                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10891978                       # Number of tag accesses
system.l2.tags.data_accesses                 10891978                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13986539500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        121280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        952832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2029888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       3742400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6846400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       121280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2029888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2151168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1579904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1579904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          14888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          31717                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          58475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              106975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        24686                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24686                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          8671194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         68124928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        145131539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        267571546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             489499207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      8671194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    145131539                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        153802733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      112958892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112958892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      112958892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         8671194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        68124928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       145131539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       267571546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            602458099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     23712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1895.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     14838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     31717.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     56620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001315438500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1448                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1448                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              235146                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              22263                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      106975                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24686                       # Number of write requests accepted
system.mem_ctrls.readBursts                    106975                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24686                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1905                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   974                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1802                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1463678500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  525350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3433741000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13930.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32680.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    63754                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20469                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                106975                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24686                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        44524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    185.054353                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.372527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   223.047785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22318     50.13%     50.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12726     28.58%     78.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3919      8.80%     87.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1593      3.58%     91.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1222      2.74%     93.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          426      0.96%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          317      0.71%     95.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          227      0.51%     96.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1776      3.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        44524                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      72.451657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.500195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    109.525106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            930     64.23%     64.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           134      9.25%     73.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            68      4.70%     78.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           51      3.52%     81.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           47      3.25%     84.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           40      2.76%     87.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           22      1.52%     89.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           37      2.56%     91.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           30      2.07%     93.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           23      1.59%     95.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           13      0.90%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           19      1.31%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            9      0.62%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            6      0.41%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            5      0.35%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.07%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            6      0.41%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.07%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            2      0.14%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.07%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1448                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1448                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.354972                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.337108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.787578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1192     82.32%     82.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               18      1.24%     83.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              222     15.33%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      0.90%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.14%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1448                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6724480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  121920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1515648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6846400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1579904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       480.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       108.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    489.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13986343500                       # Total gap between requests
system.mem_ctrls.avgGap                     106229.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       121280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       949632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2029888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      3623680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1515648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 8671194.186381841078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 67896136.853579819202                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 145131538.791278570890                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 259083385.136116027832                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 108364760.275406211615                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1895                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        14888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        31717                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        58475                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        24686                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     58611750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    502131500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    923172250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1949825500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 335128102250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30929.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33727.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29106.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     33344.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13575634.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            144513600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             76803210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           373757580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           62989740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1103893440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5998624710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        319357920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8079940200                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        577.694018                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    777289250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    466960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  12742290250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            173423460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             92165370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           376442220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           60630300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1103893440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6089319690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        242983200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8138857680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        581.906459                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    578639750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    466960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12940939750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13986539500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            570182                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       169198                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       269019                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          343538                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           103795                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          103795                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        269051                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       301131                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664067                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       765548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       550679                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2021867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1773440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18101952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     32663040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     17062080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               69600512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          107842                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1579904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           781819                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011817                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.108063                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 772580     98.82%     98.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9239      1.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             781819                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1087476000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         275622448                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         382978606                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332173235                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20805977                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13986539500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
