{
  "design": {
    "design_info": {
      "boundary_crc": "0x217D97A600BE447E",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../vcnet_zybo_20_hw.gen/sources_1/bd/bd_vcnet_1g",
      "name": "bd_vcnet_1g",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_gpio_video": "",
      "axi_iic_0": "",
      "axi_interconnect_gp0": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {
          "auto_cc": ""
        },
        "m07_couplers": {}
      },
      "axi_interconnect_hp0": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": ""
        },
        "s01_couplers": {
          "s01_regslice": ""
        },
        "m00_couplers": {
          "m00_regslice": "",
          "auto_pc": ""
        }
      },
      "axi_mem_intercon": {
        "s00_couplers": {
          "auto_pc": ""
        }
      },
      "axi_vdma_0": "",
      "hdmi_in": {
        "dvi2rgb_0": "",
        "v_vid_in_axi4s_0": "",
        "axis_subset_converter_in": "",
        "v_tc_in": "",
        "xlconstant_0": ""
      },
      "hdmi_out": {
        "v_axi4s_vid_out_0": "",
        "rgb2dvi_1": "",
        "axis_subset_converter_out": "",
        "v_tc_out": "",
        "axi_dynclk_0": "",
        "xlconstant_0": ""
      },
      "proc_sys_reset_0": "",
      "proc_sys_reset_fclk0": "",
      "proc_sys_reset_fclk1": "",
      "processing_system7_0": "",
      "vcnet_get_dma_addr": {
        "axilite_regs_0": "",
        "rx_wrmem_regs_0": ""
      },
      "vcnet_i2c_wdt": {
        "i2c_master_0": "",
        "ps_watchdog_0": "",
        "axilite_regs_1": "",
        "axis_data_fifo_0": "",
        "block_aximaster_0": "",
        "ps_reboot_0": "",
        "system_ila_0": "",
        "i2s_axis_0": "",
        "i2s_sanity_0": "",
        "i2s_sanity_1": "",
        "regs_i2c_master_0": "",
        "reg_i2s_0": ""
      },
      "xlconcat_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "IIC_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "hdmi_in": {
        "mode": "Slave",
        "vlnv_bus_definition": "digilentinc.com:interface:tmds:1.0",
        "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
      },
      "hdmi_in_ddc": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "hdmi_in_hpd": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "hdmi_out": {
        "mode": "Master",
        "vlnv_bus_definition": "digilentinc.com:interface:tmds:1.0",
        "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
      },
      "hdmi_out_ddc": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      }
    },
    "ports": {
      "I2C_SCL_0": {
        "direction": "IO"
      },
      "I2C_SDA_0": {
        "direction": "IO"
      },
      "I2S_BCLK_0": {
        "direction": "I"
      },
      "I2S_DAT_0": {
        "direction": "I"
      },
      "I2S_LR_0": {
        "direction": "I"
      },
      "LED_0": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "axi_gpio_video": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "bd_vcnet_1g_axi_gpio_video_0",
        "xci_path": "ip\\bd_vcnet_1g_axi_gpio_video_0\\bd_vcnet_1g_axi_gpio_video_0.xci",
        "inst_hier_path": "axi_gpio_video",
        "parameters": {
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "xci_name": "bd_vcnet_1g_axi_iic_0_0",
        "xci_path": "ip\\bd_vcnet_1g_axi_iic_0_0\\bd_vcnet_1g_axi_iic_0_0.xci",
        "inst_hier_path": "axi_iic_0",
        "parameters": {
          "IIC_FREQ_KHZ": {
            "value": "400"
          }
        }
      },
      "axi_interconnect_gp0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\bd_vcnet_1g_axi_interconnect_gp0_0\\bd_vcnet_1g_axi_interconnect_gp0_0.xci",
        "inst_hier_path": "axi_interconnect_gp0",
        "xci_name": "bd_vcnet_1g_axi_interconnect_gp0_0",
        "parameters": {
          "NUM_MI": {
            "value": "8"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "bd_vcnet_1g_xbar_0",
            "xci_path": "ip\\bd_vcnet_1g_xbar_0\\bd_vcnet_1g_xbar_0.xci",
            "inst_hier_path": "axi_interconnect_gp0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bd_vcnet_1g_auto_pc_0",
                "xci_path": "ip\\bd_vcnet_1g_auto_pc_0\\bd_vcnet_1g_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect_gp0/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bd_vcnet_1g_auto_cc_0",
                "xci_path": "ip\\bd_vcnet_1g_auto_cc_0\\bd_vcnet_1g_auto_cc_0.xci",
                "inst_hier_path": "axi_interconnect_gp0/m06_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_gp0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_gp0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_gp0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_gp0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_gp0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_gp0": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_axi_interconnect_gp0": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_axi_interconnect_gp0": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_axi_interconnect_gp0": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_gp0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_gp0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_interconnect_hp0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\bd_vcnet_1g_axi_interconnect_hp0_0\\bd_vcnet_1g_axi_interconnect_hp0_0.xci",
        "inst_hier_path": "axi_interconnect_hp0",
        "xci_name": "bd_vcnet_1g_axi_interconnect_hp0_0",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          },
          "S01_HAS_REGSLICE": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "bd_vcnet_1g_xbar_1",
            "xci_path": "ip\\bd_vcnet_1g_xbar_1\\bd_vcnet_1g_xbar_1.xci",
            "inst_hier_path": "axi_interconnect_hp0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "bd_vcnet_1g_s00_regslice_0",
                "xci_path": "ip\\bd_vcnet_1g_s00_regslice_0\\bd_vcnet_1g_s00_regslice_0.xci",
                "inst_hier_path": "axi_interconnect_hp0/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "bd_vcnet_1g_s01_regslice_0",
                "xci_path": "ip\\bd_vcnet_1g_s01_regslice_0\\bd_vcnet_1g_s01_regslice_0.xci",
                "inst_hier_path": "axi_interconnect_hp0/s01_couplers/s01_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s01_regslice/S_AXI"
                ]
              },
              "s01_regslice_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s01_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s01_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s01_regslice/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "bd_vcnet_1g_m00_regslice_0",
                "xci_path": "ip\\bd_vcnet_1g_m00_regslice_0\\bd_vcnet_1g_m00_regslice_0.xci",
                "inst_hier_path": "axi_interconnect_hp0/m00_couplers/m00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bd_vcnet_1g_auto_pc_1",
                "xci_path": "ip\\bd_vcnet_1g_auto_pc_1\\bd_vcnet_1g_auto_pc_1.xci",
                "inst_hier_path": "axi_interconnect_hp0/m00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m00_regslice": {
                "interface_ports": [
                  "m00_regslice/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_hp0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_interconnect_hp0_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_hp0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_hp0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_hp0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_mem_intercon": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\bd_vcnet_1g_axi_mem_intercon_0\\bd_vcnet_1g_axi_mem_intercon_0.xci",
        "inst_hier_path": "axi_mem_intercon",
        "xci_name": "bd_vcnet_1g_axi_mem_intercon_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bd_vcnet_1g_auto_pc_2",
                "xci_path": "ip\\bd_vcnet_1g_auto_pc_2\\bd_vcnet_1g_auto_pc_2.xci",
                "inst_hier_path": "axi_mem_intercon/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_mem_intercon_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_mem_intercon_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_mem_intercon_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_vdma_0": {
        "vlnv": "xilinx.com:ip:axi_vdma:6.3",
        "xci_name": "bd_vcnet_1g_axi_vdma_0_0",
        "xci_path": "ip\\bd_vcnet_1g_axi_vdma_0_0\\bd_vcnet_1g_axi_vdma_0_0.xci",
        "inst_hier_path": "axi_vdma_0",
        "parameters": {
          "c_m_axis_mm2s_tdata_width": {
            "value": "24"
          },
          "c_mm2s_linebuffer_depth": {
            "value": "2048"
          },
          "c_mm2s_max_burst_length": {
            "value": "32"
          },
          "c_num_fstores": {
            "value": "4"
          },
          "c_s2mm_linebuffer_depth": {
            "value": "2048"
          },
          "c_s2mm_max_burst_length": {
            "value": "32"
          }
        },
        "interface_ports": {
          "M_AXI_MM2S": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_MM2S",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_S2MM": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_S2MM",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_MM2S": {
              "range": "4G",
              "width": "32"
            },
            "Data_S2MM": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "hdmi_in": {
        "interface_ports": {
          "hdmi_in": {
            "mode": "Slave",
            "vlnv_bus_definition": "digilentinc.com:interface:tmds:1.0",
            "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
          },
          "hdmi_in_ddc": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "M_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "ctrl": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "pLocked": {
            "direction": "O"
          },
          "PixelClk": {
            "type": "clk",
            "direction": "O"
          },
          "aRst_n": {
            "type": "rst",
            "direction": "I"
          },
          "RefClk": {
            "type": "clk",
            "direction": "I"
          },
          "vid_io_in_reset": {
            "type": "rst",
            "direction": "I"
          },
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "resetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "irq": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "dvi2rgb_0": {
            "vlnv": "digilentinc.com:ip:dvi2rgb:2.0",
            "xci_name": "bd_vcnet_1g_dvi2rgb_0_0",
            "xci_path": "ip\\bd_vcnet_1g_dvi2rgb_0_0\\bd_vcnet_1g_dvi2rgb_0_0.xci",
            "inst_hier_path": "hdmi_in/dvi2rgb_0",
            "parameters": {
              "IIC_BOARD_INTERFACE": {
                "value": "hdmi_in_ddc"
              },
              "TMDS_BOARD_INTERFACE": {
                "value": "hdmi_in"
              },
              "kAddBUFG": {
                "value": "false"
              },
              "kClkRange": {
                "value": "2"
              },
              "kDebug": {
                "value": "false"
              },
              "kRstActiveHigh": {
                "value": "false"
              }
            }
          },
          "v_vid_in_axi4s_0": {
            "vlnv": "xilinx.com:ip:v_vid_in_axi4s:5.0",
            "xci_name": "bd_vcnet_1g_v_vid_in_axi4s_0_0",
            "xci_path": "ip\\bd_vcnet_1g_v_vid_in_axi4s_0_0\\bd_vcnet_1g_v_vid_in_axi4s_0_0.xci",
            "inst_hier_path": "hdmi_in/v_vid_in_axi4s_0",
            "parameters": {
              "C_ADDR_WIDTH": {
                "value": "12"
              },
              "C_HAS_ASYNC_CLK": {
                "value": "1"
              }
            }
          },
          "axis_subset_converter_in": {
            "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
            "xci_name": "bd_vcnet_1g_axis_subset_converter_in_0",
            "xci_path": "ip\\bd_vcnet_1g_axis_subset_converter_in_0\\bd_vcnet_1g_axis_subset_converter_in_0.xci",
            "inst_hier_path": "hdmi_in/axis_subset_converter_in",
            "parameters": {
              "M_HAS_TLAST": {
                "value": "1"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "M_TUSER_WIDTH": {
                "value": "1"
              },
              "S_HAS_TLAST": {
                "value": "1"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "S_TUSER_WIDTH": {
                "value": "1"
              },
              "TDATA_REMAP": {
                "value": "tdata[23:16],tdata[7:0],tdata[15:8]"
              },
              "TLAST_REMAP": {
                "value": "tlast[0]"
              },
              "TUSER_REMAP": {
                "value": "tuser[0:0]"
              }
            }
          },
          "v_tc_in": {
            "vlnv": "xilinx.com:ip:v_tc:6.2",
            "xci_name": "bd_vcnet_1g_v_tc_in_0",
            "xci_path": "ip\\bd_vcnet_1g_v_tc_in_0\\bd_vcnet_1g_v_tc_in_0.xci",
            "inst_hier_path": "hdmi_in/v_tc_in",
            "parameters": {
              "HAS_INTC_IF": {
                "value": "false"
              },
              "enable_generation": {
                "value": "false"
              },
              "horizontal_blank_detection": {
                "value": "false"
              },
              "vertical_blank_detection": {
                "value": "false"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bd_vcnet_1g_xlconstant_0_0",
            "xci_path": "ip\\bd_vcnet_1g_xlconstant_0_0\\bd_vcnet_1g_xlconstant_0_0.xci",
            "inst_hier_path": "hdmi_in/xlconstant_0"
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "hdmi_in",
              "dvi2rgb_0/TMDS"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "hdmi_in_ddc",
              "dvi2rgb_0/DDC"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "M_AXIS",
              "axis_subset_converter_in/M_AXIS"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "ctrl",
              "v_tc_in/ctrl"
            ]
          },
          "dvi2rgb_0_RGB": {
            "interface_ports": [
              "dvi2rgb_0/RGB",
              "v_vid_in_axi4s_0/vid_io_in"
            ]
          },
          "v_vid_in_axi4s_0_video_out": {
            "interface_ports": [
              "v_vid_in_axi4s_0/video_out",
              "axis_subset_converter_in/S_AXIS"
            ]
          },
          "v_vid_in_axi4s_0_vtiming_out": {
            "interface_ports": [
              "v_vid_in_axi4s_0/vtiming_out",
              "v_tc_in/vtiming_in"
            ]
          }
        },
        "nets": {
          "RefClk_1": {
            "ports": [
              "RefClk",
              "dvi2rgb_0/RefClk"
            ]
          },
          "aRst_n_1": {
            "ports": [
              "aRst_n",
              "dvi2rgb_0/aRst_n",
              "v_tc_in/s_axi_aresetn"
            ]
          },
          "aclk_1": {
            "ports": [
              "aclk",
              "v_vid_in_axi4s_0/aclk",
              "axis_subset_converter_in/aclk"
            ]
          },
          "dvi2rgb_0_PixelClk": {
            "ports": [
              "dvi2rgb_0/PixelClk",
              "PixelClk",
              "v_vid_in_axi4s_0/vid_io_in_clk",
              "v_tc_in/clk"
            ]
          },
          "dvi2rgb_0_pLocked": {
            "ports": [
              "dvi2rgb_0/pLocked",
              "pLocked"
            ]
          },
          "resetn_1": {
            "ports": [
              "resetn",
              "v_tc_in/resetn"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "v_tc_in/s_axi_aclk"
            ]
          },
          "v_tc_in_irq": {
            "ports": [
              "v_tc_in/irq",
              "irq"
            ]
          },
          "vid_io_in_reset_1": {
            "ports": [
              "vid_io_in_reset",
              "v_vid_in_axi4s_0/vid_io_in_reset"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "axis_subset_converter_in/aresetn"
            ]
          }
        }
      },
      "hdmi_out": {
        "interface_ports": {
          "hdmi_out": {
            "mode": "Master",
            "vlnv_bus_definition": "digilentinc.com:interface:tmds:1.0",
            "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
          },
          "S_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "ctrl": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "irq": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "v_axi4s_vid_out_0": {
            "vlnv": "xilinx.com:ip:v_axi4s_vid_out:4.0",
            "xci_name": "bd_vcnet_1g_v_axi4s_vid_out_0_0",
            "xci_path": "ip\\bd_vcnet_1g_v_axi4s_vid_out_0_0\\bd_vcnet_1g_v_axi4s_vid_out_0_0.xci",
            "inst_hier_path": "hdmi_out/v_axi4s_vid_out_0",
            "parameters": {
              "C_ADDR_WIDTH": {
                "value": "12"
              },
              "C_HAS_ASYNC_CLK": {
                "value": "1"
              },
              "C_VTG_MASTER_SLAVE": {
                "value": "1"
              }
            }
          },
          "rgb2dvi_1": {
            "vlnv": "digilentinc.com:ip:rgb2dvi:1.4",
            "xci_name": "bd_vcnet_1g_rgb2dvi_1_0",
            "xci_path": "ip\\bd_vcnet_1g_rgb2dvi_1_0\\bd_vcnet_1g_rgb2dvi_1_0.xci",
            "inst_hier_path": "hdmi_out/rgb2dvi_1",
            "parameters": {
              "TMDS_BOARD_INTERFACE": {
                "value": "hdmi_out"
              },
              "kGenerateSerialClk": {
                "value": "false"
              },
              "kRstActiveHigh": {
                "value": "false"
              }
            }
          },
          "axis_subset_converter_out": {
            "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
            "xci_name": "bd_vcnet_1g_axis_subset_converter_out_0",
            "xci_path": "ip\\bd_vcnet_1g_axis_subset_converter_out_0\\bd_vcnet_1g_axis_subset_converter_out_0.xci",
            "inst_hier_path": "hdmi_out/axis_subset_converter_out",
            "parameters": {
              "M_HAS_TKEEP": {
                "value": "1"
              },
              "M_HAS_TLAST": {
                "value": "1"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "M_TUSER_WIDTH": {
                "value": "1"
              },
              "S_HAS_TKEEP": {
                "value": "1"
              },
              "S_HAS_TLAST": {
                "value": "1"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "S_TUSER_WIDTH": {
                "value": "1"
              },
              "TDATA_REMAP": {
                "value": "tdata[23:16],tdata[7:0],tdata[15:8]"
              },
              "TKEEP_REMAP": {
                "value": "tkeep[2:0]"
              },
              "TLAST_REMAP": {
                "value": "tlast[0]"
              },
              "TUSER_REMAP": {
                "value": "tuser[0:0]"
              }
            }
          },
          "v_tc_out": {
            "vlnv": "xilinx.com:ip:v_tc:6.2",
            "xci_name": "bd_vcnet_1g_v_tc_out_0",
            "xci_path": "ip\\bd_vcnet_1g_v_tc_out_0\\bd_vcnet_1g_v_tc_out_0.xci",
            "inst_hier_path": "hdmi_out/v_tc_out",
            "parameters": {
              "enable_detection": {
                "value": "false"
              }
            }
          },
          "axi_dynclk_0": {
            "vlnv": "digilentinc.com:ip:axi_dynclk:1.1",
            "xci_name": "bd_vcnet_1g_axi_dynclk_0_0",
            "xci_path": "ip\\bd_vcnet_1g_axi_dynclk_0_0\\bd_vcnet_1g_axi_dynclk_0_0.xci",
            "inst_hier_path": "hdmi_out/axi_dynclk_0"
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bd_vcnet_1g_xlconstant_0_1",
            "xci_path": "ip\\bd_vcnet_1g_xlconstant_0_1\\bd_vcnet_1g_xlconstant_0_1.xci",
            "inst_hier_path": "hdmi_out/xlconstant_0"
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXIS",
              "axis_subset_converter_out/S_AXIS"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "hdmi_out",
              "rgb2dvi_1/TMDS"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "ctrl",
              "v_tc_out/ctrl"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "S_AXI_LITE",
              "axi_dynclk_0/S_AXI_LITE"
            ]
          },
          "axis_subset_converter_out_M_AXIS": {
            "interface_ports": [
              "v_axi4s_vid_out_0/video_in",
              "axis_subset_converter_out/M_AXIS"
            ]
          },
          "v_axi4s_vid_out_0_vid_io_out": {
            "interface_ports": [
              "v_axi4s_vid_out_0/vid_io_out",
              "rgb2dvi_1/RGB"
            ]
          },
          "v_tc_out_vtiming_out": {
            "interface_ports": [
              "v_axi4s_vid_out_0/vtiming_in",
              "v_tc_out/vtiming_out"
            ]
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "aclk",
              "v_axi4s_vid_out_0/aclk",
              "axis_subset_converter_out/aclk"
            ]
          },
          "axi_dynclk_0_LOCKED_O": {
            "ports": [
              "axi_dynclk_0/LOCKED_O",
              "rgb2dvi_1/aRst_n"
            ]
          },
          "axi_dynclk_0_PXL_CLK_5X_O": {
            "ports": [
              "axi_dynclk_0/PXL_CLK_5X_O",
              "rgb2dvi_1/SerialClk"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "v_tc_out/s_axi_aclk",
              "axi_dynclk_0/s_axi_lite_aclk",
              "axi_dynclk_0/REF_CLK_I"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "v_tc_out/s_axi_aresetn",
              "axi_dynclk_0/s_axi_lite_aresetn"
            ]
          },
          "v_axi4s_vid_out_0_vtg_ce": {
            "ports": [
              "v_axi4s_vid_out_0/vtg_ce",
              "v_tc_out/gen_clken"
            ]
          },
          "v_tc_out_irq": {
            "ports": [
              "v_tc_out/irq",
              "irq"
            ]
          },
          "vid_io_out_clk_1": {
            "ports": [
              "axi_dynclk_0/PXL_CLK_O",
              "v_axi4s_vid_out_0/vid_io_out_clk",
              "rgb2dvi_1/PixelClk",
              "v_tc_out/clk"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "axis_subset_converter_out/aresetn"
            ]
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_vcnet_1g_proc_sys_reset_0_0",
        "xci_path": "ip\\bd_vcnet_1g_proc_sys_reset_0_0\\bd_vcnet_1g_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "proc_sys_reset_fclk0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_vcnet_1g_proc_sys_reset_fclk0_0",
        "xci_path": "ip\\bd_vcnet_1g_proc_sys_reset_fclk0_0\\bd_vcnet_1g_proc_sys_reset_fclk0_0.xci",
        "inst_hier_path": "proc_sys_reset_fclk0"
      },
      "proc_sys_reset_fclk1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_vcnet_1g_proc_sys_reset_fclk1_0",
        "xci_path": "ip\\bd_vcnet_1g_proc_sys_reset_fclk1_0\\bd_vcnet_1g_proc_sys_reset_fclk1_0.xci",
        "inst_hier_path": "proc_sys_reset_fclk1"
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "bd_vcnet_1g_processing_system7_0_0",
        "xci_path": "ip\\bd_vcnet_1g_processing_system7_0_0\\bd_vcnet_1g_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "133.333344"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "667"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "133333344"
          },
          "PCW_CLK2_FREQ": {
            "value": "200000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CORE0_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE0_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x3FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "1"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "1"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "0"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK2_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "134"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK2_ENABLE": {
            "value": "1"
          },
          "PCW_GP0_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP0_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP0_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GP1_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP1_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP1_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GPIO_BASEADDR": {
            "value": "0xE000A000"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_HIGHADDR": {
            "value": "0xE000AFFF"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_BASEADDR": {
            "value": "0xE0004000"
          },
          "PCW_I2C0_HIGHADDR": {
            "value": "0xE0004FFF"
          },
          "PCW_I2C0_I2C0_IO": {
            "value": "EMIO"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_I2C_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#tx#rx#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_P2F_ENET0_INTR": {
            "value": "0"
          },
          "PCW_P2F_GPIO_INTR": {
            "value": "0"
          },
          "PCW_P2F_I2C0_INTR": {
            "value": "0"
          },
          "PCW_P2F_QSPI_INTR": {
            "value": "0"
          },
          "PCW_P2F_SDIO0_INTR": {
            "value": "0"
          },
          "PCW_P2F_UART1_INTR": {
            "value": "0"
          },
          "PCW_P2F_USB0_INTR": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.221"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.222"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.217"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.244"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.050"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.044"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.035"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.100"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg400"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "part0"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_GP0_ID_WIDTH": {
            "value": "6"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP0_ID_WIDTH": {
            "value": "6"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_BASEADDR": {
            "value": "0xE0001000"
          },
          "PCW_UART1_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_HIGHADDR": {
            "value": "0xE0001FFF"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.221"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.222"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.217"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.244"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "32 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "18.8"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "18.8"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "18.8"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "18.8"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "22.8"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "105.056"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "27.9"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "66.904"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "22.9"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "89.1715"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "29.4"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "113.63"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.050"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.044"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.035"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.100"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "22.8"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "98.503"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "27.9"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "68.5855"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "22.9"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "90.295"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "29.4"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "103.977"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333333"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3 (Low Voltage)"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41K256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_BASEADDR": {
            "value": "0xE0102000"
          },
          "PCW_USB0_HIGHADDR": {
            "value": "0xE0102fff"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_IO": {
            "value": "MIO 46"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          },
          "S_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_GP0"
          },
          "S_AXI_HP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP0"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "vcnet_get_dma_addr": {
        "interface_ports": {
          "s_axi_AXILiteS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "RESETN": {
            "type": "rst",
            "direction": "I"
          },
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "AXI_AWREADY": {
            "direction": "I"
          },
          "AXI_AWVALID": {
            "direction": "I"
          },
          "AXI_AWADDR": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "axilite_regs_0": {
            "vlnv": "xilinx.com:module_ref:axilite_regs:1.0",
            "xci_name": "bd_vcnet_1g_axilite_regs_0_0",
            "xci_path": "ip\\bd_vcnet_1g_axilite_regs_0_0\\bd_vcnet_1g_axilite_regs_0_0.xci",
            "inst_hier_path": "vcnet_get_dma_addr/axilite_regs_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axilite_regs",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "s_axi_AXILiteS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "133333344",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "default_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_vcnet_1g_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "s_axi_AXILiteS_AWADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "s_axi_AXILiteS_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "s_axi_AXILiteS_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "s_axi_AXILiteS_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "s_axi_AXILiteS_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "s_axi_AXILiteS_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "s_axi_AXILiteS_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "s_axi_AXILiteS_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "s_axi_AXILiteS_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "s_axi_AXILiteS_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "s_axi_AXILiteS_ARADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "s_axi_AXILiteS_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "s_axi_AXILiteS_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "s_axi_AXILiteS_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "s_axi_AXILiteS_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "s_axi_AXILiteS_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "s_axi_AXILiteS_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axi_AXILiteS",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "133333344",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "default_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_vcnet_1g_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "RD_ADDR_EN": {
                "direction": "O"
              },
              "RD_ADDR": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "RD_DATA_EN": {
                "direction": "I"
              },
              "RD_DATA": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WR_EN": {
                "direction": "O"
              },
              "WR_ADDR": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "WR_DATA": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "rx_wrmem_regs_0": {
            "vlnv": "xilinx.com:module_ref:rx_wrmem_regs:1.0",
            "xci_name": "bd_vcnet_1g_rx_wrmem_regs_0_0",
            "xci_path": "ip\\bd_vcnet_1g_rx_wrmem_regs_0_0\\bd_vcnet_1g_rx_wrmem_regs_0_0.xci",
            "inst_hier_path": "vcnet_get_dma_addr/rx_wrmem_regs_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "rx_wrmem_regs",
              "boundary_crc": "0x0"
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "133333344",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "default_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_vcnet_1g_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "RD_ADDR_EN": {
                "direction": "I"
              },
              "RD_ADDR": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "RD_DATA_EN": {
                "direction": "O"
              },
              "RD_DATA": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AXI_AWADDR": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AXI_AWREADY": {
                "direction": "I"
              },
              "AXI_AWVALID": {
                "direction": "I"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "s_axi_AXILiteS",
              "axilite_regs_0/s_axi_AXILiteS"
            ]
          }
        },
        "nets": {
          "AXI_AWADDR_1": {
            "ports": [
              "AXI_AWADDR",
              "rx_wrmem_regs_0/AXI_AWADDR"
            ]
          },
          "AXI_AWREADY_1": {
            "ports": [
              "AXI_AWREADY",
              "rx_wrmem_regs_0/AXI_AWREADY"
            ]
          },
          "AXI_AWVALID_1": {
            "ports": [
              "AXI_AWVALID",
              "rx_wrmem_regs_0/AXI_AWVALID"
            ]
          },
          "CLK_1": {
            "ports": [
              "CLK",
              "axilite_regs_0/CLK",
              "rx_wrmem_regs_0/CLK"
            ]
          },
          "RESETN_1": {
            "ports": [
              "RESETN",
              "axilite_regs_0/RESETN",
              "rx_wrmem_regs_0/RESETN"
            ]
          },
          "axilite_regs_0_RD_ADDR": {
            "ports": [
              "axilite_regs_0/RD_ADDR",
              "rx_wrmem_regs_0/RD_ADDR"
            ]
          },
          "axilite_regs_0_RD_ADDR_EN": {
            "ports": [
              "axilite_regs_0/RD_ADDR_EN",
              "rx_wrmem_regs_0/RD_ADDR_EN"
            ]
          },
          "rx_wrmem_regs_0_RD_DATA": {
            "ports": [
              "rx_wrmem_regs_0/RD_DATA",
              "axilite_regs_0/RD_DATA"
            ]
          },
          "rx_wrmem_regs_0_RD_DATA_EN": {
            "ports": [
              "rx_wrmem_regs_0/RD_DATA_EN",
              "axilite_regs_0/RD_DATA_EN"
            ]
          }
        }
      },
      "vcnet_i2c_wdt": {
        "interface_ports": {
          "watchdog_aximm": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_AXILiteS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "RESET_N": {
            "type": "rst",
            "direction": "I"
          },
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "I2C_SCL_0": {
            "direction": "IO"
          },
          "I2C_SDA_0": {
            "direction": "IO"
          },
          "LED_0": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "I2S_BCLK_0": {
            "direction": "I"
          },
          "I2S_LR_0": {
            "direction": "I"
          },
          "I2S_DAT_0": {
            "direction": "I"
          }
        },
        "components": {
          "i2c_master_0": {
            "vlnv": "xilinx.com:module_ref:i2c_master:1.0",
            "xci_name": "bd_vcnet_1g_i2c_master_0_0",
            "xci_path": "ip\\bd_vcnet_1g_i2c_master_0_0\\bd_vcnet_1g_i2c_master_0_0.xci",
            "inst_hier_path": "vcnet_i2c_wdt/i2c_master_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "i2c_master",
              "boundary_crc": "0x0"
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESET_N": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "const_prop"
                  }
                }
              },
              "I2C_SCL": {
                "direction": "IO"
              },
              "I2C_SDA": {
                "direction": "IO"
              },
              "READY": {
                "direction": "O"
              },
              "VALID": {
                "direction": "I"
              },
              "DEVADDR": {
                "direction": "I",
                "left": "6",
                "right": "0"
              },
              "WDATA": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WBYTES": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "RDATA": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RBYTES": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ERROR": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "DEBUG_OUT0": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "DEBUG_OUT1": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "DEBUG_OUT2": {
                "direction": "O",
                "left": "1",
                "right": "0"
              }
            }
          },
          "ps_watchdog_0": {
            "vlnv": "xilinx.com:module_ref:ps_watchdog:1.0",
            "xci_name": "bd_vcnet_1g_ps_watchdog_0_0",
            "xci_path": "ip\\bd_vcnet_1g_ps_watchdog_0_0\\bd_vcnet_1g_ps_watchdog_0_0.xci",
            "inst_hier_path": "vcnet_i2c_wdt/ps_watchdog_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ps_watchdog",
              "boundary_crc": "0x0"
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "HEARTBEAT_VALUE": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WATCHDOG_SEC": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "PS_REBOOT_EN": {
                "direction": "O"
              },
              "DEBUG_CNT": {
                "direction": "O",
                "left": "41",
                "right": "0"
              }
            }
          },
          "axilite_regs_1": {
            "vlnv": "xilinx.com:module_ref:axilite_regs:1.0",
            "xci_name": "bd_vcnet_1g_axilite_regs_1_0",
            "xci_path": "ip\\bd_vcnet_1g_axilite_regs_1_0\\bd_vcnet_1g_axilite_regs_1_0.xci",
            "inst_hier_path": "vcnet_i2c_wdt/axilite_regs_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axilite_regs",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "s_axi_AXILiteS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "8",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "s_axi_AXILiteS_AWADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "s_axi_AXILiteS_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "s_axi_AXILiteS_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "s_axi_AXILiteS_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "s_axi_AXILiteS_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "s_axi_AXILiteS_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "s_axi_AXILiteS_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "s_axi_AXILiteS_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "s_axi_AXILiteS_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "s_axi_AXILiteS_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "s_axi_AXILiteS_ARADDR",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "s_axi_AXILiteS_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "s_axi_AXILiteS_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "s_axi_AXILiteS_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "s_axi_AXILiteS_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "s_axi_AXILiteS_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "s_axi_AXILiteS_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axi_AXILiteS",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "RD_ADDR_EN": {
                "direction": "O"
              },
              "RD_ADDR": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "RD_DATA_EN": {
                "direction": "I"
              },
              "RD_DATA": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WR_EN": {
                "direction": "O"
              },
              "WR_ADDR": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "WR_DATA": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "axis_data_fifo_0": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "bd_vcnet_1g_axis_data_fifo_0_0",
            "xci_path": "ip\\bd_vcnet_1g_axis_data_fifo_0_0\\bd_vcnet_1g_axis_data_fifo_0_0.xci",
            "inst_hier_path": "vcnet_i2c_wdt/axis_data_fifo_0",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "16384"
              },
              "HAS_PROG_EMPTY": {
                "value": "0"
              }
            }
          },
          "block_aximaster_0": {
            "vlnv": "xilinx.com:module_ref:block_aximaster:1.0",
            "xci_name": "bd_vcnet_1g_block_aximaster_0_0",
            "xci_path": "ip\\bd_vcnet_1g_block_aximaster_0_0\\bd_vcnet_1g_block_aximaster_0_0.xci",
            "inst_hier_path": "vcnet_i2c_wdt/block_aximaster_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "block_aximaster",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "BLK": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TVALID": {
                    "physical_name": "BLK_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "BLK_TREADY",
                    "direction": "O"
                  }
                }
              },
              "RD": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "RD_TDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "RD_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "RD_TREADY",
                    "direction": "I"
                  }
                }
              },
              "WR": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "WR_TDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "WR_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "WR_TREADY",
                    "direction": "O"
                  }
                }
              },
              "interface_aximm": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "interface_aximm",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "AWID",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "AWADDR",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "AWLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "AWSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "AWBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "AWLOCK",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWCACHE": {
                    "physical_name": "AWCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "AWQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWUSER": {
                    "physical_name": "AWUSER",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "AWREADY",
                    "direction": "I"
                  },
                  "WID": {
                    "physical_name": "WID",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "WDATA": {
                    "physical_name": "WDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "WSTRB",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "WLAST",
                    "direction": "O"
                  },
                  "WUSER": {
                    "physical_name": "WUSER",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "WREADY",
                    "direction": "I"
                  },
                  "BID": {
                    "physical_name": "BID",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "BRESP": {
                    "physical_name": "BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BUSER": {
                    "physical_name": "BUSER",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "BREADY",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "ARID",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "ARADDR",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "ARLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARSIZE": {
                    "physical_name": "ARSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "ARBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "ARLOCK",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARCACHE": {
                    "physical_name": "ARCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "ARQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "ARREADY",
                    "direction": "I"
                  },
                  "RID": {
                    "physical_name": "RID",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "RDATA": {
                    "physical_name": "RDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "RLAST",
                    "direction": "I"
                  },
                  "RUSER": {
                    "physical_name": "RUSER",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "BLK:RD:WR:interface_aximm",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESET_N": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "const_prop"
                  }
                }
              },
              "BLK_ADDRESS": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "BLK_COUNT_M1": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "BLK_MODE_WRITE": {
                "direction": "I"
              },
              "BLK_ERROR": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "DEBUG_OUT": {
                "direction": "O",
                "left": "7",
                "right": "0"
              }
            },
            "addressing": {
              "address_spaces": {
                "interface_aximm": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "ps_reboot_0": {
            "vlnv": "xilinx.com:module_ref:ps_reboot:1.0",
            "xci_name": "bd_vcnet_1g_ps_reboot_0_0",
            "xci_path": "ip\\bd_vcnet_1g_ps_reboot_0_0\\bd_vcnet_1g_ps_reboot_0_0.xci",
            "inst_hier_path": "vcnet_i2c_wdt/ps_reboot_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ps_reboot",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "BLK": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TVALID": {
                    "physical_name": "BLK_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "BLK_TREADY",
                    "direction": "I"
                  }
                }
              },
              "RD": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "RD_TDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "RD_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "RD_TREADY",
                    "direction": "O"
                  }
                }
              },
              "WR": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "WR_TDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "WR_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "WR_TREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "BLK:RD:WR",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "PS_REBOOT_EN": {
                "direction": "I"
              },
              "BLK_ADDRESS": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "REP_COUNT": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "BLK_MODE_WRITE": {
                "direction": "O"
              }
            }
          },
          "system_ila_0": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "bd_vcnet_1g_system_ila_0_0",
            "xci_path": "ip\\bd_vcnet_1g_system_ila_0_0\\bd_vcnet_1g_system_ila_0_0.xci",
            "inst_hier_path": "vcnet_i2c_wdt/system_ila_0",
            "parameters": {
              "C_DATA_DEPTH": {
                "value": "8192"
              },
              "C_MON_TYPE": {
                "value": "NATIVE"
              },
              "C_NUM_OF_PROBES": {
                "value": "15"
              }
            }
          },
          "i2s_axis_0": {
            "vlnv": "xilinx.com:module_ref:i2s_axis:1.0",
            "xci_name": "bd_vcnet_1g_i2s_axis_0_0",
            "xci_path": "ip\\bd_vcnet_1g_i2s_axis_0_0\\bd_vcnet_1g_i2s_axis_0_0.xci",
            "inst_hier_path": "vcnet_i2c_wdt/i2s_axis_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "i2s_axis",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_TDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_TVALID",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "S_TREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "I2S_BCLK": {
                "direction": "I"
              },
              "I2S_LR": {
                "direction": "I"
              },
              "I2S_DAT": {
                "direction": "I"
              },
              "DBG_LEFT": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "DBG_RIGHT": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "DBG_LBITS": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "DBG_RBITS": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "DBG_LR": {
                "direction": "O"
              }
            }
          },
          "i2s_sanity_0": {
            "vlnv": "xilinx.com:module_ref:i2s_sanity:1.0",
            "xci_name": "bd_vcnet_1g_i2s_sanity_0_0",
            "xci_path": "ip\\bd_vcnet_1g_i2s_sanity_0_0\\bd_vcnet_1g_i2s_sanity_0_0.xci",
            "inst_hier_path": "vcnet_i2c_wdt/i2s_sanity_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "i2s_sanity",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_TDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "S_TREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "DEBUG_INVALID_COUNT": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "i2s_sanity_1": {
            "vlnv": "xilinx.com:module_ref:i2s_sanity:1.0",
            "xci_name": "bd_vcnet_1g_i2s_sanity_1_0",
            "xci_path": "ip\\bd_vcnet_1g_i2s_sanity_1_0\\bd_vcnet_1g_i2s_sanity_1_0.xci",
            "inst_hier_path": "vcnet_i2c_wdt/i2s_sanity_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "i2s_sanity",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_TDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "S_TREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "DEBUG_INVALID_COUNT": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "regs_i2c_master_0": {
            "vlnv": "xilinx.com:module_ref:regs_i2c_master:1.0",
            "xci_name": "bd_vcnet_1g_regs_i2c_master_0_0",
            "xci_path": "ip\\bd_vcnet_1g_regs_i2c_master_0_0\\bd_vcnet_1g_regs_i2c_master_0_0.xci",
            "inst_hier_path": "vcnet_i2c_wdt/regs_i2c_master_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "regs_i2c_master",
              "boundary_crc": "0x0"
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "RD_ADDR_EN": {
                "direction": "I"
              },
              "RD_ADDR": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "RD_DATA_EN": {
                "direction": "O"
              },
              "RD_DATA": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WR_EN": {
                "direction": "I"
              },
              "WR_ADDR": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "WR_DATA": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "I2C_READY": {
                "direction": "I"
              },
              "I2C_VALID": {
                "direction": "O"
              },
              "I2C_DEVADDR": {
                "direction": "O",
                "left": "6",
                "right": "0"
              },
              "I2C_WDATA": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "I2C_WBYTES": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "I2C_RDATA": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "I2C_RBYTES": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "I2C_ERROR": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "LED": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WATCHDOG": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "I2S_DATA": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "I2S_PULL_DATA": {
                "direction": "O"
              },
              "DEBUG_I2S_INSANE": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "DEBUG_I2S_INSANE_TRIG": {
                "direction": "O"
              },
              "DEBUG_I2S_PREV": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "reg_i2s_0": {
            "vlnv": "xilinx.com:module_ref:reg_i2s:1.0",
            "xci_name": "bd_vcnet_1g_reg_i2s_0_0",
            "xci_path": "ip\\bd_vcnet_1g_reg_i2s_0_0\\bd_vcnet_1g_reg_i2s_0_0.xci",
            "inst_hier_path": "vcnet_i2c_wdt/reg_i2s_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "reg_i2s",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "I": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "I_TDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "I_TVALID",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "I_TREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "I",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "RESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "bd_vcnet_1g_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "RESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "PULL_ODATA": {
                "direction": "I"
              },
              "ODATA": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "watchdog_aximm",
              "block_aximaster_0/interface_aximm"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "s_axi_AXILiteS",
              "axilite_regs_1/s_axi_AXILiteS"
            ]
          },
          "axis_data_fifo_0_M_AXIS": {
            "interface_ports": [
              "axis_data_fifo_0/M_AXIS",
              "reg_i2s_0/I"
            ]
          },
          "block_aximaster_0_RD": {
            "interface_ports": [
              "block_aximaster_0/RD",
              "ps_reboot_0/RD"
            ]
          },
          "i2s_axis_0_S": {
            "interface_ports": [
              "i2s_axis_0/S",
              "axis_data_fifo_0/S_AXIS"
            ]
          },
          "ps_reboot_0_BLK": {
            "interface_ports": [
              "ps_reboot_0/BLK",
              "block_aximaster_0/BLK"
            ]
          },
          "ps_reboot_0_WR": {
            "interface_ports": [
              "ps_reboot_0/WR",
              "block_aximaster_0/WR"
            ]
          }
        },
        "nets": {
          "CLK_1": {
            "ports": [
              "CLK",
              "i2c_master_0/CLK",
              "ps_watchdog_0/CLK",
              "axilite_regs_1/CLK",
              "axis_data_fifo_0/s_axis_aclk",
              "block_aximaster_0/CLK",
              "ps_reboot_0/CLK",
              "system_ila_0/clk",
              "i2s_axis_0/CLK",
              "i2s_sanity_0/CLK",
              "i2s_sanity_1/CLK",
              "regs_i2c_master_0/CLK",
              "reg_i2s_0/CLK"
            ]
          },
          "I2S_BCLK_0_1": {
            "ports": [
              "I2S_BCLK_0",
              "i2s_axis_0/I2S_BCLK"
            ]
          },
          "I2S_DAT_0_1": {
            "ports": [
              "I2S_DAT_0",
              "i2s_axis_0/I2S_DAT"
            ]
          },
          "I2S_LR_0_1": {
            "ports": [
              "I2S_LR_0",
              "i2s_axis_0/I2S_LR"
            ]
          },
          "Net": {
            "ports": [
              "I2C_SCL_0",
              "i2c_master_0/I2C_SCL"
            ]
          },
          "Net1": {
            "ports": [
              "I2C_SDA_0",
              "i2c_master_0/I2C_SDA"
            ]
          },
          "RESET_N_1": {
            "ports": [
              "RESET_N",
              "i2c_master_0/RESET_N",
              "ps_watchdog_0/RESETN",
              "axilite_regs_1/RESETN",
              "axis_data_fifo_0/s_axis_aresetn",
              "block_aximaster_0/RESET_N",
              "ps_reboot_0/RESETN",
              "i2s_axis_0/RESETN",
              "i2s_sanity_0/RESETN",
              "i2s_sanity_1/RESETN",
              "regs_i2c_master_0/RESETN",
              "reg_i2s_0/RESETN"
            ]
          },
          "axilite_regs_1_RD_ADDR": {
            "ports": [
              "axilite_regs_1/RD_ADDR",
              "regs_i2c_master_0/RD_ADDR"
            ]
          },
          "axilite_regs_1_RD_ADDR_EN": {
            "ports": [
              "axilite_regs_1/RD_ADDR_EN",
              "regs_i2c_master_0/RD_ADDR_EN"
            ]
          },
          "axilite_regs_1_WR_ADDR": {
            "ports": [
              "axilite_regs_1/WR_ADDR",
              "regs_i2c_master_0/WR_ADDR"
            ]
          },
          "axilite_regs_1_WR_DATA": {
            "ports": [
              "axilite_regs_1/WR_DATA",
              "regs_i2c_master_0/WR_DATA"
            ]
          },
          "axilite_regs_1_WR_EN": {
            "ports": [
              "axilite_regs_1/WR_EN",
              "regs_i2c_master_0/WR_EN"
            ]
          },
          "axis_data_fifo_0_m_axis_tdata": {
            "ports": [
              "axis_data_fifo_0/m_axis_tdata",
              "system_ila_0/probe7",
              "i2s_sanity_1/S_TDATA",
              "reg_i2s_0/I_TDATA"
            ]
          },
          "axis_data_fifo_0_m_axis_tvalid": {
            "ports": [
              "axis_data_fifo_0/m_axis_tvalid",
              "system_ila_0/probe6",
              "i2s_sanity_1/S_TVALID",
              "reg_i2s_0/I_TVALID"
            ]
          },
          "axis_data_fifo_0_s_axis_tready": {
            "ports": [
              "axis_data_fifo_0/s_axis_tready",
              "i2s_axis_0/S_TREADY",
              "i2s_sanity_0/S_TREADY"
            ]
          },
          "i2c_master_0_ERROR": {
            "ports": [
              "i2c_master_0/ERROR",
              "regs_i2c_master_0/I2C_ERROR"
            ]
          },
          "i2c_master_0_RDATA": {
            "ports": [
              "i2c_master_0/RDATA",
              "regs_i2c_master_0/I2C_RDATA"
            ]
          },
          "i2c_master_0_READY": {
            "ports": [
              "i2c_master_0/READY",
              "regs_i2c_master_0/I2C_READY"
            ]
          },
          "i2s_axis_0_DBG_LBITS": {
            "ports": [
              "i2s_axis_0/DBG_LBITS",
              "system_ila_0/probe2"
            ]
          },
          "i2s_axis_0_DBG_LEFT": {
            "ports": [
              "i2s_axis_0/DBG_LEFT",
              "system_ila_0/probe0"
            ]
          },
          "i2s_axis_0_DBG_LR": {
            "ports": [
              "i2s_axis_0/DBG_LR",
              "system_ila_0/probe4"
            ]
          },
          "i2s_axis_0_DBG_RBITS": {
            "ports": [
              "i2s_axis_0/DBG_RBITS",
              "system_ila_0/probe3"
            ]
          },
          "i2s_axis_0_DBG_RIGHT": {
            "ports": [
              "i2s_axis_0/DBG_RIGHT",
              "system_ila_0/probe1"
            ]
          },
          "i2s_axis_0_S_TDATA": {
            "ports": [
              "i2s_axis_0/S_TDATA",
              "axis_data_fifo_0/s_axis_tdata",
              "i2s_sanity_0/S_TDATA"
            ]
          },
          "i2s_axis_0_S_TVALID": {
            "ports": [
              "i2s_axis_0/S_TVALID",
              "axis_data_fifo_0/s_axis_tvalid",
              "i2s_sanity_0/S_TVALID"
            ]
          },
          "i2s_sanity_0_DEBUG_INVALID_COUNT": {
            "ports": [
              "i2s_sanity_0/DEBUG_INVALID_COUNT",
              "system_ila_0/probe10"
            ]
          },
          "i2s_sanity_1_DEBUG_INVALID_COUT": {
            "ports": [
              "i2s_sanity_1/DEBUG_INVALID_COUNT",
              "system_ila_0/probe11"
            ]
          },
          "ps_reboot_0_BLK_ADDRESS": {
            "ports": [
              "ps_reboot_0/BLK_ADDRESS",
              "block_aximaster_0/BLK_ADDRESS"
            ]
          },
          "ps_reboot_0_BLK_MODE_WRITE": {
            "ports": [
              "ps_reboot_0/BLK_MODE_WRITE",
              "block_aximaster_0/BLK_MODE_WRITE"
            ]
          },
          "ps_reboot_0_REP_COUNT": {
            "ports": [
              "ps_reboot_0/REP_COUNT",
              "block_aximaster_0/BLK_COUNT_M1"
            ]
          },
          "ps_watchdog_0_PS_REBOOT_EN": {
            "ports": [
              "ps_watchdog_0/PS_REBOOT_EN",
              "ps_reboot_0/PS_REBOOT_EN"
            ]
          },
          "reg_i2s_0_I_TREADY": {
            "ports": [
              "reg_i2s_0/I_TREADY",
              "axis_data_fifo_0/m_axis_tready",
              "system_ila_0/probe5",
              "i2s_sanity_1/S_TREADY"
            ]
          },
          "reg_i2s_0_ODATA": {
            "ports": [
              "reg_i2s_0/ODATA",
              "system_ila_0/probe8",
              "regs_i2c_master_0/I2S_DATA"
            ]
          },
          "regs_i2c_master_0_DEBUG_I2S_INSANE": {
            "ports": [
              "regs_i2c_master_0/DEBUG_I2S_INSANE",
              "system_ila_0/probe12"
            ]
          },
          "regs_i2c_master_0_DEBUG_I2S_INSANE_TRIG": {
            "ports": [
              "regs_i2c_master_0/DEBUG_I2S_INSANE_TRIG",
              "system_ila_0/probe13"
            ]
          },
          "regs_i2c_master_0_DEBUG_I2S_PREV": {
            "ports": [
              "regs_i2c_master_0/DEBUG_I2S_PREV",
              "system_ila_0/probe14"
            ]
          },
          "regs_i2c_master_0_I2C_DEVADDR": {
            "ports": [
              "regs_i2c_master_0/I2C_DEVADDR",
              "i2c_master_0/DEVADDR"
            ]
          },
          "regs_i2c_master_0_I2C_RBYTES": {
            "ports": [
              "regs_i2c_master_0/I2C_RBYTES",
              "i2c_master_0/RBYTES"
            ]
          },
          "regs_i2c_master_0_I2C_VALID": {
            "ports": [
              "regs_i2c_master_0/I2C_VALID",
              "i2c_master_0/VALID"
            ]
          },
          "regs_i2c_master_0_I2C_WBYTES": {
            "ports": [
              "regs_i2c_master_0/I2C_WBYTES",
              "i2c_master_0/WBYTES"
            ]
          },
          "regs_i2c_master_0_I2C_WDATA": {
            "ports": [
              "regs_i2c_master_0/I2C_WDATA",
              "i2c_master_0/WDATA"
            ]
          },
          "regs_i2c_master_0_I2S_PULL_DATA": {
            "ports": [
              "regs_i2c_master_0/I2S_PULL_DATA",
              "system_ila_0/probe9",
              "reg_i2s_0/PULL_ODATA"
            ]
          },
          "regs_i2c_master_0_LED": {
            "ports": [
              "regs_i2c_master_0/LED",
              "LED_0",
              "ps_watchdog_0/HEARTBEAT_VALUE"
            ]
          },
          "regs_i2c_master_0_RD_DATA": {
            "ports": [
              "regs_i2c_master_0/RD_DATA",
              "axilite_regs_1/RD_DATA"
            ]
          },
          "regs_i2c_master_0_RD_DATA_EN": {
            "ports": [
              "regs_i2c_master_0/RD_DATA_EN",
              "axilite_regs_1/RD_DATA_EN"
            ]
          },
          "regs_i2c_master_0_WATCHDOG": {
            "ports": [
              "regs_i2c_master_0/WATCHDOG",
              "ps_watchdog_0/WATCHDOG_SEC"
            ]
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "bd_vcnet_1g_xlconcat_0_0",
        "xci_path": "ip\\bd_vcnet_1g_xlconcat_0_0\\bd_vcnet_1g_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "5"
          },
          "dout_width": {
            "value": "5"
          }
        }
      }
    },
    "interface_nets": {
      "S00_AXI_1": {
        "interface_ports": [
          "axi_interconnect_gp0/S00_AXI",
          "processing_system7_0/M_AXI_GP0"
        ]
      },
      "S00_AXI_2": {
        "interface_ports": [
          "axi_mem_intercon/S00_AXI",
          "vcnet_i2c_wdt/watchdog_aximm"
        ]
      },
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "hdmi_in_hpd",
          "axi_gpio_video/GPIO"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "IIC_0",
          "axi_iic_0/IIC"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_hp0/M00_AXI",
          "processing_system7_0/S_AXI_HP0"
        ]
      },
      "axi_interconnect_gp0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_gp0/M00_AXI",
          "axi_vdma_0/S_AXI_LITE"
        ]
      },
      "axi_interconnect_gp0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_gp0/M01_AXI",
          "hdmi_out/S_AXI_LITE"
        ]
      },
      "axi_interconnect_gp0_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_gp0/M02_AXI",
          "hdmi_in/ctrl"
        ]
      },
      "axi_interconnect_gp0_M03_AXI": {
        "interface_ports": [
          "axi_interconnect_gp0/M03_AXI",
          "hdmi_out/ctrl"
        ]
      },
      "axi_interconnect_gp0_M04_AXI": {
        "interface_ports": [
          "axi_gpio_video/S_AXI",
          "axi_interconnect_gp0/M04_AXI"
        ]
      },
      "axi_interconnect_gp0_M05_AXI": {
        "interface_ports": [
          "axi_interconnect_gp0/M05_AXI",
          "axi_iic_0/S_AXI"
        ]
      },
      "axi_interconnect_gp0_M06_AXI": {
        "interface_ports": [
          "axi_interconnect_gp0/M06_AXI",
          "vcnet_get_dma_addr/s_axi_AXILiteS"
        ]
      },
      "axi_interconnect_gp0_M07_AXI": {
        "interface_ports": [
          "axi_interconnect_gp0/M07_AXI",
          "vcnet_i2c_wdt/s_axi_AXILiteS"
        ]
      },
      "axi_mem_intercon_M00_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M00_AXI",
          "processing_system7_0/S_AXI_GP0"
        ]
      },
      "axi_vdma_0_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_vdma_0/M_AXIS_MM2S",
          "hdmi_out/S_AXIS"
        ]
      },
      "axi_vdma_0_M_AXI_MM2S": {
        "interface_ports": [
          "axi_interconnect_hp0/S00_AXI",
          "axi_vdma_0/M_AXI_MM2S"
        ]
      },
      "axi_vdma_0_M_AXI_S2MM": {
        "interface_ports": [
          "axi_interconnect_hp0/S01_AXI",
          "axi_vdma_0/M_AXI_S2MM"
        ]
      },
      "hdmi_in_1": {
        "interface_ports": [
          "hdmi_in",
          "hdmi_in/hdmi_in"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_IIC_0": {
        "interface_ports": [
          "hdmi_out_ddc",
          "processing_system7_0/IIC_0"
        ]
      },
      "video_in_M_AXIS": {
        "interface_ports": [
          "axi_vdma_0/S_AXIS_S2MM",
          "hdmi_in/M_AXIS"
        ]
      },
      "video_in_hdmi_in_ddc": {
        "interface_ports": [
          "hdmi_in_ddc",
          "hdmi_in/hdmi_in_ddc"
        ]
      },
      "video_out_hdmi_out": {
        "interface_ports": [
          "hdmi_out",
          "hdmi_out/hdmi_out"
        ]
      }
    },
    "nets": {
      "ACLK_1": {
        "ports": [
          "processing_system7_0/FCLK_CLK1",
          "proc_sys_reset_fclk1/slowest_sync_clk",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "axi_interconnect_hp0/ACLK",
          "axi_interconnect_hp0/S00_ACLK",
          "axi_interconnect_hp0/M00_ACLK",
          "axi_interconnect_hp0/S01_ACLK",
          "axi_vdma_0/m_axi_mm2s_aclk",
          "axi_vdma_0/m_axis_mm2s_aclk",
          "axi_vdma_0/m_axi_s2mm_aclk",
          "axi_vdma_0/s_axis_s2mm_aclk",
          "axi_interconnect_gp0/M06_ACLK",
          "vcnet_get_dma_addr/CLK",
          "hdmi_in/aclk",
          "hdmi_out/aclk"
        ]
      },
      "ACLK_2": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "proc_sys_reset_fclk0/slowest_sync_clk",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "axi_gpio_video/s_axi_aclk",
          "axi_interconnect_gp0/ACLK",
          "axi_interconnect_gp0/S00_ACLK",
          "axi_interconnect_gp0/M00_ACLK",
          "axi_interconnect_gp0/M01_ACLK",
          "axi_interconnect_gp0/M02_ACLK",
          "axi_interconnect_gp0/M03_ACLK",
          "axi_interconnect_gp0/M04_ACLK",
          "axi_vdma_0/s_axi_lite_aclk",
          "axi_iic_0/s_axi_aclk",
          "axi_interconnect_gp0/M05_ACLK",
          "axi_interconnect_gp0/M07_ACLK",
          "axi_mem_intercon/S00_ACLK",
          "processing_system7_0/S_AXI_GP0_ACLK",
          "axi_mem_intercon/M00_ACLK",
          "axi_mem_intercon/ACLK",
          "vcnet_i2c_wdt/CLK",
          "hdmi_in/s_axi_aclk",
          "hdmi_out/s_axi_aclk"
        ]
      },
      "ARESETN_1": {
        "ports": [
          "proc_sys_reset_fclk0/interconnect_aresetn",
          "axi_interconnect_gp0/ARESETN"
        ]
      },
      "I2S_BCLK_0_1": {
        "ports": [
          "I2S_BCLK_0",
          "vcnet_i2c_wdt/I2S_BCLK_0"
        ]
      },
      "I2S_DAT_0_1": {
        "ports": [
          "I2S_DAT_0",
          "vcnet_i2c_wdt/I2S_DAT_0"
        ]
      },
      "I2S_LR_0_1": {
        "ports": [
          "I2S_LR_0",
          "vcnet_i2c_wdt/I2S_LR_0"
        ]
      },
      "Net": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "proc_sys_reset_0/ext_reset_in",
          "proc_sys_reset_fclk0/ext_reset_in",
          "proc_sys_reset_fclk1/ext_reset_in"
        ]
      },
      "Net1": {
        "ports": [
          "I2C_SCL_0",
          "vcnet_i2c_wdt/I2C_SCL_0"
        ]
      },
      "Net2": {
        "ports": [
          "I2C_SDA_0",
          "vcnet_i2c_wdt/I2C_SDA_0"
        ]
      },
      "axi_gpio_video_ip2intc_irpt": {
        "ports": [
          "axi_gpio_video/ip2intc_irpt",
          "xlconcat_0/In4"
        ]
      },
      "axi_iic_0_iic2intc_irpt": {
        "ports": [
          "axi_iic_0/iic2intc_irpt"
        ]
      },
      "axi_interconnect_hp0_S01_AXI_awready": {
        "ports": [
          "axi_interconnect_hp0/S01_AXI_awready",
          "axi_vdma_0/m_axi_s2mm_awready",
          "vcnet_get_dma_addr/AXI_AWREADY"
        ]
      },
      "axi_vdma_0_m_axi_s2mm_awaddr": {
        "ports": [
          "axi_vdma_0/m_axi_s2mm_awaddr",
          "axi_interconnect_hp0/S01_AXI_awaddr",
          "vcnet_get_dma_addr/AXI_AWADDR"
        ]
      },
      "axi_vdma_0_m_axi_s2mm_awvalid": {
        "ports": [
          "axi_vdma_0/m_axi_s2mm_awvalid",
          "axi_interconnect_hp0/S01_AXI_awvalid",
          "vcnet_get_dma_addr/AXI_AWVALID"
        ]
      },
      "axi_vdma_0_mm2s_introut": {
        "ports": [
          "axi_vdma_0/mm2s_introut",
          "xlconcat_0/In0"
        ]
      },
      "axi_vdma_0_s2mm_introut": {
        "ports": [
          "axi_vdma_0/s2mm_introut",
          "xlconcat_0/In1"
        ]
      },
      "dvi2rgb_0_PixelClk": {
        "ports": [
          "hdmi_in/PixelClk",
          "proc_sys_reset_0/slowest_sync_clk"
        ]
      },
      "dvi2rgb_0_aPixelClkLckd": {
        "ports": [
          "hdmi_in/pLocked",
          "proc_sys_reset_0/aux_reset_in",
          "axi_gpio_video/gpio2_io_i"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "hdmi_in/resetn"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "hdmi_in/vid_io_in_reset"
        ]
      },
      "proc_sys_reset_fclk0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_fclk0/peripheral_aresetn",
          "axi_gpio_video/s_axi_aresetn",
          "axi_interconnect_gp0/S00_ARESETN",
          "axi_interconnect_gp0/M00_ARESETN",
          "axi_interconnect_gp0/M01_ARESETN",
          "axi_interconnect_gp0/M02_ARESETN",
          "axi_interconnect_gp0/M03_ARESETN",
          "axi_interconnect_gp0/M04_ARESETN",
          "axi_vdma_0/axi_resetn",
          "axi_iic_0/s_axi_aresetn",
          "axi_interconnect_gp0/M05_ARESETN",
          "axi_interconnect_gp0/M07_ARESETN",
          "axi_mem_intercon/S00_ARESETN",
          "axi_mem_intercon/M00_ARESETN",
          "axi_mem_intercon/ARESETN",
          "vcnet_i2c_wdt/RESET_N",
          "hdmi_in/aRst_n",
          "hdmi_out/s_axi_aresetn"
        ]
      },
      "proc_sys_reset_fclk1_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_fclk1/interconnect_aresetn",
          "axi_interconnect_hp0/ARESETN"
        ]
      },
      "proc_sys_reset_fclk1_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_fclk1/peripheral_aresetn",
          "axi_interconnect_hp0/S00_ARESETN",
          "axi_interconnect_hp0/M00_ARESETN",
          "axi_interconnect_hp0/S01_ARESETN",
          "axi_interconnect_gp0/M06_ARESETN",
          "vcnet_get_dma_addr/RESETN"
        ]
      },
      "processing_system7_0_FCLK_CLK2": {
        "ports": [
          "processing_system7_0/FCLK_CLK2",
          "hdmi_in/RefClk"
        ]
      },
      "regs_i2c_master_0_LED": {
        "ports": [
          "vcnet_i2c_wdt/LED_0",
          "LED_0"
        ]
      },
      "video_in_irq": {
        "ports": [
          "hdmi_in/irq",
          "xlconcat_0/In3"
        ]
      },
      "video_out_irq": {
        "ports": [
          "hdmi_out/irq",
          "xlconcat_0/In2"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "processing_system7_0/IRQ_F2P"
        ]
      }
    },
    "addressing": {
      "/axi_vdma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_dynclk_0_S_AXI_LITE_reg": {
                "address_block": "/hdmi_out/axi_dynclk_0/S_AXI_LITE/S_AXI_LITE_reg",
                "offset": "0x43C00000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_LITE_BASEADDR",
                "offset_high_param": "C_S_AXI_LITE_HIGHADDR"
              },
              "SEG_axi_gpio_video_Reg": {
                "address_block": "/axi_gpio_video/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x41600000",
                "range": "64K"
              },
              "SEG_axi_vdma_0_Reg": {
                "address_block": "/axi_vdma_0/S_AXI_LITE/Reg",
                "offset": "0x43000000",
                "range": "64K"
              },
              "SEG_axilite_regs_0_reg0": {
                "address_block": "/vcnet_get_dma_addr/axilite_regs_0/s_axi_AXILiteS/reg0",
                "offset": "0x43C30000",
                "range": "64K"
              },
              "SEG_axilite_regs_1_reg0": {
                "address_block": "/vcnet_i2c_wdt/axilite_regs_1/s_axi_AXILiteS/reg0",
                "offset": "0x43C40000",
                "range": "64K"
              },
              "SEG_v_tc_in_Reg": {
                "address_block": "/hdmi_in/v_tc_in/ctrl/Reg",
                "offset": "0x43C10000",
                "range": "64K"
              },
              "SEG_v_tc_out_Reg": {
                "address_block": "/hdmi_out/v_tc_out/ctrl/Reg",
                "offset": "0x43C20000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/vcnet_i2c_wdt/block_aximaster_0": {
        "address_spaces": {
          "interface_aximm": {
            "segments": {
              "SEG_processing_system7_0_GP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              },
              "SEG_processing_system7_0_GP0_IOP": {
                "address_block": "/processing_system7_0/S_AXI_GP0/GP0_IOP",
                "offset": "0xE0000000",
                "range": "4M"
              },
              "SEG_processing_system7_0_GP0_M_AXI_GP0": {
                "address_block": "/processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0",
                "offset": "0x40000000",
                "range": "1G"
              },
              "SEG_processing_system7_0_GP0_QSPI_LINEAR": {
                "address_block": "/processing_system7_0/S_AXI_GP0/GP0_QSPI_LINEAR",
                "offset": "0xFC000000",
                "range": "16M"
              }
            }
          }
        }
      }
    }
  }
}