{"Source Block": ["hdl/library/util_adc_pack/util_adc_pack.v@153:175@HdlStmProcess", "  wire            chan_valid;\n\n  assign dsync        = dvalid;\n  assign chan_valid   = chan_valid_0 | chan_valid_1 | chan_valid_2 | chan_valid_3 | chan_valid_4 | chan_valid_5 | chan_valid_6 | chan_valid_7 ;\n\n  always @(posedge clk)\n  begin\n    enable_cnt   = enable_cnt_0 + enable_cnt_1;\n    enable_cnt_0 = chan_enable_0 + chan_enable_1 + chan_enable_2 + chan_enable_3;\n    if (CHANNELS == 8)\n    begin\n      enable_cnt_1 = chan_enable_4 + chan_enable_5 + chan_enable_6 + chan_enable_7;\n    end\n    else\n    begin\n      enable_cnt_1 = 0;\n    end\n  end\n\n  always @(posedge clk)\n  begin\n    if(chan_valid == 1'b1)\n    begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[162, "    if (CHANNELS == 8)\n"]], "Add": [[162, "    if (NUM_OF_CHANNELS == 8)\n"]]}}