/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [22:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[46] ? in_data[20] : in_data[95]);
  assign celloutsig_1_4z = !(celloutsig_1_3z ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_1_7z = !(celloutsig_1_4z ? celloutsig_1_5z : in_data[104]);
  assign celloutsig_1_13z = !(celloutsig_1_5z ? celloutsig_1_1z[1] : celloutsig_1_11z);
  assign celloutsig_1_15z = !(celloutsig_1_6z[1] ? celloutsig_1_11z : celloutsig_1_4z);
  assign celloutsig_0_5z = !(celloutsig_0_1z ? celloutsig_0_0z : in_data[67]);
  assign celloutsig_0_7z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_2z);
  assign celloutsig_0_13z = !(_00_ ? celloutsig_0_8z[7] : celloutsig_0_7z);
  assign celloutsig_0_19z = !(celloutsig_0_4z ? celloutsig_0_17z : celloutsig_0_13z);
  assign celloutsig_0_2z = !(celloutsig_0_0z ? celloutsig_0_1z : celloutsig_0_1z);
  reg [6:0] _12_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _12_ <= 7'h00;
    else _12_ <= { in_data[70:67], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z };
  assign { _01_[6:2], _00_, _01_[0] } = _12_;
  assign celloutsig_1_3z = { celloutsig_1_1z[0], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } && { in_data[140], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_3z = { in_data[32:31], celloutsig_0_0z } && { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_8z = celloutsig_1_6z[4:0] && { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z } && { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } && { in_data[18:16], celloutsig_0_0z };
  assign celloutsig_0_17z = { in_data[59:52], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z } && in_data[56:46];
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z } | { in_data[164:160], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_12z = { celloutsig_1_6z[5:0], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } | { celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_11z };
  assign celloutsig_0_8z = { in_data[31:23], celloutsig_0_5z } | in_data[27:18];
  assign celloutsig_0_22z = in_data[57:46] | { in_data[65:56], celloutsig_0_11z, celloutsig_0_17z };
  assign celloutsig_0_23z = { in_data[66:63], celloutsig_0_13z } | { celloutsig_0_8z[7:5], celloutsig_0_2z, celloutsig_0_19z };
  assign celloutsig_1_1z = { in_data[125:123], celloutsig_1_0z } | { in_data[148:146], celloutsig_1_0z };
  assign celloutsig_1_5z = ~((celloutsig_1_4z & in_data[123]) | (celloutsig_1_0z & celloutsig_1_4z));
  assign celloutsig_1_9z = ~((celloutsig_1_0z & celloutsig_1_0z) | (in_data[151] & celloutsig_1_7z));
  assign celloutsig_1_11z = ~((celloutsig_1_9z & celloutsig_1_2z) | (celloutsig_1_7z & celloutsig_1_4z));
  assign celloutsig_1_18z = ~((celloutsig_1_13z & celloutsig_1_15z) | (celloutsig_1_11z & celloutsig_1_12z[12]));
  assign celloutsig_1_19z = ~((celloutsig_1_3z & celloutsig_1_0z) | (celloutsig_1_6z[1] & celloutsig_1_18z));
  assign celloutsig_0_6z = ~((in_data[46] & celloutsig_0_4z) | (celloutsig_0_2z & celloutsig_0_1z));
  assign celloutsig_0_11z = ~((celloutsig_0_5z & celloutsig_0_8z[6]) | (celloutsig_0_5z & celloutsig_0_6z));
  assign celloutsig_1_0z = ~((in_data[179] & in_data[121]) | (in_data[169] & in_data[161]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z & celloutsig_1_1z[0]) | (in_data[144] & in_data[122]));
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[43:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
