// Seed: 2745831397
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_12;
  ;
  assign id_10 = id_11;
  assign id_11 = id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_5,
      id_5,
      id_1,
      id_2,
      id_1,
      id_5,
      id_2,
      id_5,
      id_5
  );
  input wire id_3;
  inout wire id_2;
  xor primCall (id_5, id_2, id_4, id_1);
  inout wire id_1;
endmodule
