#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Oct 13 19:07:47 2019
# Process ID: 2348
# Current directory: C:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.runs/design_1_icsuart0_0_0_synth_1
# Command line: vivado.exe -log design_1_icsuart0_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_icsuart0_0_0.tcl
# Log file: C:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.runs/design_1_icsuart0_0_0_synth_1/design_1_icsuart0_0_0.vds
# Journal file: C:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.runs/design_1_icsuart0_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_icsuart0_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/PmodICSIF/FPGA/ip_repo/icsuart0_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_icsuart0_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1640 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 393.930 ; gain = 98.770
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_icsuart0_0_0' [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ip/design_1_icsuart0_0_0/synth/design_1_icsuart0_0_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter CYCLES bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'icsuart0_v1_0' declared at 'c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/0693/hdl/icsuart0_v1_0.vhd:5' bound to instance 'U0' of component 'icsuart0_v1_0' [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ip/design_1_icsuart0_0_0/synth/design_1_icsuart0_0_0.vhd:153]
INFO: [Synth 8-638] synthesizing module 'icsuart0_v1_0' [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/0693/hdl/icsuart0_v1_0.vhd:56]
	Parameter CYCLES bound to: 5 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'icsuart0_v1_0_S00_AXI' declared at 'c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/0693/hdl/icsuart0_v1_0_S00_AXI.vhd:5' bound to instance 'icsuart0_v1_0_S00_AXI_inst' of component 'icsuart0_v1_0_S00_AXI' [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/0693/hdl/icsuart0_v1_0.vhd:132]
INFO: [Synth 8-638] synthesizing module 'icsuart0_v1_0_S00_AXI' [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/0693/hdl/icsuart0_v1_0_S00_AXI.vhd:95]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'Status' is read in the process but is not in the sensitivity list [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/0693/hdl/icsuart0_v1_0_S00_AXI.vhd:362]
WARNING: [Synth 8-614] signal 'RxData' is read in the process but is not in the sensitivity list [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/0693/hdl/icsuart0_v1_0_S00_AXI.vhd:362]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/0693/hdl/icsuart0_v1_0_S00_AXI.vhd:233]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/0693/hdl/icsuart0_v1_0_S00_AXI.vhd:235]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/0693/hdl/icsuart0_v1_0_S00_AXI.vhd:411]
INFO: [Synth 8-256] done synthesizing module 'icsuart0_v1_0_S00_AXI' (1#1) [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/0693/hdl/icsuart0_v1_0_S00_AXI.vhd:95]
INFO: [Synth 8-637] synthesizing blackbox instance 'i_uart' of component 'icsuart0_core' [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/0693/hdl/icsuart0_v1_0.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'icsuart0_v1_0' (2#1) [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ipshared/0693/hdl/icsuart0_v1_0.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'design_1_icsuart0_0_0' (3#1) [c:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.srcs/sources_1/bd/design_1/ip/design_1_icsuart0_0_0/synth/design_1_icsuart0_0_0.vhd:85]
WARNING: [Synth 8-3331] design icsuart0_v1_0_S00_AXI has unconnected port RxData_valid
WARNING: [Synth 8-3331] design icsuart0_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design icsuart0_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design icsuart0_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design icsuart0_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design icsuart0_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design icsuart0_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 450.973 ; gain = 155.813
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 450.973 ; gain = 155.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 450.973 ; gain = 155.813
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 768.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 768.695 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 772.375 ; gain = 3.680
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 772.375 ; gain = 477.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 772.375 ; gain = 477.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 772.375 ; gain = 477.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 772.375 ; gain = 477.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module icsuart0_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_icsuart0_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_icsuart0_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_icsuart0_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_icsuart0_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_icsuart0_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_icsuart0_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/icsuart0_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/icsuart0_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/icsuart0_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/icsuart0_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/icsuart0_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/icsuart0_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 772.375 ; gain = 477.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 776.238 ; gain = 481.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 776.461 ; gain = 481.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 788.199 ; gain = 493.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 788.199 ; gain = 493.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 788.199 ; gain = 493.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 788.199 ; gain = 493.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 788.199 ; gain = 493.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 788.199 ; gain = 493.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 788.199 ; gain = 493.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |icsuart0_core |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |icsuart0_core_bbox_0 |     1|
|2     |LUT1                 |     1|
|3     |LUT2                 |    34|
|4     |LUT3                 |     1|
|5     |LUT4                 |     9|
|6     |LUT5                 |    12|
|7     |LUT6                 |    38|
|8     |FDRE                 |   171|
|9     |FDSE                 |     4|
+------+---------------------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |   337|
|2     |  U0                           |icsuart0_v1_0         |   337|
|3     |    icsuart0_v1_0_S00_AXI_inst |icsuart0_v1_0_S00_AXI |   270|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 788.199 ; gain = 493.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 788.199 ; gain = 171.637
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 788.199 ; gain = 493.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 798.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 798.109 ; gain = 511.961
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 798.109 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.runs/design_1_icsuart0_0_0_synth_1/design_1_icsuart0_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_icsuart0_0_0, cache-ID = 17588913d55b6b6b
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 798.109 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Projects/PmodICSIF/FPGA/icsuartcore0/icsuartcore0.runs/design_1_icsuart0_0_0_synth_1/design_1_icsuart0_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_icsuart0_0_0_utilization_synth.rpt -pb design_1_icsuart0_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 13 19:08:41 2019...
