<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::MipsSEInstrInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;16.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1MipsSEInstrInfo.html">MipsSEInstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classllvm_1_1MipsSEInstrInfo-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::MipsSEInstrInfo Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="MipsSEInstrInfo_8h_source.html">Target/Mips/MipsSEInstrInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::MipsSEInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1MipsSEInstrInfo__inherit__graph.png" border="0" usemap="#allvm_1_1MipsSEInstrInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="allvm_1_1MipsSEInstrInfo_inherit__map" id="allvm_1_1MipsSEInstrInfo_inherit__map">
<area shape="rect" title=" " alt="" coords="5,153,153,178"/>
<area shape="rect" href="classllvm_1_1MipsInstrInfo.html" title=" " alt="" coords="14,79,144,105"/>
<area shape="poly" title=" " alt="" coords="82,119,82,152,76,152,76,119"/>
<area shape="rect" href="classMipsGenInstrInfo.html" title=" " alt="" coords="18,5,140,31"/>
<area shape="poly" title=" " alt="" coords="82,46,82,79,76,79,76,46"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::MipsSEInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1MipsSEInstrInfo__coll__graph.png" border="0" usemap="#allvm_1_1MipsSEInstrInfo_coll__map" alt="Collaboration graph"/></div>
<map name="allvm_1_1MipsSEInstrInfo_coll__map" id="allvm_1_1MipsSEInstrInfo_coll__map">
<area shape="rect" title=" " alt="" coords="817,112,964,138"/>
<area shape="rect" href="classllvm_1_1MipsInstrInfo.html" title=" " alt="" coords="638,112,767,138"/>
<area shape="poly" title=" " alt="" coords="782,122,816,122,816,128,782,128"/>
<area shape="rect" href="classMipsGenInstrInfo.html" title=" " alt="" coords="375,63,496,88"/>
<area shape="poly" title=" " alt="" coords="511,84,615,102,646,109,645,114,613,107,510,89"/>
<area shape="rect" href="classllvm_1_1MipsSubtarget.html" title=" " alt="" coords="367,112,504,138"/>
<area shape="poly" title=" " alt="" coords="519,122,637,122,637,128,519,128"/>
<area shape="rect" href="classMipsGenSubtargetInfo.html" title=" " alt="" coords="36,5,187,31"/>
<area shape="poly" title=" " alt="" coords="202,20,274,34,311,47,344,65,353,74,357,83,361,91,368,99,386,109,384,114,365,103,357,94,353,85,349,77,341,70,308,52,273,39,201,25"/>
<area shape="rect" title=" " alt="" coords="5,55,218,80"/>
<area shape="poly" title=" " alt="" coords="218,81,343,102,375,109,374,114,342,107,217,86"/>
<area shape="rect" title=" " alt="" coords="23,105,200,145"/>
<area shape="poly" title=" " alt="" coords="215,122,366,122,366,128,215,128"/>
<area shape="rect" title=" " alt="" coords="24,170,199,211"/>
<area shape="poly" title=" " alt="" coords="213,168,342,143,374,136,375,141,343,148,214,174"/>
<area shape="rect" title=" " alt="" coords="18,235,205,276"/>
<area shape="poly" title=" " alt="" coords="218,237,282,217,313,203,341,184,349,176,352,167,356,157,365,147,383,136,386,141,368,151,361,160,357,169,353,179,344,189,315,207,284,222,220,243"/>
<area shape="rect" href="classunsigned.html" title=" " alt="" coords="399,161,472,187"/>
<area shape="poly" title=" " alt="" coords="486,164,613,143,645,136,647,141,615,148,487,170"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:aad7908c2e36aed91e90c9d06f4446bad" id="r_aad7908c2e36aed91e90c9d06f4446bad"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad7908c2e36aed91e90c9d06f4446bad">MipsSEInstrInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;STI)</td></tr>
<tr class="separator:aad7908c2e36aed91e90c9d06f4446bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec7e6338c3acdda89ef11fb6963bc5ea" id="r_aec7e6338c3acdda89ef11fb6963bc5ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsRegisterInfo.html">MipsRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aec7e6338c3acdda89ef11fb6963bc5ea">getRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:aec7e6338c3acdda89ef11fb6963bc5ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegisterInfo - <a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> is a superset of MRegister info.  <br /></td></tr>
<tr class="separator:aec7e6338c3acdda89ef11fb6963bc5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a832e9ce84ba2a9eb8be4a8b0cc15a602" id="r_a832e9ce84ba2a9eb8be4a8b0cc15a602"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a832e9ce84ba2a9eb8be4a8b0cc15a602">isLoadFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a832e9ce84ba2a9eb8be4a8b0cc15a602"><td class="mdescLeft">&#160;</td><td class="mdescRight">isLoadFromStackSlot - If the specified machine instruction is a direct load from a stack slot, return the virtual or physical register number of the destination along with the FrameIndex of the loaded stack slot.  <br /></td></tr>
<tr class="separator:a832e9ce84ba2a9eb8be4a8b0cc15a602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c68515fc68b9bb91108d49019c7c151" id="r_a5c68515fc68b9bb91108d49019c7c151"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5c68515fc68b9bb91108d49019c7c151">isStoreToStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a5c68515fc68b9bb91108d49019c7c151"><td class="mdescLeft">&#160;</td><td class="mdescRight">isStoreToStackSlot - If the specified machine instruction is a direct store to a stack slot, return the virtual or physical register number of the source reg along with the FrameIndex of the loaded stack slot.  <br /></td></tr>
<tr class="separator:a5c68515fc68b9bb91108d49019c7c151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02e83a7aa0c64ded0b51694e6e382bef" id="r_a02e83a7aa0c64ded0b51694e6e382bef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a02e83a7aa0c64ded0b51694e6e382bef">copyPhysReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">KillSrc</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a02e83a7aa0c64ded0b51694e6e382bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab193ba4da3fd147891adcf9efbc93aa2" id="r_ab193ba4da3fd147891adcf9efbc93aa2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab193ba4da3fd147891adcf9efbc93aa2">storeRegToStack</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="classbool.html">bool</a> isKill, int FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, int64_t <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:ab193ba4da3fd147891adcf9efbc93aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6114b59e630035a5f49ab92c7bad0f12" id="r_a6114b59e630035a5f49ab92c7bad0f12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6114b59e630035a5f49ab92c7bad0f12">loadRegFromStack</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DestReg, int FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, int64_t <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a6114b59e630035a5f49ab92c7bad0f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9714a1857cb76df9587535de4150e1a" id="r_ab9714a1857cb76df9587535de4150e1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab9714a1857cb76df9587535de4150e1a">expandPostRAPseudo</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:ab9714a1857cb76df9587535de4150e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa0f9d10e8be64cf31192873787b0fb6" id="r_aaa0f9d10e8be64cf31192873787b0fb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaa0f9d10e8be64cf31192873787b0fb6">isBranchWithImm</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:aaa0f9d10e8be64cf31192873787b0fb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">isBranchWithImm - Return true if the branch contains an immediate operand (  <br /></td></tr>
<tr class="separator:aaa0f9d10e8be64cf31192873787b0fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2132f7ddc34019d698975128fca4187" id="r_af2132f7ddc34019d698975128fca4187"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af2132f7ddc34019d698975128fca4187">getOppositeBranchOpc</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:af2132f7ddc34019d698975128fca4187"><td class="mdescLeft">&#160;</td><td class="mdescRight">getOppositeBranchOpc - Return the inverse of the specified opcode, e.g.  <br /></td></tr>
<tr class="separator:af2132f7ddc34019d698975128fca4187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5029a9a110d5000ca84dfcd7e972e393" id="r_a5029a9a110d5000ca84dfcd7e972e393"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5029a9a110d5000ca84dfcd7e972e393">adjustStackPtr</a> (<a class="el" href="classunsigned.html">unsigned</a> SP, int64_t Amount, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a5029a9a110d5000ca84dfcd7e972e393"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adjust SP by Amount bytes.  <br /></td></tr>
<tr class="separator:a5029a9a110d5000ca84dfcd7e972e393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa40f4913df15aca03301144b7f1673df" id="r_aa40f4913df15aca03301144b7f1673df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa40f4913df15aca03301144b7f1673df">loadImmediate</a> (int64_t Imm, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> II, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classunsigned.html">unsigned</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">NewImm</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa40f4913df15aca03301144b7f1673df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit a series of instructions to load an immediate.  <br /></td></tr>
<tr class="separator:aa40f4913df15aca03301144b7f1673df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1MipsInstrInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1MipsInstrInfo')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1MipsInstrInfo.html">llvm::MipsInstrInfo</a></td></tr>
<tr class="memitem:a3752bcb29f71848006107402e54cf74b inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_a3752bcb29f71848006107402e54cf74b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a3752bcb29f71848006107402e54cf74b">MipsInstrInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;STI, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1MipsInstrInfo.html#a96d190dd1f82d694b62678659badfcc5">UncondBrOpc</a>)</td></tr>
<tr class="separator:a3752bcb29f71848006107402e54cf74b inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc6e9dfe13270e36a332b4daeb53bd4 inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_a2fc6e9dfe13270e36a332b4daeb53bd4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a2fc6e9dfe13270e36a332b4daeb53bd4">analyzeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">AllowModify</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a2fc6e9dfe13270e36a332b4daeb53bd4 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Branch Analysis.  <br /></td></tr>
<tr class="separator:a2fc6e9dfe13270e36a332b4daeb53bd4 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c7c6f6fad59cb7797cde1aab0265e5 inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_af9c7c6f6fad59cb7797cde1aab0265e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#af9c7c6f6fad59cb7797cde1aab0265e5">removeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, int *<a class="el" href="classllvm_1_1ilist__node__impl.html">BytesRemoved</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:af9c7c6f6fad59cb7797cde1aab0265e5 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69844bca212f09027ea41fa010fafe10 inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_a69844bca212f09027ea41fa010fafe10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a69844bca212f09027ea41fa010fafe10">insertBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, int *<a class="el" href="classllvm_1_1ilist__node__impl.html">BytesAdded</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a69844bca212f09027ea41fa010fafe10 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66639d41415d72e514e514c259533b9c inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_a66639d41415d72e514e514c259533b9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a66639d41415d72e514e514c259533b9c">reverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a66639d41415d72e514e514c259533b9c inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">reverseBranchCondition - Return the inverse opcode of the specified Branch instruction.  <br /></td></tr>
<tr class="separator:a66639d41415d72e514e514c259533b9c inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1c9931dc5cfff031352bf6a5c7c3ff inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_a1a1c9931dc5cfff031352bf6a5c7c3ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cb">BranchType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a1a1c9931dc5cfff031352bf6a5c7c3ff">analyzeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">AllowModify</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">BranchInstrs</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1a1c9931dc5cfff031352bf6a5c7c3ff inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61e3c0d82007ef6451aa44304af86839 inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_a61e3c0d82007ef6451aa44304af86839"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a61e3c0d82007ef6451aa44304af86839">getEquivalentCompactForm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a61e3c0d82007ef6451aa44304af86839 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine the opcode of a non-delay slot form for a branch if one exists.  <br /></td></tr>
<tr class="separator:a61e3c0d82007ef6451aa44304af86839 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2adf4087bc7590487a999f76cf7dce04 inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_a2adf4087bc7590487a999f76cf7dce04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a2adf4087bc7590487a999f76cf7dce04">isBranchOffsetInRange</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">BranchOpc</a>, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">BrOffset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a2adf4087bc7590487a999f76cf7dce04 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine if the branch target is in range.  <br /></td></tr>
<tr class="separator:a2adf4087bc7590487a999f76cf7dce04 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dcd37ae69b31428f0cc1cffb0b63a40 inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_a1dcd37ae69b31428f0cc1cffb0b63a40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a1dcd37ae69b31428f0cc1cffb0b63a40">SafeInForbiddenSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1dcd37ae69b31428f0cc1cffb0b63a40 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predicate to determine if an instruction can go in a forbidden slot.  <br /></td></tr>
<tr class="separator:a1dcd37ae69b31428f0cc1cffb0b63a40 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a506d59d745bce4ecf472b2a3580219bd inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_a506d59d745bce4ecf472b2a3580219bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a506d59d745bce4ecf472b2a3580219bd">SafeInFPUDelaySlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MIInSlot</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">FPUMI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a506d59d745bce4ecf472b2a3580219bd inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predicate to determine if an instruction can go in an FPU delay slot.  <br /></td></tr>
<tr class="separator:a506d59d745bce4ecf472b2a3580219bd inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64bfddcfc4db367cec978a34653a69f3 inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_a64bfddcfc4db367cec978a34653a69f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a64bfddcfc4db367cec978a34653a69f3">SafeInLoadDelaySlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MIInSlot</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">LoadMI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a64bfddcfc4db367cec978a34653a69f3 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predicate to determine if an instruction can go in a load delay slot.  <br /></td></tr>
<tr class="separator:a64bfddcfc4db367cec978a34653a69f3 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4efa27ac5949050203194f9a9fe8a723 inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_a4efa27ac5949050203194f9a9fe8a723"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a4efa27ac5949050203194f9a9fe8a723">HasForbiddenSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4efa27ac5949050203194f9a9fe8a723 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predicate to determine if an instruction has a forbidden slot.  <br /></td></tr>
<tr class="separator:a4efa27ac5949050203194f9a9fe8a723 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a987f10473539bf6f0bf2565cf3c28763 inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_a987f10473539bf6f0bf2565cf3c28763"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a987f10473539bf6f0bf2565cf3c28763">HasFPUDelaySlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a987f10473539bf6f0bf2565cf3c28763 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predicate to determine if an instruction has an FPU delay slot.  <br /></td></tr>
<tr class="separator:a987f10473539bf6f0bf2565cf3c28763 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c794b183a35619fd27e067cc8df2ec inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_ae0c794b183a35619fd27e067cc8df2ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#ae0c794b183a35619fd27e067cc8df2ec">HasLoadDelaySlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae0c794b183a35619fd27e067cc8df2ec inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predicate to determine if an instruction has a load delay slot.  <br /></td></tr>
<tr class="separator:ae0c794b183a35619fd27e067cc8df2ec inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff60e572738d0bd9db17bdb42f48a027 inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_aff60e572738d0bd9db17bdb42f48a027"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#aff60e572738d0bd9db17bdb42f48a027">insertNoop</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:aff60e572738d0bd9db17bdb42f48a027 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert nop instruction when hazard condition is found.  <br /></td></tr>
<tr class="separator:aff60e572738d0bd9db17bdb42f48a027 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20491e3d4f88b3e92bb223d6f23480c6 inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_a20491e3d4f88b3e92bb223d6f23480c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a20491e3d4f88b3e92bb223d6f23480c6">insertNop</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a20491e3d4f88b3e92bb223d6f23480c6 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert an ISA appropriate <code>nop</code>.  <br /></td></tr>
<tr class="separator:a20491e3d4f88b3e92bb223d6f23480c6 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e06e0f33a78381418e60bf850e7efde inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_a1e06e0f33a78381418e60bf850e7efde"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a1e06e0f33a78381418e60bf850e7efde">getInstSizeInBytes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a1e06e0f33a78381418e60bf850e7efde inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of bytes of code the specified instruction may be.  <br /></td></tr>
<tr class="separator:a1e06e0f33a78381418e60bf850e7efde inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70d841624d43d450f036acec8789977f inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_a70d841624d43d450f036acec8789977f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a70d841624d43d450f036acec8789977f">storeRegToStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="classbool.html">bool</a> isKill, int FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a70d841624d43d450f036acec8789977f inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accb38f1d8dc084098f532f6fcde49181 inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_accb38f1d8dc084098f532f6fcde49181"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#accb38f1d8dc084098f532f6fcde49181">loadRegFromStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DestReg, int FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:accb38f1d8dc084098f532f6fcde49181 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a413a71e2c9cce53190ed87f9f7827ba4 inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_a413a71e2c9cce53190ed87f9f7827ba4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a413a71e2c9cce53190ed87f9f7827ba4">genInstrWithNewOpc</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NewOpc</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a413a71e2c9cce53190ed87f9f7827ba4 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create an instruction which has the same operands and memory operands as MI but has a new opcode.  <br /></td></tr>
<tr class="separator:a413a71e2c9cce53190ed87f9f7827ba4 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac96f8a3940634f98f183e23e6ff35f7e inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_ac96f8a3940634f98f183e23e6ff35f7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#ac96f8a3940634f98f183e23e6ff35f7e">findCommutedOpIndices</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">SrcOpIdx1</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">SrcOpIdx2</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:ac96f8a3940634f98f183e23e6ff35f7e inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2085664dc930157970b0210392f7f09 inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_aa2085664dc930157970b0210392f7f09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#aa2085664dc930157970b0210392f7f09">verifyInstruction</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ErrInfo</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:aa2085664dc930157970b0210392f7f09 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform target specific instruction verification.  <br /></td></tr>
<tr class="separator:aa2085664dc930157970b0210392f7f09 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4b427632c38d3094455c63ce5b4b346 inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_aa4b427632c38d3094455c63ce5b4b346"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#aa4b427632c38d3094455c63ce5b4b346">decomposeMachineOperandsTargetFlags</a> (<a class="el" href="classunsigned.html">unsigned</a> TF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:aa4b427632c38d3094455c63ce5b4b346 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a116b3cb5585ccccbc7d617ed4db9e387 inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_a116b3cb5585ccccbc7d617ed4db9e387"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a116b3cb5585ccccbc7d617ed4db9e387">getSerializableDirectMachineOperandTargetFlags</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a116b3cb5585ccccbc7d617ed4db9e387 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75313c138825e233baef675bb1c5c43d inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_a75313c138825e233baef675bb1c5c43d"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="structllvm_1_1RegImmPair.html">RegImmPair</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a75313c138825e233baef675bb1c5c43d">isAddImmediate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a75313c138825e233baef675bb1c5c43d inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9fa612919367a702574336b92a242d2 inherit pub_methods_classllvm_1_1MipsInstrInfo" id="r_ac9fa612919367a702574336b92a242d2"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="namespacellvm.html#ad81cebfbef0742380b0227ae7000e0a3">ParamLoadedValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#ac9fa612919367a702574336b92a242d2">describeLoadedValue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:ac9fa612919367a702574336b92a242d2 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-methods" name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a8854278eab2b3efaeaf5ab460fae93b4" id="r_a8854278eab2b3efaeaf5ab460fae93b4"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8854278eab2b3efaeaf5ab460fae93b4">isCopyInstrImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a8854278eab2b3efaeaf5ab460fae93b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the specific machine instruction is a instruction that moves/copies value from one register to another register return destination and source registers as machine operands.  <br /></td></tr>
<tr class="separator:a8854278eab2b3efaeaf5ab460fae93b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1MipsInstrInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1MipsInstrInfo')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1MipsInstrInfo.html">llvm::MipsInstrInfo</a></td></tr>
<tr class="memitem:a5e5faf569e1b9d35ccd98046c7ad6d61 inherit pro_methods_classllvm_1_1MipsInstrInfo" id="r_a5e5faf569e1b9d35ccd98046c7ad6d61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a5e5faf569e1b9d35ccd98046c7ad6d61">isZeroImm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="el" href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5e5faf569e1b9d35ccd98046c7ad6d61 inherit pro_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f25c09896b601cbe577cc8a814ac748 inherit pro_methods_classllvm_1_1MipsInstrInfo" id="r_a3f25c09896b601cbe577cc8a814ac748"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a3f25c09896b601cbe577cc8a814ac748">GetMemOperand</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, int FI, <a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3f25c09896b601cbe577cc8a814ac748 inherit pro_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="inherited" name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_types_classllvm_1_1MipsInstrInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_types_classllvm_1_1MipsInstrInfo')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1MipsInstrInfo.html">llvm::MipsInstrInfo</a></td></tr>
<tr class="memitem:aabfa34ab3ab92062a24aaf2a4da8f1cb inherit pub_types_classllvm_1_1MipsInstrInfo" id="r_aabfa34ab3ab92062a24aaf2a4da8f1cb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cb">BranchType</a> { <br />
&#160;&#160;<a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba5fbf310f723ef8ae8926c9c5a8472808">BT_None</a>
, <a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba105496195d63248246cbd5eeb5683c00">BT_NoBranch</a>
, <a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba0a0002cab7c7c1ea35536c79b93792d1">BT_Uncond</a>
, <a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba781922411cd12112996b219f38f200e6">BT_Cond</a>
, <br />
&#160;&#160;<a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba9cbbca0c886cf51c880f9d0eda696a0b">BT_CondUncond</a>
, <a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cbad22a5d8a64af13f166107a7e23358705">BT_Indirect</a>
<br />
 }</td></tr>
<tr class="separator:aabfa34ab3ab92062a24aaf2a4da8f1cb inherit pub_types_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_methods_classllvm_1_1MipsInstrInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_static_methods_classllvm_1_1MipsInstrInfo')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classllvm_1_1MipsInstrInfo.html">llvm::MipsInstrInfo</a></td></tr>
<tr class="memitem:ab1cad5af795eb63d2436bc3a946f82bf inherit pub_static_methods_classllvm_1_1MipsInstrInfo" id="r_ab1cad5af795eb63d2436bc3a946f82bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsInstrInfo.html">MipsInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#ab1cad5af795eb63d2436bc3a946f82bf">create</a> (<a class="el" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;STI)</td></tr>
<tr class="separator:ab1cad5af795eb63d2436bc3a946f82bf inherit pub_static_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1MipsInstrInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_attribs_classllvm_1_1MipsInstrInfo')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1MipsInstrInfo.html">llvm::MipsInstrInfo</a></td></tr>
<tr class="memitem:a36e76343538f6710d4c38a7b03598da7 inherit pro_attribs_classllvm_1_1MipsInstrInfo" id="r_a36e76343538f6710d4c38a7b03598da7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a></td></tr>
<tr class="separator:a36e76343538f6710d4c38a7b03598da7 inherit pro_attribs_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d190dd1f82d694b62678659badfcc5 inherit pro_attribs_classllvm_1_1MipsInstrInfo" id="r_a96d190dd1f82d694b62678659badfcc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a96d190dd1f82d694b62678659badfcc5">UncondBrOpc</a></td></tr>
<tr class="separator:a96d190dd1f82d694b62678659badfcc5 inherit pro_attribs_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="MipsSEInstrInfo_8h_source.html#l00021">21</a> of file <a class="el" href="MipsSEInstrInfo_8h_source.html">MipsSEInstrInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="aad7908c2e36aed91e90c9d06f4446bad" name="aad7908c2e36aed91e90c9d06f4446bad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad7908c2e36aed91e90c9d06f4446bad">&#9670;&#160;</a></span>MipsSEInstrInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">MipsSEInstrInfo::MipsSEInstrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00033">33</a> of file <a class="el" href="MipsSEInstrInfo_8cpp_source.html">MipsSEInstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a5029a9a110d5000ca84dfcd7e972e393" name="a5029a9a110d5000ca84dfcd7e972e393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5029a9a110d5000ca84dfcd7e972e393">&#9670;&#160;</a></span>adjustStackPtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> MipsSEInstrInfo::adjustStackPtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SP</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>Amount</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>I</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Adjust SP by Amount bytes. </p>

<p>Implements <a class="el" href="classllvm_1_1MipsInstrInfo.html#aae14937e233b1d930d6f040de852ff30">llvm::MipsInstrInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00589">589</a> of file <a class="el" href="MipsSEInstrInfo_8cpp_source.html">MipsSEInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MipsSubtarget_8cpp_source.html#l00284">llvm::MipsSubtarget::getABI()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Kill</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00617">loadImmediate()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="MipsInstrInfo_8h_source.html#l00045">llvm::MipsInstrInfo::Subtarget</a>.</p>

</div>
</div>
<a id="a02e83a7aa0c64ded0b51694e6e382bef" name="a02e83a7aa0c64ded0b51694e6e382bef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02e83a7aa0c64ded0b51694e6e382bef">&#9670;&#160;</a></span>copyPhysReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> MipsSEInstrInfo::copyPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>DestReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>KillSrc</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00083">83</a> of file <a class="el" href="MipsSEInstrInfo_8cpp_source.html">MipsSEInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="Value_8cpp_source.html#l00467">contains()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Implicit</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00063">llvm::RegState::ImplicitDefine</a>, <a class="el" href="MipsSubtarget_8h_source.html#l00314">llvm::MipsSubtarget::inMicroMipsMode()</a>, <a class="el" href="MipsTargetStreamer_8cpp_source.html#l00039">isMicroMips()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="MipsInstrInfo_8h_source.html#l00045">llvm::MipsInstrInfo::Subtarget</a>.</p>

</div>
</div>
<a id="ab9714a1857cb76df9587535de4150e1a" name="ab9714a1857cb76df9587535de4150e1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9714a1857cb76df9587535de4150e1a">&#9670;&#160;</a></span>expandPostRAPseudo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MipsSEInstrInfo::expandPostRAPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00403">403</a> of file <a class="el" href="MipsSEInstrInfo_8cpp_source.html">MipsSEInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8cpp_source.html#l01323">llvm::MachineBasicBlock::erase()</a>, <a class="el" href="MipsSubtarget_8h_source.html#l00314">llvm::MipsSubtarget::inMicroMipsMode()</a>, <a class="el" href="MipsTargetStreamer_8cpp_source.html#l00039">isMicroMips()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="MipsInstrInfo_8h_source.html#l00045">llvm::MipsInstrInfo::Subtarget</a>.</p>

</div>
</div>
<a id="af2132f7ddc34019d698975128fca4187" name="af2132f7ddc34019d698975128fca4187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2132f7ddc34019d698975128fca4187">&#9670;&#160;</a></span>getOppositeBranchOpc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MipsSEInstrInfo::getOppositeBranchOpc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getOppositeBranchOpc - Return the inverse of the specified opcode, e.g. </p>
<p>turning BEQ to BNE. </p>

<p>Implements <a class="el" href="classllvm_1_1MipsInstrInfo.html#ae019cf38df821fca37ec6fbe4732cac5">llvm::MipsInstrInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00502">502</a> of file <a class="el" href="MipsSEInstrInfo_8cpp_source.html">MipsSEInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="aec7e6338c3acdda89ef11fb6963bc5ea" name="aec7e6338c3acdda89ef11fb6963bc5ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec7e6338c3acdda89ef11fb6963bc5ea">&#9670;&#160;</a></span>getRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsRegisterInfo.html">MipsRegisterInfo</a> &amp; MipsSEInstrInfo::getRegisterInfo </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getRegisterInfo - <a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> is a superset of MRegister info. </p>
<p>As such, whenever a client has an instance of instruction info, it should always be able to get register info as well (through this method). </p>

<p>Implements <a class="el" href="classllvm_1_1MipsInstrInfo.html#a9c6192abf8c35bce46f6a64b13301739">llvm::MipsInstrInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00036">36</a> of file <a class="el" href="MipsSEInstrInfo_8cpp_source.html">MipsSEInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="aaa0f9d10e8be64cf31192873787b0fb6" name="aaa0f9d10e8be64cf31192873787b0fb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa0f9d10e8be64cf31192873787b0fb6">&#9670;&#160;</a></span>isBranchWithImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MipsSEInstrInfo::isBranchWithImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isBranchWithImm - Return true if the branch contains an immediate operand ( </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="MipsBranchExpansion_8cpp.html" title="This pass do two things:">lib/Target/Mips/MipsBranchExpansion.cpp</a>). </dd></dl>

<p>Reimplemented from <a class="el" href="classllvm_1_1MipsInstrInfo.html#a417eb34f192da104e17f240e478dc0b8">llvm::MipsInstrInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00488">488</a> of file <a class="el" href="MipsSEInstrInfo_8cpp_source.html">MipsSEInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a8854278eab2b3efaeaf5ab460fae93b4" name="a8854278eab2b3efaeaf5ab460fae93b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8854278eab2b3efaeaf5ab460fae93b4">&#9670;&#160;</a></span>isCopyInstrImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt; <a class="el" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a> &gt; MipsSEInstrInfo::isCopyInstrImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the specific machine instruction is a instruction that moves/copies value from one register to another register return destination and source registers as machine operands. </p>
<p>We check for the common case of 'or', as it's MIPS' preferred instruction for GPRs but we have to check the operands to ensure that is the case.</p>
<p>Other move instructions for MIPS are directly identifiable. </p>

<p class="definition">Definition at line <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00225">225</a> of file <a class="el" href="MipsSEInstrInfo_8cpp_source.html">MipsSEInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00186">isORCopyInst()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00205">isReadOrWriteToDSPReg()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a832e9ce84ba2a9eb8be4a8b0cc15a602" name="a832e9ce84ba2a9eb8be4a8b0cc15a602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a832e9ce84ba2a9eb8be4a8b0cc15a602">&#9670;&#160;</a></span>isLoadFromStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MipsSEInstrInfo::isLoadFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>FrameIndex</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isLoadFromStackSlot - If the specified machine instruction is a direct load from a stack slot, return the virtual or physical register number of the destination along with the FrameIndex of the loaded stack slot. </p>
<p>If not, return 0. This predicate must return 0 if the instruction has any side effects other than loading from the stack slot. </p>

<p class="definition">Definition at line <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00045">45</a> of file <a class="el" href="MipsSEInstrInfo_8cpp_source.html">MipsSEInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MipsInstrInfo_8cpp_source.html#l00051">llvm::MipsInstrInfo::isZeroImm()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a5c68515fc68b9bb91108d49019c7c151" name="a5c68515fc68b9bb91108d49019c7c151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c68515fc68b9bb91108d49019c7c151">&#9670;&#160;</a></span>isStoreToStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MipsSEInstrInfo::isStoreToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>FrameIndex</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isStoreToStackSlot - If the specified machine instruction is a direct store to a stack slot, return the virtual or physical register number of the source reg along with the FrameIndex of the loaded stack slot. </p>
<p>If not, return 0. This predicate must return 0 if the instruction has any side effects other than storing to the stack slot. </p>

<p class="definition">Definition at line <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00067">67</a> of file <a class="el" href="MipsSEInstrInfo_8cpp_source.html">MipsSEInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MipsInstrInfo_8cpp_source.html#l00051">llvm::MipsInstrInfo::isZeroImm()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="aa40f4913df15aca03301144b7f1673df" name="aa40f4913df15aca03301144b7f1673df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa40f4913df15aca03301144b7f1673df">&#9670;&#160;</a></span>loadImmediate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MipsSEInstrInfo::loadImmediate </td>
          <td>(</td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>Imm</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>II</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> *</td>          <td class="paramname"><span class="paramname"><em>NewImm</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emit a series of instructions to load an immediate. </p>
<p>This function generates the sequence of instructions needed to get the result of adding register REG and immediate IMM.</p>
<p>If NewImm is a non-NULL parameter, the last instruction is not emitted, but instead its immediate operand is returned in NewImm. </p>

<p class="definition">Definition at line <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00617">617</a> of file <a class="el" href="MipsSEInstrInfo_8cpp_source.html">MipsSEInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00270">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SmallVector_8h_source.html#l00272">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MipsSubtarget_8cpp_source.html#l00281">llvm::MipsSubtarget::isABI_N64()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Kill</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="MachineSink_8cpp_source.html#l01627">Reg</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="MipsInstrInfo_8h_source.html#l00045">llvm::MipsInstrInfo::Subtarget</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00589">adjustStackPtr()</a>.</p>

</div>
</div>
<a id="a6114b59e630035a5f49ab92c7bad0f12" name="a6114b59e630035a5f49ab92c7bad0f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6114b59e630035a5f49ab92c7bad0f12">&#9670;&#160;</a></span>loadRegFromStack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> MipsSEInstrInfo::loadRegFromStack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>DestReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>FrameIndex</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1MipsInstrInfo.html#a915dec0a932fc87dab3f284843ca25d5">llvm::MipsInstrInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00318">318</a> of file <a class="el" href="MipsSEInstrInfo_8cpp_source.html">MipsSEInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00152">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00202">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MipsABIInfo_8h_source.html#l00073">llvm::MipsABIInfo::ArePtrs64bit()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MipsSubtarget_8cpp_source.html#l00284">llvm::MipsSubtarget::getABI()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MipsInstrInfo_8cpp_source.html#l00079">llvm::MipsInstrInfo::GetMemOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="MipsInstrInfo_8h_source.html#l00045">llvm::MipsInstrInfo::Subtarget</a>, <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00150">llvm::MVT::v8f16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>.</p>

</div>
</div>
<a id="ab193ba4da3fd147891adcf9efbc93aa2" name="ab193ba4da3fd147891adcf9efbc93aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab193ba4da3fd147891adcf9efbc93aa2">&#9670;&#160;</a></span>storeRegToStack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> MipsSEInstrInfo::storeRegToStack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>isKill</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>FrameIndex</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1MipsInstrInfo.html#aed76e330485a27cb6a6b92936937ab5a">llvm::MipsInstrInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00244">244</a> of file <a class="el" href="MipsSEInstrInfo_8cpp_source.html">MipsSEInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00152">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00202">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="MipsInstrInfo_8cpp_source.html#l00079">llvm::MipsInstrInfo::GetMemOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00136">llvm::MachineMemOperand::MOStore</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>, <a class="el" href="MachineValueType_8h_source.html#l00089">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00190">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00131">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00170">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00150">llvm::MVT::v8f16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v8i16</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/Mips/<a class="el" href="MipsSEInstrInfo_8h_source.html">MipsSEInstrInfo.h</a></li>
<li>lib/Target/Mips/<a class="el" href="MipsSEInstrInfo_8cpp_source.html">MipsSEInstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 22:59:56 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
