set NETLIST_CACHE(Mux4to15bits,cells) {{schematic Mux5bit2to1}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(Mux4to15bits,version) MMI_SUE4.4.0
set NETLIST_CACHE(Mux4to15bits) {{module Mux4to15bits (a, b, c, d, out, s);} {	input	[4:0]	a;} {	input	[4:0]	b;} {	input	[4:0]	c;} {	input	[4:0]	d;} {	input	[1:0]	s;} {	output	[4:0]	out;} { } {	wire	[4:0]	net_2;} {	wire	[4:0]	net_1;} { } {	Mux5bit2to1 Mux5bit2to1(.y(net_1[4:0]), .a(a[4:0]), .b(b[4:0]), } {		.s(s[0]));} {	Mux5bit2to1 Mux5bit2to1_1(.y(net_2[4:0]), .b(d[4:0]), .a(c[4:0]), } {		.s(s[0]));} {	Mux5bit2to1 Mux5bit2to1_2(.a(net_1[4:0]), .b(net_2[4:0]), } {		.y(out[4:0]), .s(s[1]));} {} {endmodule		// Mux4to15bits} {}}
set NETLIST_CACHE(Mux4to15bits,names) {{320 210 {1 b[4:0]}} {610 190 {0 net_1[4:0]}} {710 300 {0 net_1[4:0]}} {410 340 {0 c[4:0]}} {710 390 {0 s[1]}} {910 300 {0 out[4:0]} {2 out[4:0]}} {710 320 {0 net_2[4:0]}} {410 360 {0 d[4:0]}} {610 340 {0 net_2[4:0]}} {320 190 {1 a[4:0]}} {410 280 {0 s[0]}} {810 340 {0 Mux5bit2to1_2}} {410 210 {0 b[4:0]}} {510 380 {0 Mux5bit2to1_1}} {510 230 {0 Mux5bit2to1}} {320 340 {1 c[4:0]}} {410 430 {0 s[0]}} {290 460 {1 s[0]}} {320 360 {1 d[4:0]}} {290 480 {1 s[1]}} {410 190 {0 a[4:0]}}}
set NETLIST_CACHE(Mux4to15bits,wires) {{320 340 410 340 c[4:0]} {320 360 410 360 d[4:0]} {320 210 410 210 b[4:0]} {320 190 410 190 a[4:0]} {290 460 350 460 s[0]} {350 280 410 280 s[0]} {350 430 410 430 s[0]} {350 430 350 460 s[0]} {350 280 350 430 s[0]} {290 480 660 480 s[1]} {660 390 710 390 s[1]} {660 390 660 480 s[1]} {610 340 680 340 net_2[4:0]} {680 320 680 340 net_2[4:0]} {680 320 710 320 net_2[4:0]} {610 190 680 190 net_1[4:0]} {680 190 680 300 net_1[4:0]} {680 300 710 300 net_1[4:0]}}
