<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam0_common/include/cmsis/samr21/include/instance/dmac.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8a5890fbb7b122a90f356d448a51e7c5.html">sam0_common</a></li><li class="navelem"><a class="el" href="dir_88fcb9d0f54a094aff6c26b28e4b4de0.html">include</a></li><li class="navelem"><a class="el" href="dir_d70cd3d7f2d394ee3dc5252ded1ef40b.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_a16eefe5050975c4ef64b033435b8bdb.html">samr21</a></li><li class="navelem"><a class="el" href="dir_4a6467e0db24cdfe8ab5f48447a7f0aa.html">include</a></li><li class="navelem"><a class="el" href="dir_072811d6a81496172287ace473deaa67.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dmac.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="samr21_2include_2instance_2dmac_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#ifndef _SAMR21_DMAC_INSTANCE_</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define _SAMR21_DMAC_INSTANCE_</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* ========== Register definition for DMAC peripheral ========== */</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define REG_DMAC_CTRL              (0x41004800U) </span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define REG_DMAC_CRCCTRL           (0x41004802U) </span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define REG_DMAC_CRCDATAIN         (0x41004804U) </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define REG_DMAC_CRCCHKSUM         (0x41004808U) </span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define REG_DMAC_CRCSTATUS         (0x4100480CU) </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define REG_DMAC_DBGCTRL           (0x4100480DU) </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define REG_DMAC_QOSCTRL           (0x4100480EU) </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define REG_DMAC_SWTRIGCTRL        (0x41004810U) </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define REG_DMAC_PRICTRL0          (0x41004814U) </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define REG_DMAC_INTPEND           (0x41004820U) </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define REG_DMAC_INTSTATUS         (0x41004824U) </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define REG_DMAC_BUSYCH            (0x41004828U) </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define REG_DMAC_PENDCH            (0x4100482CU) </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define REG_DMAC_ACTIVE            (0x41004830U) </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define REG_DMAC_BASEADDR          (0x41004834U) </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define REG_DMAC_WRBADDR           (0x41004838U) </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define REG_DMAC_CHID              (0x4100483FU) </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define REG_DMAC_CHCTRLA           (0x41004840U) </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define REG_DMAC_CHCTRLB           (0x41004844U) </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define REG_DMAC_CHINTENCLR        (0x4100484CU) </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define REG_DMAC_CHINTENSET        (0x4100484DU) </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define REG_DMAC_CHINTFLAG         (0x4100484EU) </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define REG_DMAC_CHSTATUS          (0x4100484FU) </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#a719f34193672dd9a2c9fffbb6dfdea9d">   76</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CTRL              (*(RwReg16*)0x41004800U) </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#a1372d49e96da14318d9a00cf60163994">   77</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CRCCTRL           (*(RwReg16*)0x41004802U) </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#aae1a17c500e6e778ef64f239379306f4">   78</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CRCDATAIN         (*(RwReg  *)0x41004804U) </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#af683566d356110dbb8f3a3bb81dd0570">   79</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CRCCHKSUM         (*(RwReg  *)0x41004808U) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#a8e6e408ad573fa1dff504ea3f1a7080c">   80</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CRCSTATUS         (*(RwReg8 *)0x4100480CU) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#a762108bddf5367757aefe080c7fe2643">   81</a></span>&#160;<span class="preprocessor">#define REG_DMAC_DBGCTRL           (*(RwReg8 *)0x4100480DU) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#a26bd54d2808cf623b2f5a9d4e79ea76f">   82</a></span>&#160;<span class="preprocessor">#define REG_DMAC_QOSCTRL           (*(RwReg8 *)0x4100480EU) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#a929785acdf7fa48187b09600c0cf7d3b">   83</a></span>&#160;<span class="preprocessor">#define REG_DMAC_SWTRIGCTRL        (*(RwReg  *)0x41004810U) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#ab3cfe5d78ab9654adeaf801ca0761c2d">   84</a></span>&#160;<span class="preprocessor">#define REG_DMAC_PRICTRL0          (*(RwReg  *)0x41004814U) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#affe02fc253076a5d922bd3ae69f3b80b">   85</a></span>&#160;<span class="preprocessor">#define REG_DMAC_INTPEND           (*(RwReg16*)0x41004820U) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#a1fcddb6e682b73ea81433b5e05bac7b6">   86</a></span>&#160;<span class="preprocessor">#define REG_DMAC_INTSTATUS         (*(RoReg  *)0x41004824U) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#a8e0fafca25adbe8d643f2a6f338dc48e">   87</a></span>&#160;<span class="preprocessor">#define REG_DMAC_BUSYCH            (*(RoReg  *)0x41004828U) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#a0edba9cf9c70e0b9f84243531bd7208a">   88</a></span>&#160;<span class="preprocessor">#define REG_DMAC_PENDCH            (*(RoReg  *)0x4100482CU) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#ad1ed98c7dc61675001e9e5a14f83c8e7">   89</a></span>&#160;<span class="preprocessor">#define REG_DMAC_ACTIVE            (*(RoReg  *)0x41004830U) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#ab83eb3baa71007852b8aac15c37dbaa1">   90</a></span>&#160;<span class="preprocessor">#define REG_DMAC_BASEADDR          (*(RwReg  *)0x41004834U) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#a3573c7537ecdb9918920480d637ea25f">   91</a></span>&#160;<span class="preprocessor">#define REG_DMAC_WRBADDR           (*(RwReg  *)0x41004838U) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#ac8565c8f0d3e1569eec7b2e2789c1d8a">   92</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CHID              (*(RwReg8 *)0x4100483FU) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#a3db7c8e9514f6f1de6e05bda6e28be5f">   93</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CHCTRLA           (*(RwReg8 *)0x41004840U) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#afe99ff43fc44741ca0703614996642c4">   94</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CHCTRLB           (*(RwReg  *)0x41004844U) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#a0b14f941f9d5d42f90b1a93065bbe615">   95</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CHINTENCLR        (*(RwReg8 *)0x4100484CU) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#a918ac487ac1ed722ab9f0a3c371f6f89">   96</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CHINTENSET        (*(RwReg8 *)0x4100484DU) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#afdc4ca84c9bb29a3fc116b0701ae0369">   97</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CHINTFLAG         (*(RwReg8 *)0x4100484EU) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#a2257279d4f12c6ccdf0743424331b3ed">   98</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CHSTATUS          (*(RoReg8 *)0x4100484FU) </span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/* ========== Instance parameters for DMAC peripheral ========== */</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#a0e93a207de1fa434f262783124252acb">  102</a></span>&#160;<span class="preprocessor">#define DMAC_CH_BITS                4        // Number of bits to select channel</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#ade11822cddf9a0e802e0b682db3aa46c">  103</a></span>&#160;<span class="preprocessor">#define DMAC_CH_NUM                 12       // Number of channels</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#a444fdc03c0f28fb3bfb69b2ed08fc2ab">  104</a></span>&#160;<span class="preprocessor">#define DMAC_CLK_AHB_ID             5        // AHB clock index</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#ada99bcab97299ac1de783300eb5208f6">  105</a></span>&#160;<span class="preprocessor">#define DMAC_EVIN_NUM               4        // Number of input events</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#aa66315110f2acc89d9ba40c7993fab9f">  106</a></span>&#160;<span class="preprocessor">#define DMAC_EVOUT_NUM              4        // Number of output events</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#a02dea64f357a290b2e1631050646c615">  107</a></span>&#160;<span class="preprocessor">#define DMAC_LVL_BITS               2        // Number of bit to select level priority</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#a7b9fc9815bb91dc84d0db567a7dd64cb">  108</a></span>&#160;<span class="preprocessor">#define DMAC_LVL_NUM                4        // Enable priority level number</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#aece2afc0b93585d225d07db21716df1a">  109</a></span>&#160;<span class="preprocessor">#define DMAC_TRIG_BITS              6        // Number of bits to select trigger source</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2dmac_8h.html#a4970c3fcb0da9b536366734676c1925b">  110</a></span>&#160;<span class="preprocessor">#define DMAC_TRIG_NUM               45       // Number of peripheral triggers</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMR21_DMAC_INSTANCE_ */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:01 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
