
nock_box.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000ce6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000019e  00800060  00000ce6  00000d7a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000019f  008001fe  008001fe  00000f18  2**0
                  ALLOC
  3 .stab         00000948  00000000  00000000  00000f18  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000001b0  00000000  00000000  00001860  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000e0  00000000  00000000  00001a10  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000440  00000000  00000000  00001af0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000017da  00000000  00000000  00001f30  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000a77  00000000  00000000  0000370a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001469  00000000  00000000  00004181  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000350  00000000  00000000  000055ec  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000007b5  00000000  00000000  0000593c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000d2a  00000000  00000000  000060f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubtypes 00000169  00000000  00000000  00006e1b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000060  00000000  00000000  00006f84  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
   4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
   6:	2a c0       	rjmp	.+84     	; 0x5c <__bad_interrupt>
   8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
   a:	28 c0       	rjmp	.+80     	; 0x5c <__bad_interrupt>
   c:	27 c0       	rjmp	.+78     	; 0x5c <__bad_interrupt>
   e:	26 c0       	rjmp	.+76     	; 0x5c <__bad_interrupt>
  10:	9b c3       	rjmp	.+1846   	; 0x748 <__vector_8>
  12:	24 c0       	rjmp	.+72     	; 0x5c <__bad_interrupt>
  14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
  16:	37 c4       	rjmp	.+2158   	; 0x886 <__vector_11>
  18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
  1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
  1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf e5       	ldi	r28, 0x5F	; 95
  2c:	d4 e0       	ldi	r29, 0x04	; 4
  2e:	de bf       	out	0x3e, r29	; 62
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
  32:	11 e0       	ldi	r17, 0x01	; 1
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	e6 ee       	ldi	r30, 0xE6	; 230
  3a:	fc e0       	ldi	r31, 0x0C	; 12
  3c:	02 c0       	rjmp	.+4      	; 0x42 <__SREG__+0x3>
  3e:	05 90       	lpm	r0, Z+
  40:	0d 92       	st	X+, r0
  42:	ae 3f       	cpi	r26, 0xFE	; 254
  44:	b1 07       	cpc	r27, r17
  46:	d9 f7       	brne	.-10     	; 0x3e <__SP_H__>

00000048 <__do_clear_bss>:
  48:	13 e0       	ldi	r17, 0x03	; 3
  4a:	ae ef       	ldi	r26, 0xFE	; 254
  4c:	b1 e0       	ldi	r27, 0x01	; 1
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	ad 39       	cpi	r26, 0x9D	; 157
  54:	b1 07       	cpc	r27, r17
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	a0 d0       	rcall	.+320    	; 0x19a <main>
  5a:	43 c6       	rjmp	.+3206   	; 0xce2 <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <eepromInit>:
#include <avr/eeprom.h>

//=============================================================================
void eepromInit(){

}
  5e:	08 95       	ret

00000060 <eepromWrite>:
//=============================================================================
void eepromWrite(char * data, char len, unsigned int address){
  60:	e6 2f       	mov	r30, r22
	eeprom_write_block(data, address, len);
  62:	ba 01       	movw	r22, r20
  64:	4e 2f       	mov	r20, r30
  66:	50 e0       	ldi	r21, 0x00	; 0
  68:	26 d6       	rcall	.+3148   	; 0xcb6 <__eewr_block_m8>
}
  6a:	08 95       	ret

0000006c <eepromRead>:
//=============================================================================
void eepromRead(char * buffer, char len, unsigned int address){
  6c:	e6 2f       	mov	r30, r22

	eeprom_read_block(buffer, address, len);
  6e:	ba 01       	movw	r22, r20
  70:	4e 2f       	mov	r20, r30
  72:	50 e0       	ldi	r21, 0x00	; 0
  74:	10 d6       	rcall	.+3104   	; 0xc96 <__eerd_block_m8>
}
  76:	08 95       	ret

00000078 <eepromReadToMark>:
//=============================================================================
void eepromReadToMark(char * buffer, char * len, char marker, unsigned int address){
  78:	af 92       	push	r10
  7a:	bf 92       	push	r11
  7c:	cf 92       	push	r12
  7e:	df 92       	push	r13
  80:	ef 92       	push	r14
  82:	ff 92       	push	r15
  84:	0f 93       	push	r16
  86:	1f 93       	push	r17
  88:	cf 93       	push	r28
  8a:	df 93       	push	r29
  8c:	7c 01       	movw	r14, r24
  8e:	eb 01       	movw	r28, r22
  90:	c4 2e       	mov	r12, r20
  92:	59 01       	movw	r10, r18
	char i;
	for (i = 0; i < *len; i++) {
  94:	dd 24       	eor	r13, r13
  96:	11 c0       	rjmp	.+34     	; 0xba <eepromReadToMark+0x42>
		eeprom_read_block(buffer + i, address + i, len);
  98:	6d 2d       	mov	r22, r13
  9a:	70 e0       	ldi	r23, 0x00	; 0
  9c:	87 01       	movw	r16, r14
  9e:	06 0f       	add	r16, r22
  a0:	17 1f       	adc	r17, r23
  a2:	6a 0d       	add	r22, r10
  a4:	7b 1d       	adc	r23, r11
  a6:	c8 01       	movw	r24, r16
  a8:	ae 01       	movw	r20, r28
  aa:	f5 d5       	rcall	.+3050   	; 0xc96 <__eerd_block_m8>
		if (buffer[i] == marker){
  ac:	f8 01       	movw	r30, r16
  ae:	80 81       	ld	r24, Z
  b0:	d3 94       	inc	r13
  b2:	8c 15       	cp	r24, r12
  b4:	11 f4       	brne	.+4      	; 0xba <eepromReadToMark+0x42>
			*len = i + 1;
  b6:	d8 82       	st	Y, r13
			return;
  b8:	03 c0       	rjmp	.+6      	; 0xc0 <eepromReadToMark+0x48>
	eeprom_read_block(buffer, address, len);
}
//=============================================================================
void eepromReadToMark(char * buffer, char * len, char marker, unsigned int address){
	char i;
	for (i = 0; i < *len; i++) {
  ba:	88 81       	ld	r24, Y
  bc:	d8 16       	cp	r13, r24
  be:	60 f3       	brcs	.-40     	; 0x98 <eepromReadToMark+0x20>
		if (buffer[i] == marker){
			*len = i + 1;
			return;
		}
	}
}
  c0:	df 91       	pop	r29
  c2:	cf 91       	pop	r28
  c4:	1f 91       	pop	r17
  c6:	0f 91       	pop	r16
  c8:	ff 90       	pop	r15
  ca:	ef 90       	pop	r14
  cc:	df 90       	pop	r13
  ce:	cf 90       	pop	r12
  d0:	bf 90       	pop	r11
  d2:	af 90       	pop	r10
  d4:	08 95       	ret

000000d6 <ledInit>:

//=============================================================================
void ledInit(){
	char i;
	for (i  = 0; i < LEDTOTAL; i++){
		UPBIT(LEDDDRPORT, led_pins[i]);	
  d6:	41 b3       	in	r20, 0x11	; 17
  d8:	20 91 60 00 	lds	r18, 0x0060
  dc:	81 e0       	ldi	r24, 0x01	; 1
  de:	90 e0       	ldi	r25, 0x00	; 0
  e0:	bc 01       	movw	r22, r24
  e2:	02 c0       	rjmp	.+4      	; 0xe8 <ledInit+0x12>
  e4:	66 0f       	add	r22, r22
  e6:	77 1f       	adc	r23, r23
  e8:	2a 95       	dec	r18
  ea:	e2 f7       	brpl	.-8      	; 0xe4 <ledInit+0xe>
  ec:	46 2b       	or	r20, r22
  ee:	41 bb       	out	0x11, r20	; 17
		DOWNBIT(LEDPORT, led_pins[i]);	
  f0:	42 b3       	in	r20, 0x12	; 18
  f2:	20 91 60 00 	lds	r18, 0x0060
  f6:	bc 01       	movw	r22, r24
  f8:	02 c0       	rjmp	.+4      	; 0xfe <ledInit+0x28>
  fa:	66 0f       	add	r22, r22
  fc:	77 1f       	adc	r23, r23
  fe:	2a 95       	dec	r18
 100:	e2 f7       	brpl	.-8      	; 0xfa <ledInit+0x24>
 102:	9b 01       	movw	r18, r22
 104:	20 95       	com	r18
 106:	24 23       	and	r18, r20
 108:	22 bb       	out	0x12, r18	; 18

//=============================================================================
void ledInit(){
	char i;
	for (i  = 0; i < LEDTOTAL; i++){
		UPBIT(LEDDDRPORT, led_pins[i]);	
 10a:	41 b3       	in	r20, 0x11	; 17
 10c:	20 91 61 00 	lds	r18, 0x0061
 110:	bc 01       	movw	r22, r24
 112:	02 c0       	rjmp	.+4      	; 0x118 <ledInit+0x42>
 114:	66 0f       	add	r22, r22
 116:	77 1f       	adc	r23, r23
 118:	2a 95       	dec	r18
 11a:	e2 f7       	brpl	.-8      	; 0x114 <ledInit+0x3e>
 11c:	46 2b       	or	r20, r22
 11e:	41 bb       	out	0x11, r20	; 17
		DOWNBIT(LEDPORT, led_pins[i]);	
 120:	22 b3       	in	r18, 0x12	; 18
 122:	30 91 61 00 	lds	r19, 0x0061
 126:	02 c0       	rjmp	.+4      	; 0x12c <ledInit+0x56>
 128:	88 0f       	add	r24, r24
 12a:	99 1f       	adc	r25, r25
 12c:	3a 95       	dec	r19
 12e:	e2 f7       	brpl	.-8      	; 0x128 <ledInit+0x52>
 130:	80 95       	com	r24
 132:	82 23       	and	r24, r18
 134:	82 bb       	out	0x12, r24	; 18
	}
}
 136:	08 95       	ret

00000138 <ledOn>:
//=============================================================================
void ledOn(char led_name){
	UPBIT(LEDDDRPORT, led_pins[led_name]);
 138:	21 b3       	in	r18, 0x11	; 17
 13a:	e8 2f       	mov	r30, r24
 13c:	f0 e0       	ldi	r31, 0x00	; 0
 13e:	e0 5a       	subi	r30, 0xA0	; 160
 140:	ff 4f       	sbci	r31, 0xFF	; 255
 142:	30 81       	ld	r19, Z
 144:	81 e0       	ldi	r24, 0x01	; 1
 146:	90 e0       	ldi	r25, 0x00	; 0
 148:	02 c0       	rjmp	.+4      	; 0x14e <ledOn+0x16>
 14a:	88 0f       	add	r24, r24
 14c:	99 1f       	adc	r25, r25
 14e:	3a 95       	dec	r19
 150:	e2 f7       	brpl	.-8      	; 0x14a <ledOn+0x12>
 152:	28 2b       	or	r18, r24
 154:	21 bb       	out	0x11, r18	; 17
}
 156:	08 95       	ret

00000158 <ledOff>:
//=============================================================================
void ledOff(char led_name){
	DOWNBIT(LEDDDRPORT, led_pins[led_name]);
 158:	21 b3       	in	r18, 0x11	; 17
 15a:	e8 2f       	mov	r30, r24
 15c:	f0 e0       	ldi	r31, 0x00	; 0
 15e:	e0 5a       	subi	r30, 0xA0	; 160
 160:	ff 4f       	sbci	r31, 0xFF	; 255
 162:	30 81       	ld	r19, Z
 164:	81 e0       	ldi	r24, 0x01	; 1
 166:	90 e0       	ldi	r25, 0x00	; 0
 168:	02 c0       	rjmp	.+4      	; 0x16e <ledOff+0x16>
 16a:	88 0f       	add	r24, r24
 16c:	99 1f       	adc	r25, r25
 16e:	3a 95       	dec	r19
 170:	e2 f7       	brpl	.-8      	; 0x16a <ledOff+0x12>
 172:	80 95       	com	r24
 174:	82 23       	and	r24, r18
 176:	81 bb       	out	0x11, r24	; 17
}//=============================================================================
 178:	08 95       	ret

0000017a <ledTaggle>:
void ledTaggle(char led_name){
	INVBIT(LEDDDRPORT, led_pins[led_name]);
 17a:	21 b3       	in	r18, 0x11	; 17
 17c:	e8 2f       	mov	r30, r24
 17e:	f0 e0       	ldi	r31, 0x00	; 0
 180:	e0 5a       	subi	r30, 0xA0	; 160
 182:	ff 4f       	sbci	r31, 0xFF	; 255
 184:	30 81       	ld	r19, Z
 186:	81 e0       	ldi	r24, 0x01	; 1
 188:	90 e0       	ldi	r25, 0x00	; 0
 18a:	02 c0       	rjmp	.+4      	; 0x190 <ledTaggle+0x16>
 18c:	88 0f       	add	r24, r24
 18e:	99 1f       	adc	r25, r25
 190:	3a 95       	dec	r19
 192:	e2 f7       	brpl	.-8      	; 0x18c <ledTaggle+0x12>
 194:	28 27       	eor	r18, r24
 196:	21 bb       	out	0x11, r18	; 17
}//=============================================================================
 198:	08 95       	ret

0000019a <main>:
#endif

void initMyExtIRQ();

int main(void)
{
 19a:	1f 93       	push	r17

	eepromInit();
 19c:	60 df       	rcall	.-320    	; 0x5e <eepromInit>
	timerInit();
 19e:	be d2       	rcall	.+1404   	; 0x71c <timerInit>



	#ifdef LOGG
	loggerInit();
 1a0:	29 d3       	rcall	.+1618   	; 0x7f4 <loggerInit>
	loggerWriteToMarker((LogMesT)"\r\r Starting program \r*", '*');
 1a2:	82 e6       	ldi	r24, 0x62	; 98
 1a4:	90 e0       	ldi	r25, 0x00	; 0
 1a6:	6a e2       	ldi	r22, 0x2A	; 42
 1a8:	63 d3       	rcall	.+1734   	; 0x870 <loggerWriteToMarker>
	#endif

	initNockMachine();
 1aa:	cf d0       	rcall	.+414    	; 0x34a <initNockMachine>
	initSendMachine();
 1ac:	ee d0       	rcall	.+476    	; 0x38a <initSendMachine>

	#ifdef LOGG
	loggerWriteToMarker((LogMesT)" start main\r*", '*');
 1ae:	89 e7       	ldi	r24, 0x79	; 121
 1b0:	90 e0       	ldi	r25, 0x00	; 0
 1b2:	6a e2       	ldi	r22, 0x2A	; 42
 1b4:	5d d3       	rcall	.+1722   	; 0x870 <loggerWriteToMarker>
 1b6:	1a e0       	ldi	r17, 0x0A	; 10
	#endif

	for (char ff = 0; ff < 10; ff++){
					makeNock();
 1b8:	0b d0       	rcall	.+22     	; 0x1d0 <makeNock>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1ba:	8f e4       	ldi	r24, 0x4F	; 79
 1bc:	93 ec       	ldi	r25, 0xC3	; 195
 1be:	01 97       	sbiw	r24, 0x01	; 1
 1c0:	f1 f7       	brne	.-4      	; 0x1be <main+0x24>
 1c2:	00 c0       	rjmp	.+0      	; 0x1c4 <main+0x2a>
 1c4:	00 00       	nop
 1c6:	11 50       	subi	r17, 0x01	; 1

	#ifdef LOGG
	loggerWriteToMarker((LogMesT)" start main\r*", '*');
	#endif

	for (char ff = 0; ff < 10; ff++){
 1c8:	b9 f7       	brne	.-18     	; 0x1b8 <main+0x1e>

    while(1)
    {
		//makeNock();
		//continue;
    	nockMachine_2();
 1ca:	48 d0       	rcall	.+144    	; 0x25c <nockMachine_2>
    	sendMachine_3();
 1cc:	e4 d0       	rcall	.+456    	; 0x396 <sendMachine_3>
 1ce:	fd cf       	rjmp	.-6      	; 0x1ca <main+0x30>

000001d0 <makeNock>:
#endif

#define DEBUG

//=============================================================================
void makeNock(){
 1d0:	84 e6       	ldi	r24, 0x64	; 100
	for(char i = 0; i < 100; i++){
		INVBIT(PORTD, 3);
 1d2:	28 e0       	ldi	r18, 0x08	; 8
 1d4:	92 b3       	in	r25, 0x12	; 18
 1d6:	92 27       	eor	r25, r18
 1d8:	92 bb       	out	0x12, r25	; 18
 1da:	ed ee       	ldi	r30, 0xED	; 237
 1dc:	f2 e0       	ldi	r31, 0x02	; 2
 1de:	31 97       	sbiw	r30, 0x01	; 1
 1e0:	f1 f7       	brne	.-4      	; 0x1de <makeNock+0xe>
 1e2:	00 c0       	rjmp	.+0      	; 0x1e4 <makeNock+0x14>
 1e4:	00 00       	nop
 1e6:	81 50       	subi	r24, 0x01	; 1

#define DEBUG

//=============================================================================
void makeNock(){
	for(char i = 0; i < 100; i++){
 1e8:	a9 f7       	brne	.-22     	; 0x1d4 <makeNock+0x4>
		INVBIT(PORTD, 3);
		_delay_ms(3);
	}
}
 1ea:	08 95       	ret

000001ec <initGVals>:
Nock g_nocks[NOCK_G_NOCK_TOTAL_COUNT];
//=============================================================================
//inline
void initGVals(){
	#ifdef LOGG	
	loggerWriteToMarker((LogMesT)" initGVals() \r*", '*');
 1ec:	87 e8       	ldi	r24, 0x87	; 135
 1ee:	90 e0       	ldi	r25, 0x00	; 0
 1f0:	6a e2       	ldi	r22, 0x2A	; 42
 1f2:	3e d3       	rcall	.+1660   	; 0x870 <loggerWriteToMarker>
 1f4:	80 e0       	ldi	r24, 0x00	; 0
 1f6:	90 e0       	ldi	r25, 0x00	; 0
	#endif
	unsigned char i, j;
	// =======================================
	for (j = 0; j < NOCK_G_NOCK_TOTAL_COUNT; j++){
		g_nocks[j].count = NOCK_NO_NOCK;
 1f8:	6d e3       	ldi	r22, 0x3D	; 61
 1fa:	70 e0       	ldi	r23, 0x00	; 0
 1fc:	86 9f       	mul	r24, r22
 1fe:	a0 01       	movw	r20, r0
 200:	87 9f       	mul	r24, r23
 202:	50 0d       	add	r21, r0
 204:	96 9f       	mul	r25, r22
 206:	50 0d       	add	r21, r0
 208:	11 24       	eor	r1, r1
 20a:	fa 01       	movw	r30, r20
 20c:	ee 5b       	subi	r30, 0xBE	; 190
 20e:	fd 4f       	sbci	r31, 0xFD	; 253
 210:	14 ae       	std	Z+60, r1	; 0x3c
 212:	20 e0       	ldi	r18, 0x00	; 0
 214:	30 e0       	ldi	r19, 0x00	; 0
		for (i = 0; i < NOCK_MAX_COUNT; i++){
			g_nocks[j].nock[i] = NOCK_NO_NOCK;
 216:	f9 01       	movw	r30, r18
 218:	ee 0f       	add	r30, r30
 21a:	ff 1f       	adc	r31, r31
 21c:	e4 0f       	add	r30, r20
 21e:	f5 1f       	adc	r31, r21
 220:	ee 5b       	subi	r30, 0xBE	; 190
 222:	fd 4f       	sbci	r31, 0xFD	; 253
 224:	11 82       	std	Z+1, r1	; 0x01
 226:	10 82       	st	Z, r1
 228:	2f 5f       	subi	r18, 0xFF	; 255
 22a:	3f 4f       	sbci	r19, 0xFF	; 255
	#endif
	unsigned char i, j;
	// =======================================
	for (j = 0; j < NOCK_G_NOCK_TOTAL_COUNT; j++){
		g_nocks[j].count = NOCK_NO_NOCK;
		for (i = 0; i < NOCK_MAX_COUNT; i++){
 22c:	2e 31       	cpi	r18, 0x1E	; 30
 22e:	31 05       	cpc	r19, r1
 230:	91 f7       	brne	.-28     	; 0x216 <initGVals+0x2a>
 232:	01 96       	adiw	r24, 0x01	; 1
	#ifdef LOGG	
	loggerWriteToMarker((LogMesT)" initGVals() \r*", '*');
	#endif
	unsigned char i, j;
	// =======================================
	for (j = 0; j < NOCK_G_NOCK_TOTAL_COUNT; j++){
 234:	83 30       	cpi	r24, 0x03	; 3
 236:	91 05       	cpc	r25, r1
 238:	09 f7       	brne	.-62     	; 0x1fc <initGVals+0x10>
			g_nocks[j].nock[i] = NOCK_NO_NOCK;
		}
	}
	//========================================
	for (i = 0; i < FLAG_TOTAL_COUNT; i++){
		g_flags[i] = FALSE;
 23a:	10 92 f9 02 	sts	0x02F9, r1
 23e:	10 92 fa 02 	sts	0x02FA, r1
 242:	10 92 fb 02 	sts	0x02FB, r1
 246:	10 92 fc 02 	sts	0x02FC, r1
 24a:	10 92 fd 02 	sts	0x02FD, r1
	}
}
 24e:	08 95       	ret

00000250 <changeFlag>:
//=============================================================================
void changeFlag(unsigned char name, char state){
	g_flags[(unsigned char)name] = state;
 250:	e9 ef       	ldi	r30, 0xF9	; 249
 252:	f2 e0       	ldi	r31, 0x02	; 2
 254:	e8 0f       	add	r30, r24
 256:	f1 1d       	adc	r31, r1
 258:	60 83       	st	Z, r22
}
 25a:	08 95       	ret

0000025c <nockMachine_2>:
void nockMachine_2(){
	enum {RESSET,PLAY_NOCK, TIMER_NOCK_DELAY, NEXT_LOOP, NEXT_LOOP_PAUSE};
	static char state = RESSET;
	static unsigned char nock_pos = 0;

	if (g_flags[FLAG_NEW_NOCK] == TRUE){
 25c:	80 91 fb 02 	lds	r24, 0x02FB
 260:	81 30       	cpi	r24, 0x01	; 1
 262:	29 f4       	brne	.+10     	; 0x26e <nockMachine_2+0x12>
		g_flags[FLAG_NEW_NOCK] = FALSE;
 264:	10 92 fb 02 	sts	0x02FB, r1
		state = NEXT_LOOP;
 268:	83 e0       	ldi	r24, 0x03	; 3
 26a:	80 93 40 02 	sts	0x0240, r24

	}



	switch (state){
 26e:	80 91 40 02 	lds	r24, 0x0240
 272:	82 30       	cpi	r24, 0x02	; 2
 274:	69 f1       	breq	.+90     	; 0x2d0 <nockMachine_2+0x74>
 276:	83 30       	cpi	r24, 0x03	; 3
 278:	28 f4       	brcc	.+10     	; 0x284 <nockMachine_2+0x28>
 27a:	88 23       	and	r24, r24
 27c:	41 f0       	breq	.+16     	; 0x28e <nockMachine_2+0x32>
 27e:	81 30       	cpi	r24, 0x01	; 1
 280:	e1 f5       	brne	.+120    	; 0x2fa <nockMachine_2+0x9e>
 282:	09 c0       	rjmp	.+18     	; 0x296 <nockMachine_2+0x3a>
 284:	83 30       	cpi	r24, 0x03	; 3
 286:	49 f1       	breq	.+82     	; 0x2da <nockMachine_2+0x7e>
 288:	84 30       	cpi	r24, 0x04	; 4
 28a:	b9 f5       	brne	.+110    	; 0x2fa <nockMachine_2+0x9e>
 28c:	30 c0       	rjmp	.+96     	; 0x2ee <nockMachine_2+0x92>
		//=========================
		case RESSET:
		//=========================
			nock_pos = 0;
 28e:	10 92 3f 02 	sts	0x023F, r1
			state = PLAY_NOCK;
 292:	81 e0       	ldi	r24, 0x01	; 1
 294:	29 c0       	rjmp	.+82     	; 0x2e8 <nockMachine_2+0x8c>
			break;
		//=========================
		case PLAY_NOCK:
		//=========================
			if (nock_pos == g_nocks[NOCK_PATTERN].count){
 296:	80 91 7e 02 	lds	r24, 0x027E
 29a:	90 91 3f 02 	lds	r25, 0x023F
 29e:	98 17       	cp	r25, r24
 2a0:	19 f4       	brne	.+6      	; 0x2a8 <nockMachine_2+0x4c>
				makeNock();
 2a2:	96 df       	rcall	.-212    	; 0x1d0 <makeNock>
				state = NEXT_LOOP;
 2a4:	83 e0       	ldi	r24, 0x03	; 3
 2a6:	20 c0       	rjmp	.+64     	; 0x2e8 <nockMachine_2+0x8c>
				break;
			}
				
			makeNock();
 2a8:	93 df       	rcall	.-218    	; 0x1d0 <makeNock>
			timerSet(TIMER_NOCK, 0, g_nocks[NOCK_PATTERN].nock[nock_pos++]);
 2aa:	80 91 3f 02 	lds	r24, 0x023F
 2ae:	e8 2f       	mov	r30, r24
 2b0:	f0 e0       	ldi	r31, 0x00	; 0
 2b2:	ee 0f       	add	r30, r30
 2b4:	ff 1f       	adc	r31, r31
 2b6:	ee 5b       	subi	r30, 0xBE	; 190
 2b8:	fd 4f       	sbci	r31, 0xFD	; 253
 2ba:	40 81       	ld	r20, Z
 2bc:	51 81       	ldd	r21, Z+1	; 0x01
 2be:	8f 5f       	subi	r24, 0xFF	; 255
 2c0:	80 93 3f 02 	sts	0x023F, r24
 2c4:	80 e0       	ldi	r24, 0x00	; 0
 2c6:	60 e0       	ldi	r22, 0x00	; 0
 2c8:	70 e0       	ldi	r23, 0x00	; 0
 2ca:	f5 d1       	rcall	.+1002   	; 0x6b6 <timerSet>
			state = TIMER_NOCK_DELAY;
 2cc:	82 e0       	ldi	r24, 0x02	; 2
 2ce:	0c c0       	rjmp	.+24     	; 0x2e8 <nockMachine_2+0x8c>
			break;
		//=========================
		case TIMER_NOCK_DELAY:
		//=========================
			if (timerIsElapsed(TIMER_NOCK) == TRUE){
 2d0:	80 e0       	ldi	r24, 0x00	; 0
 2d2:	02 d2       	rcall	.+1028   	; 0x6d8 <timerIsElapsed>
 2d4:	81 30       	cpi	r24, 0x01	; 1
 2d6:	89 f4       	brne	.+34     	; 0x2fa <nockMachine_2+0x9e>
 2d8:	07 c0       	rjmp	.+14     	; 0x2e8 <nockMachine_2+0x8c>
			}
			break;
		//=========================
		case NEXT_LOOP:
		//=========================
			timerSet(TIMER_NOCK, 0, TIMER_VALUE_LOOP_PAUSE_DELAY);
 2da:	80 e0       	ldi	r24, 0x00	; 0
 2dc:	60 e0       	ldi	r22, 0x00	; 0
 2de:	70 e0       	ldi	r23, 0x00	; 0
 2e0:	48 ee       	ldi	r20, 0xE8	; 232
 2e2:	53 e0       	ldi	r21, 0x03	; 3
 2e4:	e8 d1       	rcall	.+976    	; 0x6b6 <timerSet>
			state = NEXT_LOOP_PAUSE;
 2e6:	84 e0       	ldi	r24, 0x04	; 4
 2e8:	80 93 40 02 	sts	0x0240, r24
			break;
 2ec:	08 95       	ret
		//=========================
		case NEXT_LOOP_PAUSE:
		//=========================
			if (timerIsElapsed(TIMER_NOCK) == TRUE){
 2ee:	80 e0       	ldi	r24, 0x00	; 0
 2f0:	f3 d1       	rcall	.+998    	; 0x6d8 <timerIsElapsed>
 2f2:	81 30       	cpi	r24, 0x01	; 1
 2f4:	11 f4       	brne	.+4      	; 0x2fa <nockMachine_2+0x9e>
				state = RESSET;
 2f6:	10 92 40 02 	sts	0x0240, r1
 2fa:	08 95       	ret

000002fc <nockReadFromEEPROM>:
		break;
	}
}
//=======================================================================================
//inline
void nockReadFromEEPROM(Nock * nock){
 2fc:	cf 93       	push	r28
 2fe:	df 93       	push	r29
 300:	ec 01       	movw	r28, r24
	#ifdef LOGG
	loggerWriteToMarker((LogMesT)" in nockReadFromEEPROM\r*", '*'); 
 302:	87 e9       	ldi	r24, 0x97	; 151
 304:	90 e0       	ldi	r25, 0x00	; 0
 306:	6a e2       	ldi	r22, 0x2A	; 42
 308:	b3 d2       	rcall	.+1382   	; 0x870 <loggerWriteToMarker>
	#endif


	eepromRead(&(nock->count), 1, EEPROM_NOCK_START_ADDRESS);
 30a:	ce 01       	movw	r24, r28
 30c:	cc 96       	adiw	r24, 0x3c	; 60
 30e:	61 e0       	ldi	r22, 0x01	; 1
 310:	4c e0       	ldi	r20, 0x0C	; 12
 312:	50 e0       	ldi	r21, 0x00	; 0
 314:	ab de       	rcall	.-682    	; 0x6c <eepromRead>
	if (nock->count < 0 || nock->count > NOCK_MAX_COUNT){
 316:	6c ad       	ldd	r22, Y+60	; 0x3c
 318:	6f 31       	cpi	r22, 0x1F	; 31
 31a:	78 f0       	brcs	.+30     	; 0x33a <nockReadFromEEPROM+0x3e>
		#ifdef LOGG
		loggerWriteToMarker((LogMesT)" no nock in eeprom\r*", '*'); 
 31c:	80 eb       	ldi	r24, 0xB0	; 176
 31e:	90 e0       	ldi	r25, 0x00	; 0
 320:	6a e2       	ldi	r22, 0x2A	; 42
 322:	a6 d2       	rcall	.+1356   	; 0x870 <loggerWriteToMarker>
		#endif
		nock->count = 0;

		
	#ifdef DEBUG
	nock->nock[0] = 50;
 324:	82 e3       	ldi	r24, 0x32	; 50
 326:	90 e0       	ldi	r25, 0x00	; 0
 328:	99 83       	std	Y+1, r25	; 0x01
 32a:	88 83       	st	Y, r24
	nock->nock[1] = 50;
 32c:	9b 83       	std	Y+3, r25	; 0x03
 32e:	8a 83       	std	Y+2, r24	; 0x02
	nock->nock[2] = 50;
 330:	9d 83       	std	Y+5, r25	; 0x05
 332:	8c 83       	std	Y+4, r24	; 0x04

	nock->count = 3;
 334:	83 e0       	ldi	r24, 0x03	; 3
 336:	8c af       	std	Y+60, r24	; 0x3c
	return;
 338:	05 c0       	rjmp	.+10     	; 0x344 <nockReadFromEEPROM+0x48>
	#endif

		return;
	}
	eepromRead((char *)nock->nock, nock->count * 2, EEPROM_NOCK_START_ADDRESS + 1);
 33a:	66 0f       	add	r22, r22
 33c:	ce 01       	movw	r24, r28
 33e:	4d e0       	ldi	r20, 0x0D	; 13
 340:	50 e0       	ldi	r21, 0x00	; 0
 342:	94 de       	rcall	.-728    	; 0x6c <eepromRead>


}
 344:	df 91       	pop	r29
 346:	cf 91       	pop	r28
 348:	08 95       	ret

0000034a <initNockMachine>:
//=============================================================================
void nockReadFromEEPROM(Nock * nock);
void nockWriteToEEPROM(Nock * nock);
//=============================================================================
void initNockMachine(){
	DDRD |= (1 << 3);
 34a:	8b 9a       	sbi	0x11, 3	; 17
	#ifdef LOGG	
	loggerWriteToMarker((LogMesT)" initNockMachine_0() \r*", '*');
 34c:	85 ec       	ldi	r24, 0xC5	; 197
 34e:	90 e0       	ldi	r25, 0x00	; 0
 350:	6a e2       	ldi	r22, 0x2A	; 42
 352:	8e d2       	rcall	.+1308   	; 0x870 <loggerWriteToMarker>
	#endif
	initGVals();
 354:	4b df       	rcall	.-362    	; 0x1ec <initGVals>
	nockReadFromEEPROM(&g_nocks[NOCK_PATTERN]);
 356:	82 e4       	ldi	r24, 0x42	; 66
 358:	92 e0       	ldi	r25, 0x02	; 2
 35a:	d0 df       	rcall	.-96     	; 0x2fc <nockReadFromEEPROM>
}
 35c:	08 95       	ret

0000035e <nockWriteToEEPROM>:


}
//=======================================================================================
//inline
void nockWriteToEEPROM(Nock * nock){
 35e:	cf 93       	push	r28
 360:	df 93       	push	r29
 362:	ec 01       	movw	r28, r24
	#ifdef LOGG
	loggerWriteToMarker((LogMesT)" in nockWriteToEEPROM\r*", '*'); 
 364:	8d ed       	ldi	r24, 0xDD	; 221
 366:	90 e0       	ldi	r25, 0x00	; 0
 368:	6a e2       	ldi	r22, 0x2A	; 42
 36a:	82 d2       	rcall	.+1284   	; 0x870 <loggerWriteToMarker>
	#endif
	eepromWrite(&(nock->count), 1, EEPROM_NOCK_START_ADDRESS);
 36c:	ce 01       	movw	r24, r28
 36e:	cc 96       	adiw	r24, 0x3c	; 60
 370:	61 e0       	ldi	r22, 0x01	; 1
 372:	4c e0       	ldi	r20, 0x0C	; 12
 374:	50 e0       	ldi	r21, 0x00	; 0
 376:	74 de       	rcall	.-792    	; 0x60 <eepromWrite>
	eepromWrite((char *)nock->nock, nock->count * 2, EEPROM_NOCK_START_ADDRESS + 1);
 378:	6c ad       	ldd	r22, Y+60	; 0x3c
 37a:	66 0f       	add	r22, r22
 37c:	ce 01       	movw	r24, r28
 37e:	4d e0       	ldi	r20, 0x0D	; 13
 380:	50 e0       	ldi	r21, 0x00	; 0
 382:	6e de       	rcall	.-804    	; 0x60 <eepromWrite>
}
 384:	df 91       	pop	r29
 386:	cf 91       	pop	r28
 388:	08 95       	ret

0000038a <initSendMachine>:
char processWaitSender();
void initSendMachine();
//=======================================================================================
void initSendMachine(){
	//senderInit();
	Init_Spi();
 38a:	c2 d2       	rcall	.+1412   	; 0x910 <Init_Spi>
	RFM73_Initialize();
 38c:	64 d3       	rcall	.+1736   	; 0xa56 <RFM73_Initialize>
	RFM73_SetPower(0x03);
 38e:	83 e0       	ldi	r24, 0x03	; 3
 390:	32 d4       	rcall	.+2148   	; 0xbf6 <RFM73_SetPower>
	SwitchToRxMode();
 392:	30 d3       	rcall	.+1632   	; 0x9f4 <SwitchToRxMode>
}
 394:	08 95       	ret

00000396 <sendMachine_3>:
//=======================================================================================
//inline
void sendMachine_3(){
 396:	bf 92       	push	r11
 398:	cf 92       	push	r12
 39a:	df 92       	push	r13
 39c:	ef 92       	push	r14
 39e:	ff 92       	push	r15
 3a0:	0f 93       	push	r16
 3a2:	1f 93       	push	r17
 3a4:	df 93       	push	r29
 3a6:	cf 93       	push	r28
 3a8:	cd b7       	in	r28, 0x3d	; 61
 3aa:	de b7       	in	r29, 0x3e	; 62
 3ac:	27 97       	sbiw	r28, 0x07	; 7
 3ae:	0f b6       	in	r0, 0x3f	; 63
 3b0:	f8 94       	cli
 3b2:	de bf       	out	0x3e, r29	; 62
 3b4:	0f be       	out	0x3f, r0	; 63
 3b6:	cd bf       	out	0x3d, r28	; 61
			DATACODEPOSION = 2		};

	#define ASKDATALEN 3
	char ASKDATA[ASKDATALEN] = "***";
	#define ANSWERDATALEN 3
	char ANSWERDATA[ANSWERDATALEN] = "+++";
 3b8:	de 01       	movw	r26, r28
 3ba:	14 96       	adiw	r26, 0x04	; 4
 3bc:	ef e7       	ldi	r30, 0x7F	; 127
 3be:	f1 e0       	ldi	r31, 0x01	; 1
 3c0:	83 e0       	ldi	r24, 0x03	; 3
 3c2:	01 90       	ld	r0, Z+
 3c4:	0d 92       	st	X+, r0
 3c6:	81 50       	subi	r24, 0x01	; 1
 3c8:	e1 f7       	brne	.-8      	; 0x3c2 <sendMachine_3+0x2c>


	enum {INITWAITNEWCODE, WAITDOOR, ANSWERDOOR, WAITCODE};
	static char state = INITWAITNEWCODE;

	switch (state){
 3ca:	80 91 fe 01 	lds	r24, 0x01FE
 3ce:	81 30       	cpi	r24, 0x01	; 1
 3d0:	91 f0       	breq	.+36     	; 0x3f6 <sendMachine_3+0x60>
 3d2:	81 30       	cpi	r24, 0x01	; 1
 3d4:	38 f0       	brcs	.+14     	; 0x3e4 <sendMachine_3+0x4e>
 3d6:	82 30       	cpi	r24, 0x02	; 2
 3d8:	09 f4       	brne	.+2      	; 0x3dc <sendMachine_3+0x46>
 3da:	97 c0       	rjmp	.+302    	; 0x50a <__stack+0xab>
 3dc:	83 30       	cpi	r24, 0x03	; 3
 3de:	09 f0       	breq	.+2      	; 0x3e2 <sendMachine_3+0x4c>
 3e0:	4f c1       	rjmp	.+670    	; 0x680 <__stack+0x221>
 3e2:	a8 c0       	rjmp	.+336    	; 0x534 <__stack+0xd5>
		//========================
		case INITWAITNEWCODE:
		//========================
			#ifdef LOGG
			loggerWriteToMarker((LogMesT)" INITWAITNEWCODE\r*", '*'); 
 3e4:	85 ef       	ldi	r24, 0xF5	; 245
 3e6:	90 e0       	ldi	r25, 0x00	; 0
 3e8:	6a e2       	ldi	r22, 0x2A	; 42
 3ea:	42 d2       	rcall	.+1156   	; 0x870 <loggerWriteToMarker>
			#endif

			SwitchToRxMode();
 3ec:	03 d3       	rcall	.+1542   	; 0x9f4 <SwitchToRxMode>
			state = WAITDOOR;
 3ee:	81 e0       	ldi	r24, 0x01	; 1
 3f0:	80 93 fe 01 	sts	0x01FE, r24
 3f4:	84 c0       	rjmp	.+264    	; 0x4fe <__stack+0x9f>
			timerSet(TIMER_RADIO_WAIT, 0, 50);
			break;
		//========================
		case WAITDOOR:{
		//========================
			if (timerIsElapsed(TIMER_RADIO_WAIT) == FALSE)
 3f6:	83 e0       	ldi	r24, 0x03	; 3
 3f8:	6f d1       	rcall	.+734    	; 0x6d8 <timerIsElapsed>
 3fa:	88 23       	and	r24, r24
 3fc:	09 f4       	brne	.+2      	; 0x400 <sendMachine_3+0x6a>
 3fe:	40 c1       	rjmp	.+640    	; 0x680 <__stack+0x221>
				break;

			int len = Receive_Packet(data, DATAMAXLEN);
 400:	8f ef       	ldi	r24, 0xFF	; 255
 402:	91 e0       	ldi	r25, 0x01	; 1
 404:	60 e4       	ldi	r22, 0x40	; 64
 406:	21 d4       	rcall	.+2114   	; 0xc4a <Receive_Packet>
 408:	e8 2e       	mov	r14, r24
 40a:	08 2f       	mov	r16, r24
 40c:	10 e0       	ldi	r17, 0x00	; 0
			if (len > 0){
 40e:	01 15       	cp	r16, r1
 410:	11 05       	cpc	r17, r1
 412:	09 f4       	brne	.+2      	; 0x416 <sendMachine_3+0x80>
 414:	74 c0       	rjmp	.+232    	; 0x4fe <__stack+0x9f>

				#ifdef LOGG
				loggerWriteToMarker((LogMesT)" get some data*", '*'); 
 416:	88 e0       	ldi	r24, 0x08	; 8
 418:	91 e0       	ldi	r25, 0x01	; 1
 41a:	6a e2       	ldi	r22, 0x2A	; 42
 41c:	29 d2       	rcall	.+1106   	; 0x870 <loggerWriteToMarker>
				loggerWrite(data, len);
 41e:	8f ef       	ldi	r24, 0xFF	; 255
 420:	91 e0       	ldi	r25, 0x01	; 1
 422:	6e 2d       	mov	r22, r14
 424:	ea d1       	rcall	.+980    	; 0x7fa <loggerWrite>
				loggerWrite("\r", 1);
 426:	88 e1       	ldi	r24, 0x18	; 24
 428:	91 e0       	ldi	r25, 0x01	; 1
 42a:	61 e0       	ldi	r22, 0x01	; 1
 42c:	e6 d1       	rcall	.+972    	; 0x7fa <loggerWrite>
				#endif

				for (char ff = 0; ff < 10; ff++){
 42e:	80 e0       	ldi	r24, 0x00	; 0
					makeNock();
 430:	8f 83       	std	Y+7, r24	; 0x07
 432:	ce de       	rcall	.-612    	; 0x1d0 <makeNock>
 434:	af e4       	ldi	r26, 0x4F	; 79
 436:	b3 ec       	ldi	r27, 0xC3	; 195
 438:	11 97       	sbiw	r26, 0x01	; 1
 43a:	f1 f7       	brne	.-4      	; 0x438 <sendMachine_3+0xa2>
 43c:	00 c0       	rjmp	.+0      	; 0x43e <sendMachine_3+0xa8>
 43e:	00 00       	nop
				loggerWriteToMarker((LogMesT)" get some data*", '*'); 
				loggerWrite(data, len);
				loggerWrite("\r", 1);
				#endif

				for (char ff = 0; ff < 10; ff++){
 440:	8f 81       	ldd	r24, Y+7	; 0x07
 442:	8f 5f       	subi	r24, 0xFF	; 255
 444:	8a 30       	cpi	r24, 0x0A	; 10
 446:	a1 f7       	brne	.-24     	; 0x430 <sendMachine_3+0x9a>
 448:	20 e0       	ldi	r18, 0x00	; 0
 44a:	09 c0       	rjmp	.+18     	; 0x45e <sendMachine_3+0xc8>
				state = ANSWERDOOR; 
				*/

				char pos = 0;
				for (pos = 0; pos < len; pos++){
					if (data[pos] == DATAMARKER){
 44c:	81 50       	subi	r24, 0x01	; 1
 44e:	9e 4f       	sbci	r25, 0xFE	; 254
 450:	fc 01       	movw	r30, r24
 452:	90 81       	ld	r25, Z
 454:	82 2f       	mov	r24, r18
 456:	8f 5f       	subi	r24, 0xFF	; 255
 458:	9f 33       	cpi	r25, 0x3F	; 63
 45a:	39 f0       	breq	.+14     	; 0x46a <__stack+0xb>

				state = ANSWERDOOR; 
				*/

				char pos = 0;
				for (pos = 0; pos < len; pos++){
 45c:	28 2f       	mov	r18, r24
 45e:	82 2f       	mov	r24, r18
 460:	90 e0       	ldi	r25, 0x00	; 0
 462:	80 17       	cp	r24, r16
 464:	91 07       	cpc	r25, r17
 466:	94 f3       	brlt	.-28     	; 0x44c <sendMachine_3+0xb6>
 468:	09 c1       	rjmp	.+530    	; 0x67c <__stack+0x21d>
				if (pos >= len){ // no datamarker
					state = INITWAITNEWCODE;
					return;
				}
				pos++;
				char count = data[pos++];// - 48; //debug
 46a:	e8 2f       	mov	r30, r24
 46c:	f0 e0       	ldi	r31, 0x00	; 0
 46e:	e1 50       	subi	r30, 0x01	; 1
 470:	fe 4f       	sbci	r31, 0xFE	; 254
 472:	10 81       	ld	r17, Z
 474:	08 2f       	mov	r16, r24
 476:	0f 5f       	subi	r16, 0xFF	; 255

				#ifdef LOGG
				char ch = count + 48;
 478:	81 2f       	mov	r24, r17
 47a:	80 5d       	subi	r24, 0xD0	; 208
 47c:	89 83       	std	Y+1, r24	; 0x01
				loggerWriteToMarker((LogMesT)" WAITCODE nock count: *", '*');
 47e:	8a e1       	ldi	r24, 0x1A	; 26
 480:	91 e0       	ldi	r25, 0x01	; 1
 482:	6a e2       	ldi	r22, 0x2A	; 42
 484:	f5 d1       	rcall	.+1002   	; 0x870 <loggerWriteToMarker>
				loggerWrite(&ch, 1); 
 486:	ce 01       	movw	r24, r28
 488:	01 96       	adiw	r24, 0x01	; 1
 48a:	61 e0       	ldi	r22, 0x01	; 1
 48c:	b6 d1       	rcall	.+876    	; 0x7fa <loggerWrite>
				loggerWrite("\r", 1);
 48e:	88 e1       	ldi	r24, 0x18	; 24
 490:	91 e0       	ldi	r25, 0x01	; 1
 492:	61 e0       	ldi	r22, 0x01	; 1
 494:	b2 d1       	rcall	.+868    	; 0x7fa <loggerWrite>
				#endif 


				g_nocks[NOCK_CURRENT].count = count;
 496:	10 93 bb 02 	sts	0x02BB, r17
				unsigned char i;
				for (i = 0; i < count; i++){
 49a:	80 e0       	ldi	r24, 0x00	; 0
 49c:	90 e0       	ldi	r25, 0x00	; 0
					int time = 0;
					char * pp = &time;
 49e:	de 01       	movw	r26, r28
 4a0:	12 96       	adiw	r26, 0x02	; 2
				#endif 


				g_nocks[NOCK_CURRENT].count = count;
				unsigned char i;
				for (i = 0; i < count; i++){
 4a2:	1a c0       	rjmp	.+52     	; 0x4d8 <__stack+0x79>
					int time = 0;
					char * pp = &time;
					*pp =  data[pos++];
 4a4:	e0 2f       	mov	r30, r16
 4a6:	f0 e0       	ldi	r31, 0x00	; 0
 4a8:	e1 50       	subi	r30, 0x01	; 1
 4aa:	fe 4f       	sbci	r31, 0xFE	; 254
 4ac:	20 81       	ld	r18, Z
 4ae:	2c 93       	st	X, r18
					pp++;
					*pp =  data[pos++];
 4b0:	e0 2f       	mov	r30, r16
 4b2:	ef 5f       	subi	r30, 0xFF	; 255
 4b4:	f0 e0       	ldi	r31, 0x00	; 0
 4b6:	e1 50       	subi	r30, 0x01	; 1
 4b8:	fe 4f       	sbci	r31, 0xFE	; 254
 4ba:	20 81       	ld	r18, Z
 4bc:	11 96       	adiw	r26, 0x01	; 1
 4be:	2c 93       	st	X, r18
 4c0:	11 97       	sbiw	r26, 0x01	; 1
 4c2:	0e 5f       	subi	r16, 0xFE	; 254


					g_nocks[NOCK_CURRENT].nock[i] = time;
 4c4:	2a 81       	ldd	r18, Y+2	; 0x02
 4c6:	3b 81       	ldd	r19, Y+3	; 0x03
 4c8:	fc 01       	movw	r30, r24
 4ca:	ee 0f       	add	r30, r30
 4cc:	ff 1f       	adc	r31, r31
 4ce:	e1 58       	subi	r30, 0x81	; 129
 4d0:	fd 4f       	sbci	r31, 0xFD	; 253
 4d2:	31 83       	std	Z+1, r19	; 0x01
 4d4:	20 83       	st	Z, r18
 4d6:	01 96       	adiw	r24, 0x01	; 1
				#endif 


				g_nocks[NOCK_CURRENT].count = count;
				unsigned char i;
				for (i = 0; i < count; i++){
 4d8:	81 17       	cp	r24, r17
 4da:	20 f3       	brcs	.-56     	; 0x4a4 <__stack+0x45>


					g_nocks[NOCK_CURRENT].nock[i] = time;
				}

				g_flags[FLAG_NEW_NOCK] = TRUE;
 4dc:	81 e0       	ldi	r24, 0x01	; 1
 4de:	80 93 fb 02 	sts	0x02FB, r24
				nockWriteToEEPROM(&g_nocks[NOCK_CURRENT]);
 4e2:	8f e7       	ldi	r24, 0x7F	; 127
 4e4:	92 e0       	ldi	r25, 0x02	; 2
 4e6:	3b df       	rcall	.-394    	; 0x35e <nockWriteToEEPROM>
				g_nocks[NOCK_PATTERN] = g_nocks[NOCK_CURRENT];
 4e8:	e2 e4       	ldi	r30, 0x42	; 66
 4ea:	f2 e0       	ldi	r31, 0x02	; 2
 4ec:	df 01       	movw	r26, r30
 4ee:	dd 96       	adiw	r26, 0x3d	; 61
 4f0:	8d e3       	ldi	r24, 0x3D	; 61
 4f2:	0d 90       	ld	r0, X+
 4f4:	01 92       	st	Z+, r0
 4f6:	81 50       	subi	r24, 0x01	; 1
 4f8:	e1 f7       	brne	.-8      	; 0x4f2 <__stack+0x93>
				state = INITWAITNEWCODE;
 4fa:	10 92 fe 01 	sts	0x01FE, r1
			}
			timerSet(TIMER_RADIO_WAIT, 0, 50);
 4fe:	83 e0       	ldi	r24, 0x03	; 3
 500:	60 e0       	ldi	r22, 0x00	; 0
 502:	70 e0       	ldi	r23, 0x00	; 0
 504:	42 e3       	ldi	r20, 0x32	; 50
 506:	50 e0       	ldi	r21, 0x00	; 0
 508:	13 c0       	rjmp	.+38     	; 0x530 <__stack+0xd1>
		//========================
		case ANSWERDOOR:
		//========================

			#ifdef LOGG
			loggerWriteToMarker((LogMesT)" ANSWERDOOR\r*", '*'); 
 50a:	82 e3       	ldi	r24, 0x32	; 50
 50c:	91 e0       	ldi	r25, 0x01	; 1
 50e:	6a e2       	ldi	r22, 0x2A	; 42
 510:	af d1       	rcall	.+862    	; 0x870 <loggerWriteToMarker>
			#endif

			SwitchToTxMode();
 512:	81 d2       	rcall	.+1282   	; 0xa16 <SwitchToTxMode>

			Send_Packet(W_TX_PAYLOAD_NOACK_CMD,ANSWERDATA, ANSWERDATALEN );
 514:	80 eb       	ldi	r24, 0xB0	; 176
 516:	be 01       	movw	r22, r28
 518:	6c 5f       	subi	r22, 0xFC	; 252
 51a:	7f 4f       	sbci	r23, 0xFF	; 255
 51c:	43 e0       	ldi	r20, 0x03	; 3
 51e:	73 d3       	rcall	.+1766   	; 0xc06 <Send_Packet>

			SwitchToRxMode();
 520:	69 d2       	rcall	.+1234   	; 0x9f4 <SwitchToRxMode>

			state = WAITCODE;
 522:	83 e0       	ldi	r24, 0x03	; 3
 524:	80 93 fe 01 	sts	0x01FE, r24

			timerSet(TIMER_RADIO_WAIT, 0, 150);
 528:	60 e0       	ldi	r22, 0x00	; 0
 52a:	70 e0       	ldi	r23, 0x00	; 0
 52c:	46 e9       	ldi	r20, 0x96	; 150
 52e:	50 e0       	ldi	r21, 0x00	; 0
 530:	c2 d0       	rcall	.+388    	; 0x6b6 <timerSet>

			break;
 532:	a6 c0       	rjmp	.+332    	; 0x680 <__stack+0x221>
		//========================
		case WAITCODE:{
		//========================
			if (timerIsElapsed(TIMER_RADIO_WAIT) == FALSE)
 534:	83 e0       	ldi	r24, 0x03	; 3
 536:	d0 d0       	rcall	.+416    	; 0x6d8 <timerIsElapsed>
 538:	88 23       	and	r24, r24
 53a:	09 f4       	brne	.+2      	; 0x53e <__stack+0xdf>
 53c:	a1 c0       	rjmp	.+322    	; 0x680 <__stack+0x221>
				break;

			timerSet(TIMER_RADIO_WAIT, 0, 150);
 53e:	83 e0       	ldi	r24, 0x03	; 3
 540:	60 e0       	ldi	r22, 0x00	; 0
 542:	70 e0       	ldi	r23, 0x00	; 0
 544:	46 e9       	ldi	r20, 0x96	; 150
 546:	50 e0       	ldi	r21, 0x00	; 0
 548:	b6 d0       	rcall	.+364    	; 0x6b6 <timerSet>

			#ifdef LOGG
			loggerWriteToMarker((LogMesT)" WAITCODE\r*", '*'); 
 54a:	80 e4       	ldi	r24, 0x40	; 64
 54c:	91 e0       	ldi	r25, 0x01	; 1
 54e:	6a e2       	ldi	r22, 0x2A	; 42
 550:	8f d1       	rcall	.+798    	; 0x870 <loggerWriteToMarker>
			#endif

			int len = Receive_Packet(data, DATAMAXLEN);
 552:	8f ef       	ldi	r24, 0xFF	; 255
 554:	91 e0       	ldi	r25, 0x01	; 1
 556:	60 e4       	ldi	r22, 0x40	; 64
 558:	78 d3       	rcall	.+1776   	; 0xc4a <Receive_Packet>
 55a:	d8 2e       	mov	r13, r24
 55c:	08 2f       	mov	r16, r24
 55e:	10 e0       	ldi	r17, 0x00	; 0
			if (len > 0){
 560:	01 15       	cp	r16, r1
 562:	11 05       	cpc	r17, r1
 564:	09 f4       	brne	.+2      	; 0x568 <__stack+0x109>
 566:	8c c0       	rjmp	.+280    	; 0x680 <__stack+0x221>

				#ifdef LOGG
				loggerWriteToMarker((LogMesT)" WAITCODE get some data:*", '*'); 
 568:	8c e4       	ldi	r24, 0x4C	; 76
 56a:	91 e0       	ldi	r25, 0x01	; 1
 56c:	6a e2       	ldi	r22, 0x2A	; 42
 56e:	80 d1       	rcall	.+768    	; 0x870 <loggerWriteToMarker>
				loggerWrite(data, len);
 570:	8f ef       	ldi	r24, 0xFF	; 255
 572:	91 e0       	ldi	r25, 0x01	; 1
 574:	6d 2d       	mov	r22, r13
 576:	41 d1       	rcall	.+642    	; 0x7fa <loggerWrite>
				loggerWrite("\r",1);
 578:	88 e1       	ldi	r24, 0x18	; 24
 57a:	91 e0       	ldi	r25, 0x01	; 1
 57c:	61 e0       	ldi	r22, 0x01	; 1
 57e:	3d d1       	rcall	.+634    	; 0x7fa <loggerWrite>
				#endif

				char pos = 0;
				for (pos = 0; pos < len; pos++){
 580:	cc 24       	eor	r12, r12
 582:	0a c0       	rjmp	.+20     	; 0x598 <__stack+0x139>
					if (data[pos] == DATAMARKER){
 584:	f7 01       	movw	r30, r14
 586:	e1 50       	subi	r30, 0x01	; 1
 588:	fe 4f       	sbci	r31, 0xFE	; 254
 58a:	80 81       	ld	r24, Z
 58c:	8f 33       	cpi	r24, 0x3F	; 63
 58e:	19 f4       	brne	.+6      	; 0x596 <__stack+0x137>
				loggerWrite(data, len);
				loggerWrite("\r",1);
				#endif

				char pos = 0;
				for (pos = 0; pos < len; pos++){
 590:	8a e0       	ldi	r24, 0x0A	; 10
 592:	b8 2e       	mov	r11, r24
 594:	07 c0       	rjmp	.+14     	; 0x5a4 <__stack+0x145>
 596:	c3 94       	inc	r12
 598:	ec 2c       	mov	r14, r12
 59a:	ff 24       	eor	r15, r15
 59c:	e0 16       	cp	r14, r16
 59e:	f1 06       	cpc	r15, r17
 5a0:	8c f3       	brlt	.-30     	; 0x584 <__stack+0x125>
 5a2:	f6 cf       	rjmp	.-20     	; 0x590 <__stack+0x131>
						break;
					}
				}

				for (char ff = 0; ff < 10; ff++){
					makeNock();
 5a4:	15 de       	rcall	.-982    	; 0x1d0 <makeNock>
 5a6:	8f e4       	ldi	r24, 0x4F	; 79
 5a8:	93 ec       	ldi	r25, 0xC3	; 195
 5aa:	01 97       	sbiw	r24, 0x01	; 1
 5ac:	f1 f7       	brne	.-4      	; 0x5aa <__stack+0x14b>
 5ae:	00 c0       	rjmp	.+0      	; 0x5b0 <__stack+0x151>
 5b0:	00 00       	nop
 5b2:	ba 94       	dec	r11
					if (data[pos] == DATAMARKER){
						break;
					}
				}

				for (char ff = 0; ff < 10; ff++){
 5b4:	b9 f7       	brne	.-18     	; 0x5a4 <__stack+0x145>
 5b6:	8f e9       	ldi	r24, 0x9F	; 159
 5b8:	96 e8       	ldi	r25, 0x86	; 134
 5ba:	a1 e0       	ldi	r26, 0x01	; 1
 5bc:	81 50       	subi	r24, 0x01	; 1
 5be:	90 40       	sbci	r25, 0x00	; 0
 5c0:	a0 40       	sbci	r26, 0x00	; 0
 5c2:	e1 f7       	brne	.-8      	; 0x5bc <__stack+0x15d>
 5c4:	00 c0       	rjmp	.+0      	; 0x5c6 <__stack+0x167>
 5c6:	00 00       	nop
					makeNock();
					_delay_ms(200);
				}
				_delay_ms(500);
				for (char ff = 0; ff < 10; ff++){
 5c8:	80 e0       	ldi	r24, 0x00	; 0
					makeNock();
 5ca:	8f 83       	std	Y+7, r24	; 0x07
 5cc:	01 de       	rcall	.-1022   	; 0x1d0 <makeNock>
 5ce:	af e4       	ldi	r26, 0x4F	; 79
 5d0:	b3 ec       	ldi	r27, 0xC3	; 195
 5d2:	11 97       	sbiw	r26, 0x01	; 1
 5d4:	f1 f7       	brne	.-4      	; 0x5d2 <__stack+0x173>
 5d6:	00 c0       	rjmp	.+0      	; 0x5d8 <__stack+0x179>
 5d8:	00 00       	nop
				for (char ff = 0; ff < 10; ff++){
					makeNock();
					_delay_ms(200);
				}
				_delay_ms(500);
				for (char ff = 0; ff < 10; ff++){
 5da:	8f 81       	ldd	r24, Y+7	; 0x07
 5dc:	8f 5f       	subi	r24, 0xFF	; 255
 5de:	8a 30       	cpi	r24, 0x0A	; 10
 5e0:	a1 f7       	brne	.-24     	; 0x5ca <__stack+0x16b>
					makeNock();
					_delay_ms(200);
				}

				if (pos >= len) // no owr data
 5e2:	e0 16       	cp	r14, r16
 5e4:	f1 06       	cpc	r15, r17
 5e6:	0c f0       	brlt	.+2      	; 0x5ea <__stack+0x18b>
 5e8:	4b c0       	rjmp	.+150    	; 0x680 <__stack+0x221>
					break;
				pos++;
 5ea:	ec 2c       	mov	r14, r12
 5ec:	e3 94       	inc	r14
				char count = data[pos++];// - 48; //debug
 5ee:	ee 2d       	mov	r30, r14
 5f0:	f0 e0       	ldi	r31, 0x00	; 0
 5f2:	e1 50       	subi	r30, 0x01	; 1
 5f4:	fe 4f       	sbci	r31, 0xFE	; 254
 5f6:	00 81       	ld	r16, Z
 5f8:	e3 94       	inc	r14

				#ifdef LOGG
				char ch = count + 48;
 5fa:	80 2f       	mov	r24, r16
 5fc:	80 5d       	subi	r24, 0xD0	; 208
 5fe:	89 83       	std	Y+1, r24	; 0x01
				loggerWriteToMarker((LogMesT)" WAITCODE nock count: *", '*');
 600:	8a e1       	ldi	r24, 0x1A	; 26
 602:	91 e0       	ldi	r25, 0x01	; 1
 604:	6a e2       	ldi	r22, 0x2A	; 42
 606:	34 d1       	rcall	.+616    	; 0x870 <loggerWriteToMarker>
				loggerWrite(&ch, 1); 
 608:	ce 01       	movw	r24, r28
 60a:	01 96       	adiw	r24, 0x01	; 1
 60c:	61 e0       	ldi	r22, 0x01	; 1
 60e:	f5 d0       	rcall	.+490    	; 0x7fa <loggerWrite>
				loggerWrite("\r", 1);
 610:	88 e1       	ldi	r24, 0x18	; 24
 612:	91 e0       	ldi	r25, 0x01	; 1
 614:	61 e0       	ldi	r22, 0x01	; 1
 616:	f1 d0       	rcall	.+482    	; 0x7fa <loggerWrite>
				#endif 


				g_nocks[NOCK_CURRENT].count = count;
 618:	00 93 bb 02 	sts	0x02BB, r16
				unsigned char i;
				for (i = 0; i < count; i++){
 61c:	20 e0       	ldi	r18, 0x00	; 0
 61e:	30 e0       	ldi	r19, 0x00	; 0
 620:	10 c0       	rjmp	.+32     	; 0x642 <__stack+0x1e3>
					g_nocks[NOCK_CURRENT].nock[i] = data[pos++];
 622:	ee 2d       	mov	r30, r14
 624:	f0 e0       	ldi	r31, 0x00	; 0
 626:	e1 50       	subi	r30, 0x01	; 1
 628:	fe 4f       	sbci	r31, 0xFE	; 254
 62a:	80 81       	ld	r24, Z
 62c:	90 e0       	ldi	r25, 0x00	; 0
 62e:	f9 01       	movw	r30, r18
 630:	ee 0f       	add	r30, r30
 632:	ff 1f       	adc	r31, r31
 634:	e1 58       	subi	r30, 0x81	; 129
 636:	fd 4f       	sbci	r31, 0xFD	; 253
 638:	91 83       	std	Z+1, r25	; 0x01
 63a:	80 83       	st	Z, r24
 63c:	e3 94       	inc	r14
 63e:	2f 5f       	subi	r18, 0xFF	; 255
 640:	3f 4f       	sbci	r19, 0xFF	; 255
				#endif 


				g_nocks[NOCK_CURRENT].count = count;
				unsigned char i;
				for (i = 0; i < count; i++){
 642:	20 17       	cp	r18, r16
 644:	70 f3       	brcs	.-36     	; 0x622 <__stack+0x1c3>
					g_nocks[NOCK_CURRENT].nock[i] = data[pos++];
				}


				#ifdef LOGG
				loggerWriteToMarker((LogMesT)" WAITCODE finish copy \r*", '*'); 
 646:	86 e6       	ldi	r24, 0x66	; 102
 648:	91 e0       	ldi	r25, 0x01	; 1
 64a:	6a e2       	ldi	r22, 0x2A	; 42
 64c:	11 d1       	rcall	.+546    	; 0x870 <loggerWriteToMarker>
				loggerWrite(data, len);
 64e:	8f ef       	ldi	r24, 0xFF	; 255
 650:	91 e0       	ldi	r25, 0x01	; 1
 652:	6d 2d       	mov	r22, r13
 654:	d2 d0       	rcall	.+420    	; 0x7fa <loggerWrite>
				loggerWrite("\r",1);
 656:	88 e1       	ldi	r24, 0x18	; 24
 658:	91 e0       	ldi	r25, 0x01	; 1
 65a:	61 e0       	ldi	r22, 0x01	; 1
 65c:	ce d0       	rcall	.+412    	; 0x7fa <loggerWrite>
				#endif


				g_flags[FLAG_NEW_NOCK] = TRUE;
 65e:	81 e0       	ldi	r24, 0x01	; 1
 660:	80 93 fb 02 	sts	0x02FB, r24
				nockWriteToEEPROM(&g_nocks[NOCK_CURRENT]);
 664:	8f e7       	ldi	r24, 0x7F	; 127
 666:	92 e0       	ldi	r25, 0x02	; 2
 668:	7a de       	rcall	.-780    	; 0x35e <nockWriteToEEPROM>
				g_nocks[NOCK_PATTERN] = g_nocks[NOCK_CURRENT];
 66a:	e2 e4       	ldi	r30, 0x42	; 66
 66c:	f2 e0       	ldi	r31, 0x02	; 2
 66e:	df 01       	movw	r26, r30
 670:	dd 96       	adiw	r26, 0x3d	; 61
 672:	8d e3       	ldi	r24, 0x3D	; 61
 674:	0d 90       	ld	r0, X+
 676:	01 92       	st	Z+, r0
 678:	81 50       	subi	r24, 0x01	; 1
 67a:	e1 f7       	brne	.-8      	; 0x674 <__stack+0x215>
						break;
					}
				}
				
				if (pos >= len){ // no datamarker
					state = INITWAITNEWCODE;
 67c:	10 92 fe 01 	sts	0x01FE, r1
			}break;
		//========================
		default: break;
		//========================
	}
}
 680:	27 96       	adiw	r28, 0x07	; 7
 682:	0f b6       	in	r0, 0x3f	; 63
 684:	f8 94       	cli
 686:	de bf       	out	0x3e, r29	; 62
 688:	0f be       	out	0x3f, r0	; 63
 68a:	cd bf       	out	0x3d, r28	; 61
 68c:	cf 91       	pop	r28
 68e:	df 91       	pop	r29
 690:	1f 91       	pop	r17
 692:	0f 91       	pop	r16
 694:	ff 90       	pop	r15
 696:	ef 90       	pop	r14
 698:	df 90       	pop	r13
 69a:	cf 90       	pop	r12
 69c:	bf 90       	pop	r11
 69e:	08 95       	ret

000006a0 <initHardWareTimer>:
//      HARDWARE      HARDWARE      HARDWARE      HARDWARE      HARDWARE
//=============================================================================
//=============================================================================
void initHardWareTimer()
{
    TCNT1 = 65536-1;        
 6a0:	8f ef       	ldi	r24, 0xFF	; 255
 6a2:	9f ef       	ldi	r25, 0xFF	; 255
 6a4:	9d bd       	out	0x2d, r25	; 45
 6a6:	8c bd       	out	0x2c, r24	; 44
    TCCR1B = (1<<CS12 | 1<<CS10);
 6a8:	85 e0       	ldi	r24, 0x05	; 5
 6aa:	8e bd       	out	0x2e, r24	; 46
    TIMSK |= (1<<TOIE1);
 6ac:	89 b7       	in	r24, 0x39	; 57
 6ae:	84 60       	ori	r24, 0x04	; 4
 6b0:	89 bf       	out	0x39, r24	; 57
 	sei();
 6b2:	78 94       	sei
}
 6b4:	08 95       	ret

000006b6 <timerSet>:
//=============================================================================
volatile
SoftTimer g_timer[TIMER_TOTAL_COUNT];
//=============================================================================
void timerSet(char timer_name, unsigned int start_value, unsigned int stop_value){
	g_timer[timer_name].counter = start_value;
 6b6:	90 e0       	ldi	r25, 0x00	; 0
 6b8:	fc 01       	movw	r30, r24
 6ba:	ee 0f       	add	r30, r30
 6bc:	ff 1f       	adc	r31, r31
 6be:	ee 0f       	add	r30, r30
 6c0:	ff 1f       	adc	r31, r31
 6c2:	e8 0f       	add	r30, r24
 6c4:	f9 1f       	adc	r31, r25
 6c6:	e2 50       	subi	r30, 0x02	; 2
 6c8:	fd 4f       	sbci	r31, 0xFD	; 253
 6ca:	71 83       	std	Z+1, r23	; 0x01
 6cc:	60 83       	st	Z, r22
	g_timer[timer_name].threshold = stop_value;
 6ce:	53 83       	std	Z+3, r21	; 0x03
 6d0:	42 83       	std	Z+2, r20	; 0x02
	g_timer[timer_name].state = TIMER_STATE_IN_RUN;
 6d2:	81 e0       	ldi	r24, 0x01	; 1
 6d4:	84 83       	std	Z+4, r24	; 0x04
}
 6d6:	08 95       	ret

000006d8 <timerIsElapsed>:
//=============================================================================
char timerIsElapsed(char timer_name){
	if ((g_timer[timer_name].state & TIMER_STATE_ELAPSED) > 0){
 6d8:	90 e0       	ldi	r25, 0x00	; 0
 6da:	fc 01       	movw	r30, r24
 6dc:	ee 0f       	add	r30, r30
 6de:	ff 1f       	adc	r31, r31
 6e0:	ee 0f       	add	r30, r30
 6e2:	ff 1f       	adc	r31, r31
 6e4:	e8 0f       	add	r30, r24
 6e6:	f9 1f       	adc	r31, r25
 6e8:	e2 50       	subi	r30, 0x02	; 2
 6ea:	fd 4f       	sbci	r31, 0xFD	; 253
 6ec:	84 81       	ldd	r24, Z+4	; 0x04
 6ee:	81 ff       	sbrs	r24, 1
 6f0:	05 c0       	rjmp	.+10     	; 0x6fc <timerIsElapsed+0x24>
		g_timer[timer_name].state &= ~TIMER_STATE_ELAPSED;
 6f2:	84 81       	ldd	r24, Z+4	; 0x04
 6f4:	8d 7f       	andi	r24, 0xFD	; 253
 6f6:	84 83       	std	Z+4, r24	; 0x04
		return TRUE;
 6f8:	81 e0       	ldi	r24, 0x01	; 1
 6fa:	08 95       	ret
	}
	return FALSE;
 6fc:	80 e0       	ldi	r24, 0x00	; 0
}
 6fe:	08 95       	ret

00000700 <timerGetCurrent>:
//=============================================================================
unsigned int timerGetCurrent(char timer_name){
	return g_timer[timer_name].counter;
 700:	90 e0       	ldi	r25, 0x00	; 0
 702:	fc 01       	movw	r30, r24
 704:	ee 0f       	add	r30, r30
 706:	ff 1f       	adc	r31, r31
 708:	ee 0f       	add	r30, r30
 70a:	ff 1f       	adc	r31, r31
 70c:	e8 0f       	add	r30, r24
 70e:	f9 1f       	adc	r31, r25
 710:	e2 50       	subi	r30, 0x02	; 2
 712:	fd 4f       	sbci	r31, 0xFD	; 253
 714:	20 81       	ld	r18, Z
 716:	31 81       	ldd	r19, Z+1	; 0x01
}
 718:	c9 01       	movw	r24, r18
 71a:	08 95       	ret

0000071c <timerInit>:
//=============================================================================
void timerInit(){
 71c:	80 e0       	ldi	r24, 0x00	; 0
 71e:	90 e0       	ldi	r25, 0x00	; 0
	char i;
	for (i = 0; i < TIMER_TOTAL_COUNT; i++){
		g_timer[i].counter = 0;
 720:	fc 01       	movw	r30, r24
 722:	ee 0f       	add	r30, r30
 724:	ff 1f       	adc	r31, r31
 726:	ee 0f       	add	r30, r30
 728:	ff 1f       	adc	r31, r31
 72a:	e8 0f       	add	r30, r24
 72c:	f9 1f       	adc	r31, r25
 72e:	e2 50       	subi	r30, 0x02	; 2
 730:	fd 4f       	sbci	r31, 0xFD	; 253
 732:	11 82       	std	Z+1, r1	; 0x01
 734:	10 82       	st	Z, r1
		g_timer[i].threshold = 0;
 736:	13 82       	std	Z+3, r1	; 0x03
 738:	12 82       	std	Z+2, r1	; 0x02
		g_timer[i].state = 0;
 73a:	14 82       	std	Z+4, r1	; 0x04
 73c:	01 96       	adiw	r24, 0x01	; 1
	return g_timer[timer_name].counter;
}
//=============================================================================
void timerInit(){
	char i;
	for (i = 0; i < TIMER_TOTAL_COUNT; i++){
 73e:	86 30       	cpi	r24, 0x06	; 6
 740:	91 05       	cpc	r25, r1
 742:	71 f7       	brne	.-36     	; 0x720 <timerInit+0x4>
		g_timer[i].counter = 0;
		g_timer[i].threshold = 0;
		g_timer[i].state = 0;
	}

	initHardWareTimer();
 744:	ad df       	rcall	.-166    	; 0x6a0 <initHardWareTimer>
}
 746:	08 95       	ret

00000748 <__vector_8>:
    TIMSK |= (1<<TOIE1);
 	sei();
}
//=============================================================================
ISR (TIMER1_OVF_vect)
{
 748:	1f 92       	push	r1
 74a:	0f 92       	push	r0
 74c:	0f b6       	in	r0, 0x3f	; 63
 74e:	0f 92       	push	r0
 750:	11 24       	eor	r1, r1
 752:	2f 93       	push	r18
 754:	3f 93       	push	r19
 756:	4f 93       	push	r20
 758:	5f 93       	push	r21
 75a:	6f 93       	push	r22
 75c:	7f 93       	push	r23
 75e:	8f 93       	push	r24
 760:	9f 93       	push	r25
 762:	ef 93       	push	r30
 764:	ff 93       	push	r31
 766:	80 e0       	ldi	r24, 0x00	; 0
 768:	90 e0       	ldi	r25, 0x00	; 0
}
//=============================================================================
inline inIRQTimer(){
	char i;
	for (i = 0; i < TIMER_TOTAL_COUNT; i++){
		if ( (g_timer[i].state & TIMER_STATE_IN_RUN) > 0){
 76a:	fc 01       	movw	r30, r24
 76c:	ee 0f       	add	r30, r30
 76e:	ff 1f       	adc	r31, r31
 770:	ee 0f       	add	r30, r30
 772:	ff 1f       	adc	r31, r31
 774:	e8 0f       	add	r30, r24
 776:	f9 1f       	adc	r31, r25
 778:	e2 50       	subi	r30, 0x02	; 2
 77a:	fd 4f       	sbci	r31, 0xFD	; 253
 77c:	24 81       	ldd	r18, Z+4	; 0x04
 77e:	20 ff       	sbrs	r18, 0
 780:	12 c0       	rjmp	.+36     	; 0x7a6 <__vector_8+0x5e>
			if (g_timer[i].counter++ >= g_timer[i].threshold){
 782:	20 81       	ld	r18, Z
 784:	31 81       	ldd	r19, Z+1	; 0x01
 786:	42 81       	ldd	r20, Z+2	; 0x02
 788:	53 81       	ldd	r21, Z+3	; 0x03
 78a:	b9 01       	movw	r22, r18
 78c:	6f 5f       	subi	r22, 0xFF	; 255
 78e:	7f 4f       	sbci	r23, 0xFF	; 255
 790:	71 83       	std	Z+1, r23	; 0x01
 792:	60 83       	st	Z, r22
 794:	24 17       	cp	r18, r20
 796:	35 07       	cpc	r19, r21
 798:	30 f0       	brcs	.+12     	; 0x7a6 <__vector_8+0x5e>
				g_timer[i].state &=	~TIMER_STATE_IN_RUN;
 79a:	24 81       	ldd	r18, Z+4	; 0x04
 79c:	2e 7f       	andi	r18, 0xFE	; 254
 79e:	24 83       	std	Z+4, r18	; 0x04
				g_timer[i].state |= TIMER_STATE_ELAPSED;
 7a0:	24 81       	ldd	r18, Z+4	; 0x04
 7a2:	22 60       	ori	r18, 0x02	; 2
 7a4:	24 83       	std	Z+4, r18	; 0x04
 7a6:	01 96       	adiw	r24, 0x01	; 1
	initHardWareTimer();
}
//=============================================================================
inline inIRQTimer(){
	char i;
	for (i = 0; i < TIMER_TOTAL_COUNT; i++){
 7a8:	86 30       	cpi	r24, 0x06	; 6
 7aa:	91 05       	cpc	r25, r1
 7ac:	f1 f6       	brne	.-68     	; 0x76a <__vector_8+0x22>
//=============================================================================
ISR (TIMER1_OVF_vect)
{
    inIRQTimer();
	// run timer
	TCNT1 = 65536 - 10; //  31220;
 7ae:	86 ef       	ldi	r24, 0xF6	; 246
 7b0:	9f ef       	ldi	r25, 0xFF	; 255
 7b2:	9d bd       	out	0x2d, r25	; 45
 7b4:	8c bd       	out	0x2c, r24	; 44
    TCCR1B = (1<<CS12 | 1<<CS10);
 7b6:	85 e0       	ldi	r24, 0x05	; 5
 7b8:	8e bd       	out	0x2e, r24	; 46
    TIMSK |= (1<<TOIE1);
 7ba:	89 b7       	in	r24, 0x39	; 57
 7bc:	84 60       	ori	r24, 0x04	; 4
 7be:	89 bf       	out	0x39, r24	; 57


}
 7c0:	ff 91       	pop	r31
 7c2:	ef 91       	pop	r30
 7c4:	9f 91       	pop	r25
 7c6:	8f 91       	pop	r24
 7c8:	7f 91       	pop	r23
 7ca:	6f 91       	pop	r22
 7cc:	5f 91       	pop	r21
 7ce:	4f 91       	pop	r20
 7d0:	3f 91       	pop	r19
 7d2:	2f 91       	pop	r18
 7d4:	0f 90       	pop	r0
 7d6:	0f be       	out	0x3f, r0	; 63
 7d8:	0f 90       	pop	r0
 7da:	1f 90       	pop	r1
 7dc:	18 95       	reti

000007de <GPIO_Configuration>:

}
//=============================================================================
void GPIO_Configuration(void)
{
	UPBIT(DDRD, 1); // Tx
 7de:	89 9a       	sbi	0x11, 1	; 17

}
 7e0:	08 95       	ret

000007e2 <USART_Configuration>:
// whith interrupt

	#define USART_BAUDRATE 9600
	#define BAUD_PRESCALE (((F_CPU / (USART_BAUDRATE * 16UL))) - 1)

	UCSRB = ( 1 << TXEN ) | ( 1 << RXEN ) | (1 << RXCIE ); // rx enable, tx enable, rx_interrupt enable
 7e2:	88 e9       	ldi	r24, 0x98	; 152
 7e4:	8a b9       	out	0x0a, r24	; 10
	UCSRC = (1 << URSEL) | (1 << UCSZ0) | (1 << UCSZ1); // Use 8-bit character sizes
 7e6:	86 e8       	ldi	r24, 0x86	; 134
 7e8:	80 bd       	out	0x20, r24	; 32

	UBRRH = 0;//(BAUD_PRESCALE >> 8); // Load upper 8-bits of the baud rate value into the high byte of the UBRR register
 7ea:	10 bc       	out	0x20, r1	; 32
	UBRRL = 49;//BAUD_PRESCALE; // Load lower 8-bits of the baud rate value into the low byte of the UBRR register
 7ec:	81 e3       	ldi	r24, 0x31	; 49
 7ee:	89 b9       	out	0x09, r24	; 9




sei();
 7f0:	78 94       	sei

}
 7f2:	08 95       	ret

000007f4 <loggerInit>:
void USART_Configuration(void);
unsigned char getData(char * buffer, unsigned char buf_len);
//=============================================================================
inline void usart_init(void)
{
	    GPIO_Configuration();
 7f4:	f4 df       	rcall	.-24     	; 0x7de <GPIO_Configuration>

	    USART_Configuration();
 7f6:	f5 df       	rcall	.-22     	; 0x7e2 <USART_Configuration>
//      PUBLICK      FUNCTIONS      PUBLICK      FUNCTIONS      PUBLICK     
//=============================================================================
//=============================================================================
void loggerInit(){
	usart_init();
}
 7f8:	08 95       	ret

000007fa <loggerWrite>:
		bit[i] = ((byte & (1<<j)) > 0) ? '1' : '0';
	}
	loggerWrite(bit,8);
}
//=============================================================================
void loggerWrite(const unsigned char *message, char count){
 7fa:	fc 01       	movw	r30, r24
    while(count--)
 7fc:	05 c0       	rjmp	.+10     	; 0x808 <loggerWrite+0xe>
    {
        while ( !( UCSRA & (1<<5)) ) {} 
 7fe:	5d 9b       	sbis	0x0b, 5	; 11
 800:	fe cf       	rjmp	.-4      	; 0x7fe <loggerWrite+0x4>
        UDR=*message++;
 802:	81 91       	ld	r24, Z+
 804:	8c b9       	out	0x0c, r24	; 12
 806:	61 50       	subi	r22, 0x01	; 1
	}
	loggerWrite(bit,8);
}
//=============================================================================
void loggerWrite(const unsigned char *message, char count){
    while(count--)
 808:	66 23       	and	r22, r22
 80a:	c9 f7       	brne	.-14     	; 0x7fe <loggerWrite+0x4>
    {
        while ( !( UCSRA & (1<<5)) ) {} 
        UDR=*message++;
    }
}
 80c:	08 95       	ret

0000080e <loggerWriteByteInBit>:
//=============================================================================
void loggerInit(){
	usart_init();
}
//=============================================================================
void loggerWriteByteInBit(const unsigned char byte){
 80e:	df 93       	push	r29
 810:	cf 93       	push	r28
 812:	cd b7       	in	r28, 0x3d	; 61
 814:	de b7       	in	r29, 0x3e	; 62
 816:	28 97       	sbiw	r28, 0x08	; 8
 818:	0f b6       	in	r0, 0x3f	; 63
 81a:	f8 94       	cli
 81c:	de bf       	out	0x3e, r29	; 62
 81e:	0f be       	out	0x3f, r0	; 63
 820:	cd bf       	out	0x3d, r28	; 61
	char bit[8];
	for (char i = 0, j = 7; i < 8; i++, j--){
		bit[i] = ((byte & (1<<j)) > 0) ? '1' : '0';
 822:	fe 01       	movw	r30, r28
 824:	31 96       	adiw	r30, 0x01	; 1
	usart_init();
}
//=============================================================================
void loggerWriteByteInBit(const unsigned char byte){
	char bit[8];
	for (char i = 0, j = 7; i < 8; i++, j--){
 826:	67 e0       	ldi	r22, 0x07	; 7
		bit[i] = ((byte & (1<<j)) > 0) ? '1' : '0';
 828:	21 e0       	ldi	r18, 0x01	; 1
 82a:	30 e0       	ldi	r19, 0x00	; 0
 82c:	90 e0       	ldi	r25, 0x00	; 0
 82e:	a9 01       	movw	r20, r18
 830:	06 2e       	mov	r0, r22
 832:	02 c0       	rjmp	.+4      	; 0x838 <loggerWriteByteInBit+0x2a>
 834:	44 0f       	add	r20, r20
 836:	55 1f       	adc	r21, r21
 838:	0a 94       	dec	r0
 83a:	e2 f7       	brpl	.-8      	; 0x834 <loggerWriteByteInBit+0x26>
 83c:	48 23       	and	r20, r24
 83e:	59 23       	and	r21, r25
 840:	14 16       	cp	r1, r20
 842:	15 06       	cpc	r1, r21
 844:	14 f4       	brge	.+4      	; 0x84a <loggerWriteByteInBit+0x3c>
 846:	41 e3       	ldi	r20, 0x31	; 49
 848:	01 c0       	rjmp	.+2      	; 0x84c <loggerWriteByteInBit+0x3e>
 84a:	40 e3       	ldi	r20, 0x30	; 48
 84c:	41 93       	st	Z+, r20
	usart_init();
}
//=============================================================================
void loggerWriteByteInBit(const unsigned char byte){
	char bit[8];
	for (char i = 0, j = 7; i < 8; i++, j--){
 84e:	66 23       	and	r22, r22
 850:	11 f0       	breq	.+4      	; 0x856 <loggerWriteByteInBit+0x48>
 852:	61 50       	subi	r22, 0x01	; 1
 854:	ec cf       	rjmp	.-40     	; 0x82e <loggerWriteByteInBit+0x20>
		bit[i] = ((byte & (1<<j)) > 0) ? '1' : '0';
	}
	loggerWrite(bit,8);
 856:	ce 01       	movw	r24, r28
 858:	01 96       	adiw	r24, 0x01	; 1
 85a:	68 e0       	ldi	r22, 0x08	; 8
 85c:	ce df       	rcall	.-100    	; 0x7fa <loggerWrite>
}
 85e:	28 96       	adiw	r28, 0x08	; 8
 860:	0f b6       	in	r0, 0x3f	; 63
 862:	f8 94       	cli
 864:	de bf       	out	0x3e, r29	; 62
 866:	0f be       	out	0x3f, r0	; 63
 868:	cd bf       	out	0x3d, r28	; 61
 86a:	cf 91       	pop	r28
 86c:	df 91       	pop	r29
 86e:	08 95       	ret

00000870 <loggerWriteToMarker>:
        while ( !( UCSRA & (1<<5)) ) {} 
        UDR=*message++;
    }
}
//=============================================================================
void loggerWriteToMarker(const unsigned char *message, char end_markser){
 870:	28 2f       	mov	r18, r24
 872:	39 2f       	mov	r19, r25
 874:	f9 01       	movw	r30, r18
    while(*message != end_markser)
 876:	03 c0       	rjmp	.+6      	; 0x87e <loggerWriteToMarker+0xe>
    {
        while ( !( UCSRA & (1<<5)) ) {} 
 878:	5d 9b       	sbis	0x0b, 5	; 11
 87a:	fe cf       	rjmp	.-4      	; 0x878 <loggerWriteToMarker+0x8>
        UDR=*message++;
 87c:	8c b9       	out	0x0c, r24	; 12
        UDR=*message++;
    }
}
//=============================================================================
void loggerWriteToMarker(const unsigned char *message, char end_markser){
    while(*message != end_markser)
 87e:	81 91       	ld	r24, Z+
 880:	86 17       	cp	r24, r22
 882:	d1 f7       	brne	.-12     	; 0x878 <loggerWriteToMarker+0x8>
    {
        while ( !( UCSRA & (1<<5)) ) {} 
        UDR=*message++;
    }
}
 884:	08 95       	ret

00000886 <__vector_11>:
//=============================================================================
ISR (USART_RXC_vect)
{
 886:	1f 92       	push	r1
 888:	0f 92       	push	r0
 88a:	0f b6       	in	r0, 0x3f	; 63
 88c:	0f 92       	push	r0
 88e:	11 24       	eor	r1, r1
 890:	8f 93       	push	r24
 892:	9f 93       	push	r25
 894:	ef 93       	push	r30
 896:	ff 93       	push	r31
	//ledTaggle(LEDRED1);
	char status,data;
	status = UCSRA;
 898:	8b b1       	in	r24, 0x0b	; 11
	data = UDR;
 89a:	9c b1       	in	r25, 0x0c	; 12
//	if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0){
		if (rx_counter == RX_BUFFER_SIZE)
 89c:	80 91 41 02 	lds	r24, 0x0241
 8a0:	80 38       	cpi	r24, 0x80	; 128
 8a2:	51 f0       	breq	.+20     	; 0x8b8 <__vector_11+0x32>
			return;

	   	rx_buffer[rx_counter++] = data;
 8a4:	80 91 41 02 	lds	r24, 0x0241
 8a8:	e8 2f       	mov	r30, r24
 8aa:	f0 e0       	ldi	r31, 0x00	; 0
 8ac:	e4 5e       	subi	r30, 0xE4	; 228
 8ae:	fc 4f       	sbci	r31, 0xFC	; 252
 8b0:	90 83       	st	Z, r25
 8b2:	8f 5f       	subi	r24, 0xFF	; 255
 8b4:	80 93 41 02 	sts	0x0241, r24
//	}
}
 8b8:	ff 91       	pop	r31
 8ba:	ef 91       	pop	r30
 8bc:	9f 91       	pop	r25
 8be:	8f 91       	pop	r24
 8c0:	0f 90       	pop	r0
 8c2:	0f be       	out	0x3f, r0	; 63
 8c4:	0f 90       	pop	r0
 8c6:	1f 90       	pop	r1
 8c8:	18 95       	reti

000008ca <getData>:
//=============================================================================
unsigned char getData(char * buffer, unsigned char buf_len){

	if (rx_counter == 0)
 8ca:	20 91 41 02 	lds	r18, 0x0241
 8ce:	22 23       	and	r18, r18
 8d0:	e9 f0       	breq	.+58     	; 0x90c <getData+0x42>
		return 0;
	cli();
 8d2:	f8 94       	cli
	unsigned char c,
		end = (buf_len < RX_BUFFER_SIZE) ? buf_len : RX_BUFFER_SIZE;
 8d4:	67 fd       	sbrc	r22, 7
 8d6:	60 e8       	ldi	r22, 0x80	; 128
		end = (end < rx_counter) ? end : rx_counter;
 8d8:	20 91 41 02 	lds	r18, 0x0241
 8dc:	62 17       	cp	r22, r18
 8de:	10 f0       	brcs	.+4      	; 0x8e4 <getData+0x1a>
 8e0:	60 91 41 02 	lds	r22, 0x0241
 8e4:	46 2f       	mov	r20, r22
		c = end;

	while(end--){
 8e6:	0b c0       	rjmp	.+22     	; 0x8fe <getData+0x34>
 8e8:	41 50       	subi	r20, 0x01	; 1
		buffer[end] = rx_buffer[end];
 8ea:	24 2f       	mov	r18, r20
 8ec:	30 e0       	ldi	r19, 0x00	; 0
 8ee:	f9 01       	movw	r30, r18
 8f0:	e4 5e       	subi	r30, 0xE4	; 228
 8f2:	fc 4f       	sbci	r31, 0xFC	; 252
 8f4:	50 81       	ld	r21, Z
 8f6:	28 0f       	add	r18, r24
 8f8:	39 1f       	adc	r19, r25
 8fa:	f9 01       	movw	r30, r18
 8fc:	50 83       	st	Z, r21
	unsigned char c,
		end = (buf_len < RX_BUFFER_SIZE) ? buf_len : RX_BUFFER_SIZE;
		end = (end < rx_counter) ? end : rx_counter;
		c = end;

	while(end--){
 8fe:	44 23       	and	r20, r20
 900:	99 f7       	brne	.-26     	; 0x8e8 <getData+0x1e>
		buffer[end] = rx_buffer[end];
	}

	rx_counter = 0;
 902:	10 92 41 02 	sts	0x0241, r1
	sei();
 906:	78 94       	sei

	return c;
 908:	86 2f       	mov	r24, r22
 90a:	08 95       	ret
}
//=============================================================================
unsigned char getData(char * buffer, unsigned char buf_len){

	if (rx_counter == 0)
		return 0;
 90c:	80 e0       	ldi	r24, 0x00	; 0

	rx_counter = 0;
	sei();

	return c;
}
 90e:	08 95       	ret

00000910 <Init_Spi>:
// SPI Type: Master
// SPI Clock Rate: 250,000 kHz
// SPI Clock Phase: Cycle Half
// SPI Clock Polarity: Low
// SPI Data Order: MSB First
PORTB=0x00;
 910:	18 ba       	out	0x18, r1	; 24
DDRB=0x3E;
 912:	8e e3       	ldi	r24, 0x3E	; 62
 914:	87 bb       	out	0x17, r24	; 23

SPCR=0x50;
 916:	80 e5       	ldi	r24, 0x50	; 80
 918:	8d b9       	out	0x0d, r24	; 13
SPSR=0x00;
 91a:	1e b8       	out	0x0e, r1	; 14

//PORTB=0x00;
//DDRB=0xB8;
//SPCR=0x51;
SPSR=0x00;
 91c:	1e b8       	out	0x0e, r1	; 14
}
 91e:	08 95       	ret

00000920 <ReadWrite_Spi>:

UINT8 ReadWrite_Spi(UINT8 value)
{

	SPDR = value;
 920:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF)));
 922:	77 9b       	sbis	0x0e, 7	; 14
 924:	fe cf       	rjmp	.-4      	; 0x922 <ReadWrite_Spi+0x2>
//	if (SPDR)
//		PORTC = PORTC ^ (1<<7);
	return SPDR;
 926:	8f b1       	in	r24, 0x0f	; 15
		DOWNBIT(SPIPORT,SCK);//SCK = 0;            		  // ..then set SCK low again
	}
	return(value);           		  // return read UINT8
*/

}
 928:	08 95       	ret

0000092a <SPI_Write_Reg>:
                                                            
Description:                                                
	Writes value 'value' to register 'reg'              
**************************************************/        
void SPI_Write_Reg(UINT8 reg, UINT8 value)                 
{
 92a:	df 93       	push	r29
 92c:	cf 93       	push	r28
 92e:	0f 92       	push	r0
 930:	cd b7       	in	r28, 0x3d	; 61
 932:	de b7       	in	r29, 0x3e	; 62
	DOWNBIT(PORTB, CSN);                   // CSN low, init SPI transaction
 934:	c2 98       	cbi	0x18, 2	; 24
	op_status = ReadWrite_Spi(reg);      // select register
 936:	69 83       	std	Y+1, r22	; 0x01
 938:	f3 df       	rcall	.-26     	; 0x920 <ReadWrite_Spi>
 93a:	80 93 9c 03 	sts	0x039C, r24
	ReadWrite_Spi(value);             // ..and write value to it..
 93e:	69 81       	ldd	r22, Y+1	; 0x01
 940:	86 2f       	mov	r24, r22
 942:	ee df       	rcall	.-36     	; 0x920 <ReadWrite_Spi>
	UPBIT(PORTB, CSN);                   // CSN high again
 944:	c2 9a       	sbi	0x18, 2	; 24
}                                                         
 946:	0f 90       	pop	r0
 948:	cf 91       	pop	r28
 94a:	df 91       	pop	r29
 94c:	08 95       	ret

0000094e <SPI_Read_Reg>:
	Read one UINT8 from BK2421 register, 'reg'           
**************************************************/        
UINT8 SPI_Read_Reg(UINT8 reg)                               
{                                                           
	UINT8 value;
	DOWNBIT(PORTB, CSN);               // CSN low, initialize SPI communication...
 94e:	c2 98       	cbi	0x18, 2	; 24
	op_status=ReadWrite_Spi(reg);            // Select register to read from..
 950:	e7 df       	rcall	.-50     	; 0x920 <ReadWrite_Spi>
 952:	80 93 9c 03 	sts	0x039C, r24
	value = ReadWrite_Spi(0);    // ..then read register value
 956:	80 e0       	ldi	r24, 0x00	; 0
 958:	e3 df       	rcall	.-58     	; 0x920 <ReadWrite_Spi>
	UPBIT(PORTB, CSN);                // CSN high, terminate SPI communication
 95a:	c2 9a       	sbi	0x18, 2	; 24

	return(value);        // return register value
}                                                           
 95c:	08 95       	ret

0000095e <SPI_Read_Buf>:
                                                            
Description:                                                
	Reads 'length' #of length from register 'reg'         
/**************************************************/        
void SPI_Read_Buf(UINT8 reg, UINT8 *pBuf, UINT8 length)     
{                                                           
 95e:	ef 92       	push	r14
 960:	ff 92       	push	r15
 962:	0f 93       	push	r16
 964:	1f 93       	push	r17
 966:	df 93       	push	r29
 968:	cf 93       	push	r28
 96a:	0f 92       	push	r0
 96c:	cd b7       	in	r28, 0x3d	; 61
 96e:	de b7       	in	r29, 0x3e	; 62
 970:	16 2f       	mov	r17, r22
 972:	04 2f       	mov	r16, r20
	UINT8 status,byte_ctr;                              
                                                            
	DOWNBIT(SPIPORT,CSN);//CSN = 0;                    		// Set CSN l
 974:	c2 98       	cbi	0x18, 2	; 24
	status = ReadWrite_Spi(reg);       		// Select register to write, and read status UINT8
 976:	79 83       	std	Y+1, r23	; 0x01
 978:	d3 df       	rcall	.-90     	; 0x920 <ReadWrite_Spi>
                                                            
	for(byte_ctr=0;byte_ctr<length;byte_ctr++)           
 97a:	79 81       	ldd	r23, Y+1	; 0x01
 97c:	41 2f       	mov	r20, r17
 97e:	57 2f       	mov	r21, r23
 980:	7a 01       	movw	r14, r20
 982:	05 c0       	rjmp	.+10     	; 0x98e <SPI_Read_Buf+0x30>
		pBuf[byte_ctr] = ReadWrite_Spi(0);    // Perform ReadWrite_Spi to read UINT8 from RFM73 
 984:	80 e0       	ldi	r24, 0x00	; 0
 986:	cc df       	rcall	.-104    	; 0x920 <ReadWrite_Spi>
 988:	f7 01       	movw	r30, r14
 98a:	81 93       	st	Z+, r24
 98c:	7f 01       	movw	r14, r30
	UINT8 status,byte_ctr;                              
                                                            
	DOWNBIT(SPIPORT,CSN);//CSN = 0;                    		// Set CSN l
	status = ReadWrite_Spi(reg);       		// Select register to write, and read status UINT8
                                                            
	for(byte_ctr=0;byte_ctr<length;byte_ctr++)           
 98e:	8e 2d       	mov	r24, r14
 990:	81 1b       	sub	r24, r17
 992:	80 17       	cp	r24, r16
 994:	b8 f3       	brcs	.-18     	; 0x984 <SPI_Read_Buf+0x26>
		pBuf[byte_ctr] = ReadWrite_Spi(0);    // Perform ReadWrite_Spi to read UINT8 from RFM73 
                                                            
	UPBIT(SPIPORT,CSN);//CSN = 1;                           // Set CSN high again
 996:	c2 9a       	sbi	0x18, 2	; 24
               
}                                                           
 998:	0f 90       	pop	r0
 99a:	cf 91       	pop	r28
 99c:	df 91       	pop	r29
 99e:	1f 91       	pop	r17
 9a0:	0f 91       	pop	r16
 9a2:	ff 90       	pop	r15
 9a4:	ef 90       	pop	r14
 9a6:	08 95       	ret

000009a8 <SPI_Write_Buf>:
                                                            
Description:                                                
	Writes contents of buffer '*pBuf' to RFM73         
/**************************************************/        
void SPI_Write_Buf(UINT8 reg, UINT8 *pBuf, UINT8 length)    
{                                                           
 9a8:	ef 92       	push	r14
 9aa:	ff 92       	push	r15
 9ac:	0f 93       	push	r16
 9ae:	1f 93       	push	r17
 9b0:	df 93       	push	r29
 9b2:	cf 93       	push	r28
 9b4:	0f 92       	push	r0
 9b6:	cd b7       	in	r28, 0x3d	; 61
 9b8:	de b7       	in	r29, 0x3e	; 62
 9ba:	16 2f       	mov	r17, r22
 9bc:	04 2f       	mov	r16, r20
	UINT8 byte_ctr;                              
                                                            
	DOWNBIT(SPIPORT,CSN);//CSN = 0;                   // Set CSN low, init SPI tranaction
 9be:	c2 98       	cbi	0x18, 2	; 24
	op_status = ReadWrite_Spi(reg);    // Select register to write to and read status UINT8
 9c0:	79 83       	std	Y+1, r23	; 0x01
 9c2:	ae df       	rcall	.-164    	; 0x920 <ReadWrite_Spi>
 9c4:	80 93 9c 03 	sts	0x039C, r24
	for(byte_ctr=0; byte_ctr<length; byte_ctr++) // then write all UINT8 in buffer(*pBuf) 
 9c8:	79 81       	ldd	r23, Y+1	; 0x01
 9ca:	41 2f       	mov	r20, r17
 9cc:	57 2f       	mov	r21, r23
 9ce:	7a 01       	movw	r14, r20
 9d0:	04 c0       	rjmp	.+8      	; 0x9da <SPI_Write_Buf+0x32>
		ReadWrite_Spi(*pBuf++);                                    
 9d2:	f7 01       	movw	r30, r14
 9d4:	81 91       	ld	r24, Z+
 9d6:	7f 01       	movw	r14, r30
 9d8:	a3 df       	rcall	.-186    	; 0x920 <ReadWrite_Spi>
{                                                           
	UINT8 byte_ctr;                              
                                                            
	DOWNBIT(SPIPORT,CSN);//CSN = 0;                   // Set CSN low, init SPI tranaction
	op_status = ReadWrite_Spi(reg);    // Select register to write to and read status UINT8
	for(byte_ctr=0; byte_ctr<length; byte_ctr++) // then write all UINT8 in buffer(*pBuf) 
 9da:	8e 2d       	mov	r24, r14
 9dc:	81 1b       	sub	r24, r17
 9de:	80 17       	cp	r24, r16
 9e0:	c0 f3       	brcs	.-16     	; 0x9d2 <SPI_Write_Buf+0x2a>
		ReadWrite_Spi(*pBuf++);                                    
	UPBIT(SPIPORT,CSN);//CSN = 1;                 // Set CSN high again      
 9e2:	c2 9a       	sbi	0x18, 2	; 24

}
 9e4:	0f 90       	pop	r0
 9e6:	cf 91       	pop	r28
 9e8:	df 91       	pop	r29
 9ea:	1f 91       	pop	r17
 9ec:	0f 91       	pop	r16
 9ee:	ff 90       	pop	r15
 9f0:	ef 90       	pop	r14
 9f2:	08 95       	ret

000009f4 <SwitchToRxMode>:
/**************************************************/
void SwitchToRxMode()
{
	UINT8 value;

	SPI_Write_Reg(FLUSH_RX,0);//flush Rx
 9f4:	82 ee       	ldi	r24, 0xE2	; 226
 9f6:	60 e0       	ldi	r22, 0x00	; 0
 9f8:	98 df       	rcall	.-208    	; 0x92a <SPI_Write_Reg>

	value=SPI_Read_Reg(STATUS);	// read register STATUS's value
 9fa:	87 e0       	ldi	r24, 0x07	; 7
 9fc:	a8 df       	rcall	.-176    	; 0x94e <SPI_Read_Reg>
 9fe:	68 2f       	mov	r22, r24
	SPI_Write_Reg(WRITE_REG|STATUS,value);// clear RX_DR or TX_DS or MAX_RT interrupt flag
 a00:	87 e2       	ldi	r24, 0x27	; 39
 a02:	93 df       	rcall	.-218    	; 0x92a <SPI_Write_Reg>

	DOWNBIT(SPIPORT,CE);//CE=0;
 a04:	c1 98       	cbi	0x18, 1	; 24

	value=SPI_Read_Reg(CONFIG);	// read register CONFIG's value
 a06:	80 e0       	ldi	r24, 0x00	; 0
 a08:	a2 df       	rcall	.-188    	; 0x94e <SPI_Read_Reg>
	
//PRX
	value=value|0x01;//set bit 1
 a0a:	68 2f       	mov	r22, r24
 a0c:	61 60       	ori	r22, 0x01	; 1
  	SPI_Write_Reg(WRITE_REG | CONFIG, value); // Set PWR_UP bit, enable CRC(2 length) & Prim:RX. RX_DR enabled..
 a0e:	80 e2       	ldi	r24, 0x20	; 32
 a10:	8c df       	rcall	.-232    	; 0x92a <SPI_Write_Reg>
	UPBIT(SPIPORT,CE);//CE=1;
 a12:	c1 9a       	sbi	0x18, 1	; 24
}
 a14:	08 95       	ret

00000a16 <SwitchToTxMode>:
	switch to Tx mode
/**************************************************/
void SwitchToTxMode()
{
	UINT8 value;
	SPI_Write_Reg(FLUSH_TX,0);//flush Tx
 a16:	81 ee       	ldi	r24, 0xE1	; 225
 a18:	60 e0       	ldi	r22, 0x00	; 0
 a1a:	87 df       	rcall	.-242    	; 0x92a <SPI_Write_Reg>

	DOWNBIT(SPIPORT,CE);//CE=0;
 a1c:	c1 98       	cbi	0x18, 1	; 24
	value=SPI_Read_Reg(CONFIG);	// read register CONFIG's value
 a1e:	80 e0       	ldi	r24, 0x00	; 0
 a20:	96 df       	rcall	.-212    	; 0x94e <SPI_Read_Reg>
//PTX
	value=value&0xfe;//set bit 0
 a22:	68 2f       	mov	r22, r24
 a24:	6e 7f       	andi	r22, 0xFE	; 254
  	SPI_Write_Reg(WRITE_REG | CONFIG, value); // Set PWR_UP bit, enable CRC(2 length) & Prim:RX. RX_DR enabled.
 a26:	80 e2       	ldi	r24, 0x20	; 32
 a28:	80 df       	rcall	.-256    	; 0x92a <SPI_Write_Reg>
	
	UPBIT(SPIPORT,CE);//CE=1;
 a2a:	c1 9a       	sbi	0x18, 1	; 24
}
 a2c:	08 95       	ret

00000a2e <SwitchCFG>:
	          0:register bank0
Return:
     None
/**************************************************/
void SwitchCFG(char _cfg)//1:Bank1 0:Bank0
{
 a2e:	1f 93       	push	r17
 a30:	18 2f       	mov	r17, r24
	UINT8 Tmp;

	Tmp=SPI_Read_Reg(7);
 a32:	87 e0       	ldi	r24, 0x07	; 7
 a34:	8c df       	rcall	.-232    	; 0x94e <SPI_Read_Reg>
	Tmp=Tmp&0x80;

	if( ( (Tmp)&&(_cfg==0) )
 a36:	87 ff       	sbrs	r24, 7
 a38:	03 c0       	rjmp	.+6      	; 0xa40 <SwitchCFG+0x12>
 a3a:	11 23       	and	r17, r17
 a3c:	19 f0       	breq	.+6      	; 0xa44 <SwitchCFG+0x16>
 a3e:	05 c0       	rjmp	.+10     	; 0xa4a <SwitchCFG+0x1c>
	||( ((Tmp)==0)&&(_cfg) ) )
 a40:	11 23       	and	r17, r17
 a42:	19 f0       	breq	.+6      	; 0xa4a <SwitchCFG+0x1c>
	{
		SPI_Write_Reg(ACTIVATE_CMD,0x53);
 a44:	80 e5       	ldi	r24, 0x50	; 80
 a46:	63 e5       	ldi	r22, 0x53	; 83
 a48:	70 df       	rcall	.-288    	; 0x92a <SPI_Write_Reg>
	}
}
 a4a:	1f 91       	pop	r17
 a4c:	08 95       	ret

00000a4e <SetChannelNum>:
Description:
	set channel number

/**************************************************/
void SetChannelNum(UINT8 ch)
{
 a4e:	68 2f       	mov	r22, r24
	SPI_Write_Reg((UINT8)(WRITE_REG|5),(UINT8)(ch));
 a50:	85 e2       	ldi	r24, 0x25	; 37
 a52:	6b df       	rcall	.-298    	; 0x92a <SPI_Write_Reg>
}
 a54:	08 95       	ret

00000a56 <RFM73_Initialize>:

Description:                                                
	register initialization
/**************************************************/   
void RFM73_Initialize()
{
 a56:	cf 92       	push	r12
 a58:	df 92       	push	r13
 a5a:	ef 92       	push	r14
 a5c:	ff 92       	push	r15
 a5e:	0f 93       	push	r16
 a60:	1f 93       	push	r17
 a62:	df 93       	push	r29
 a64:	cf 93       	push	r28
 a66:	cd b7       	in	r28, 0x3d	; 61
 a68:	de b7       	in	r29, 0x3e	; 62
 a6a:	2d 97       	sbiw	r28, 0x0d	; 13
 a6c:	0f b6       	in	r0, 0x3f	; 63
 a6e:	f8 94       	cli
 a70:	de bf       	out	0x3e, r29	; 62
 a72:	0f be       	out	0x3f, r0	; 63
 a74:	cd bf       	out	0x3d, r28	; 61
 a76:	8f e4       	ldi	r24, 0x4F	; 79
 a78:	93 ec       	ldi	r25, 0xC3	; 195
 a7a:	01 97       	sbiw	r24, 0x01	; 1
 a7c:	f1 f7       	brne	.-4      	; 0xa7a <RFM73_Initialize+0x24>
 a7e:	00 c0       	rjmp	.+0      	; 0xa80 <RFM73_Initialize+0x2a>
 a80:	00 00       	nop
 	UINT8 WriteArr[12];

	//DelayMs(100);//delay more than 50ms.
	_delay_ms(200);
	
	SwitchCFG(0);
 a82:	80 e0       	ldi	r24, 0x00	; 0
 a84:	d4 df       	rcall	.-88     	; 0xa2e <SwitchCFG>
 a86:	06 ec       	ldi	r16, 0xC6	; 198
 a88:	11 e0       	ldi	r17, 0x01	; 1

	for(i=0;i<20;i++)
	{
		SPI_Write_Reg((WRITE_REG|Bank0_Reg[i][0]),Bank0_Reg[i][1]);
 a8a:	f8 01       	movw	r30, r16
 a8c:	80 81       	ld	r24, Z
 a8e:	80 62       	ori	r24, 0x20	; 32
 a90:	61 81       	ldd	r22, Z+1	; 0x01
 a92:	4b df       	rcall	.-362    	; 0x92a <SPI_Write_Reg>
 a94:	0e 5f       	subi	r16, 0xFE	; 254
 a96:	1f 4f       	sbci	r17, 0xFF	; 255
	//DelayMs(100);//delay more than 50ms.
	_delay_ms(200);
	
	SwitchCFG(0);

	for(i=0;i<20;i++)
 a98:	f1 e0       	ldi	r31, 0x01	; 1
 a9a:	0e 3e       	cpi	r16, 0xEE	; 238
 a9c:	1f 07       	cpc	r17, r31
 a9e:	a9 f7       	brne	.-22     	; 0xa8a <RFM73_Initialize+0x34>
	SPI_Write_Buf((WRITE_REG|16),RX0_Address,5);*/

//reg 10 - Rx0 addr
	for(j=0;j<5;j++)
	{
		WriteArr[j]=RX0_Address[j];
 aa0:	34 e3       	ldi	r19, 0x34	; 52
 aa2:	c3 2e       	mov	r12, r19
 aa4:	c9 82       	std	Y+1, r12	; 0x01
 aa6:	23 e4       	ldi	r18, 0x43	; 67
 aa8:	d2 2e       	mov	r13, r18
 aaa:	da 82       	std	Y+2, r13	; 0x02
 aac:	90 e1       	ldi	r25, 0x10	; 16
 aae:	e9 2e       	mov	r14, r25
 ab0:	eb 82       	std	Y+3, r14	; 0x03
 ab2:	ec 82       	std	Y+4, r14	; 0x04
 ab4:	ff 24       	eor	r15, r15
 ab6:	f3 94       	inc	r15
 ab8:	fd 82       	std	Y+5, r15	; 0x05
	}
	SPI_Write_Buf((WRITE_REG|10),&(WriteArr[0]),5);
 aba:	8a e2       	ldi	r24, 0x2A	; 42
 abc:	8e 01       	movw	r16, r28
 abe:	0f 5f       	subi	r16, 0xFF	; 255
 ac0:	1f 4f       	sbci	r17, 0xFF	; 255
 ac2:	b8 01       	movw	r22, r16
 ac4:	45 e0       	ldi	r20, 0x05	; 5
 ac6:	70 df       	rcall	.-288    	; 0x9a8 <SPI_Write_Buf>
	
//REG 11 - Rx1 addr
	for(j=0;j<5;j++)
	{
		WriteArr[j]=RX1_Address[j];
 ac8:	89 e3       	ldi	r24, 0x39	; 57
 aca:	89 83       	std	Y+1, r24	; 0x01
 acc:	88 e3       	ldi	r24, 0x38	; 56
 ace:	8a 83       	std	Y+2, r24	; 0x02
 ad0:	87 e3       	ldi	r24, 0x37	; 55
 ad2:	8b 83       	std	Y+3, r24	; 0x03
 ad4:	86 e3       	ldi	r24, 0x36	; 54
 ad6:	8c 83       	std	Y+4, r24	; 0x04
 ad8:	82 ec       	ldi	r24, 0xC2	; 194
 ada:	8d 83       	std	Y+5, r24	; 0x05
	}
	SPI_Write_Buf((WRITE_REG|11),&(WriteArr[0]),5);
 adc:	8b e2       	ldi	r24, 0x2B	; 43
 ade:	b8 01       	movw	r22, r16
 ae0:	45 e0       	ldi	r20, 0x05	; 5
 ae2:	62 df       	rcall	.-316    	; 0x9a8 <SPI_Write_Buf>
//REG 16 - TX addr
	for(j=0;j<5;j++)
	{
		WriteArr[j]=RX0_Address[j];
 ae4:	c9 82       	std	Y+1, r12	; 0x01
 ae6:	da 82       	std	Y+2, r13	; 0x02
 ae8:	eb 82       	std	Y+3, r14	; 0x03
 aea:	ec 82       	std	Y+4, r14	; 0x04
 aec:	fd 82       	std	Y+5, r15	; 0x05
	}
	SPI_Write_Buf((WRITE_REG|16),&(WriteArr[0]),5);
 aee:	80 e3       	ldi	r24, 0x30	; 48
 af0:	b8 01       	movw	r22, r16
 af2:	45 e0       	ldi	r20, 0x05	; 5
 af4:	59 df       	rcall	.-334    	; 0x9a8 <SPI_Write_Buf>
	
//	printf("\nEnd Load Reg");

	i=SPI_Read_Reg(29);//read Feature Register ???????????????? Payload With ACK??????????????? ACTIVATE????????????0x73),?????????????? Payload With ACK (REG28,REG29).
 af6:	8d e1       	ldi	r24, 0x1D	; 29
 af8:	2a df       	rcall	.-428    	; 0x94e <SPI_Read_Reg>
	if(i==0) // i!=0 showed that chip has been actived.so do not active again.
 afa:	88 23       	and	r24, r24
 afc:	19 f4       	brne	.+6      	; 0xb04 <RFM73_Initialize+0xae>
		SPI_Write_Reg(ACTIVATE_CMD,0x73);// Active
 afe:	80 e5       	ldi	r24, 0x50	; 80
 b00:	63 e7       	ldi	r22, 0x73	; 115
 b02:	13 df       	rcall	.-474    	; 0x92a <SPI_Write_Reg>
	for(i=22;i>=21;i--)
	{
		SPI_Write_Reg((WRITE_REG|Bank0_Reg[i][0]),Bank0_Reg[i][1]);
 b04:	8d e3       	ldi	r24, 0x3D	; 61
 b06:	67 e0       	ldi	r22, 0x07	; 7
 b08:	10 df       	rcall	.-480    	; 0x92a <SPI_Write_Reg>
 b0a:	8c e3       	ldi	r24, 0x3C	; 60
 b0c:	6f e3       	ldi	r22, 0x3F	; 63
 b0e:	0d df       	rcall	.-486    	; 0x92a <SPI_Write_Reg>
		//SPI_Write_Reg_Bank0(Bank0_Reg[i][0],Bank0_Reg[i][1]);
	}
	
//********************Write Bank1 register******************
	SwitchCFG(1);
 b10:	81 e0       	ldi	r24, 0x01	; 1
 b12:	8d df       	rcall	.-230    	; 0xa2e <SwitchCFG>
 b14:	03 e8       	ldi	r16, 0x83	; 131
 b16:	11 e0       	ldi	r17, 0x01	; 1
	
	for(i=0;i<=8;i++)//reverse
 b18:	90 e0       	ldi	r25, 0x00	; 0
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(j) ) )&0xff;

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 b1a:	7e 01       	movw	r14, r28
 b1c:	08 94       	sec
 b1e:	e1 1c       	adc	r14, r1
 b20:	f1 1c       	adc	r15, r1
	SwitchCFG(1);
	
	for(i=0;i<=8;i++)//reverse
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(j) ) )&0xff;
 b22:	f8 01       	movw	r30, r16
 b24:	21 91       	ld	r18, Z+
 b26:	31 91       	ld	r19, Z+
 b28:	41 91       	ld	r20, Z+
 b2a:	51 91       	ld	r21, Z+
 b2c:	8f 01       	movw	r16, r30
 b2e:	29 83       	std	Y+1, r18	; 0x01
 b30:	3a 83       	std	Y+2, r19	; 0x02
 b32:	4b 83       	std	Y+3, r20	; 0x03
 b34:	5c 83       	std	Y+4, r21	; 0x04

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 b36:	89 2f       	mov	r24, r25
 b38:	80 62       	ori	r24, 0x20	; 32
 b3a:	b7 01       	movw	r22, r14
 b3c:	44 e0       	ldi	r20, 0x04	; 4
 b3e:	9d 87       	std	Y+13, r25	; 0x0d
 b40:	33 df       	rcall	.-410    	; 0x9a8 <SPI_Write_Buf>
	}
	
//********************Write Bank1 register******************
	SwitchCFG(1);
	
	for(i=0;i<=8;i++)//reverse
 b42:	9d 85       	ldd	r25, Y+13	; 0x0d
 b44:	9f 5f       	subi	r25, 0xFF	; 255
 b46:	99 30       	cpi	r25, 0x09	; 9
 b48:	61 f7       	brne	.-40     	; 0xb22 <RFM73_Initialize+0xcc>
 b4a:	87 ea       	ldi	r24, 0xA7	; 167
 b4c:	e8 2e       	mov	r14, r24
 b4e:	81 e0       	ldi	r24, 0x01	; 1
 b50:	f8 2e       	mov	r15, r24
	for(i=9;i<=13;i++)
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(3-j) ) )&0xff;

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 b52:	8e 01       	movw	r16, r28
 b54:	0f 5f       	subi	r16, 0xFF	; 255
 b56:	1f 4f       	sbci	r17, 0xFF	; 255
	}

	for(i=9;i<=13;i++)
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(3-j) ) )&0xff;
 b58:	f7 01       	movw	r30, r14
 b5a:	21 91       	ld	r18, Z+
 b5c:	31 91       	ld	r19, Z+
 b5e:	41 91       	ld	r20, Z+
 b60:	51 91       	ld	r21, Z+
 b62:	7f 01       	movw	r14, r30
 b64:	59 83       	std	Y+1, r21	; 0x01
 b66:	4a 83       	std	Y+2, r20	; 0x02
 b68:	3b 83       	std	Y+3, r19	; 0x03
 b6a:	2c 83       	std	Y+4, r18	; 0x04

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 b6c:	89 2f       	mov	r24, r25
 b6e:	80 62       	ori	r24, 0x20	; 32
 b70:	b8 01       	movw	r22, r16
 b72:	44 e0       	ldi	r20, 0x04	; 4
 b74:	9d 87       	std	Y+13, r25	; 0x0d
 b76:	18 df       	rcall	.-464    	; 0x9a8 <SPI_Write_Buf>
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(j) ) )&0xff;

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
	}

	for(i=9;i<=13;i++)
 b78:	9d 85       	ldd	r25, Y+13	; 0x0d
 b7a:	9f 5f       	subi	r25, 0xFF	; 255
 b7c:	9e 30       	cpi	r25, 0x0E	; 14
 b7e:	61 f7       	brne	.-40     	; 0xb58 <RFM73_Initialize+0x102>
 b80:	eb eb       	ldi	r30, 0xBB	; 187
 b82:	f1 e0       	ldi	r31, 0x01	; 1
 b84:	d8 01       	movw	r26, r16
	}

	//SPI_Write_Buf((WRITE_REG|14),&(Bank1_Reg14[0]),11);
	for(j=0;j<11;j++)
	{
		WriteArr[j]=Bank1_Reg14[j];
 b86:	81 91       	ld	r24, Z+
 b88:	8d 93       	st	X+, r24

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
	}

	//SPI_Write_Buf((WRITE_REG|14),&(Bank1_Reg14[0]),11);
	for(j=0;j<11;j++)
 b8a:	81 e0       	ldi	r24, 0x01	; 1
 b8c:	e6 3c       	cpi	r30, 0xC6	; 198
 b8e:	f8 07       	cpc	r31, r24
 b90:	d1 f7       	brne	.-12     	; 0xb86 <RFM73_Initialize+0x130>
	{
		WriteArr[j]=Bank1_Reg14[j];
	}
	SPI_Write_Buf((WRITE_REG|14),&(WriteArr[0]),11);
 b92:	8e e2       	ldi	r24, 0x2E	; 46
 b94:	8e 01       	movw	r16, r28
 b96:	0f 5f       	subi	r16, 0xFF	; 255
 b98:	1f 4f       	sbci	r17, 0xFF	; 255
 b9a:	b8 01       	movw	r22, r16
 b9c:	4b e0       	ldi	r20, 0x0B	; 11
 b9e:	04 df       	rcall	.-504    	; 0x9a8 <SPI_Write_Buf>

//toggle REG4<25,26>
	for(j=0;j<4;j++)
		//WriteArr[j]=(RegArrFSKAnalog[4]>>(8*(j) ) )&0xff;
		WriteArr[j]=(Bank1_Reg0_13[4]>>(8*(j) ) )&0xff;
 ba0:	86 e9       	ldi	r24, 0x96	; 150
 ba2:	8a 83       	std	Y+2, r24	; 0x02
 ba4:	82 e8       	ldi	r24, 0x82	; 130
 ba6:	8b 83       	std	Y+3, r24	; 0x03
 ba8:	8b e1       	ldi	r24, 0x1B	; 27
 baa:	8c 83       	std	Y+4, r24	; 0x04

	WriteArr[0]=WriteArr[0]|0x06;
 bac:	8f ed       	ldi	r24, 0xDF	; 223
 bae:	89 83       	std	Y+1, r24	; 0x01
	SPI_Write_Buf((WRITE_REG|4),&(WriteArr[0]),4);
 bb0:	84 e2       	ldi	r24, 0x24	; 36
 bb2:	b8 01       	movw	r22, r16
 bb4:	44 e0       	ldi	r20, 0x04	; 4
 bb6:	f8 de       	rcall	.-528    	; 0x9a8 <SPI_Write_Buf>

	WriteArr[0]=WriteArr[0]&0xf9;
 bb8:	89 81       	ldd	r24, Y+1	; 0x01
 bba:	89 7f       	andi	r24, 0xF9	; 249
 bbc:	89 83       	std	Y+1, r24	; 0x01
	SPI_Write_Buf((WRITE_REG|4),&(WriteArr[0]),4);
 bbe:	84 e2       	ldi	r24, 0x24	; 36
 bc0:	b8 01       	movw	r22, r16
 bc2:	44 e0       	ldi	r20, 0x04	; 4
 bc4:	f1 de       	rcall	.-542    	; 0x9a8 <SPI_Write_Buf>
 bc6:	e3 ed       	ldi	r30, 0xD3	; 211
 bc8:	f0 e3       	ldi	r31, 0x30	; 48
 bca:	31 97       	sbiw	r30, 0x01	; 1
 bcc:	f1 f7       	brne	.-4      	; 0xbca <RFM73_Initialize+0x174>
 bce:	00 c0       	rjmp	.+0      	; 0xbd0 <RFM73_Initialize+0x17a>
 bd0:	00 00       	nop
	
	//DelayMs(10);
	_delay_ms(50);
	
//********************switch back to Bank0 register access******************
	SwitchCFG(0);
 bd2:	80 e0       	ldi	r24, 0x00	; 0
 bd4:	2c df       	rcall	.-424    	; 0xa2e <SwitchCFG>
	SwitchToRxMode();//switch to RX mode
 bd6:	0e df       	rcall	.-484    	; 0x9f4 <SwitchToRxMode>
}
 bd8:	2d 96       	adiw	r28, 0x0d	; 13
 bda:	0f b6       	in	r0, 0x3f	; 63
 bdc:	f8 94       	cli
 bde:	de bf       	out	0x3e, r29	; 62
 be0:	0f be       	out	0x3f, r0	; 63
 be2:	cd bf       	out	0x3d, r28	; 61
 be4:	cf 91       	pop	r28
 be6:	df 91       	pop	r29
 be8:	1f 91       	pop	r17
 bea:	0f 91       	pop	r16
 bec:	ff 90       	pop	r15
 bee:	ef 90       	pop	r14
 bf0:	df 90       	pop	r13
 bf2:	cf 90       	pop	r12
 bf4:	08 95       	ret

00000bf6 <RFM73_SetPower>:

//*****************************************************************************

void RFM73_SetPower(char power)
{
	UINT8 power_mask = (((power << 1) & 0b00000110) | 0b11111001);	
 bf6:	68 2f       	mov	r22, r24
 bf8:	66 0f       	add	r22, r22
 bfa:	69 6f       	ori	r22, 0xF9	; 249

	SPI_Write_Reg((WRITE_REG|Bank0_Reg[6][0]),( Bank0_Reg[6][1] & power_mask));
 bfc:	67 72       	andi	r22, 0x27	; 39
 bfe:	86 e2       	ldi	r24, 0x26	; 38
 c00:	94 de       	rcall	.-728    	; 0x92a <SPI_Write_Reg>
	SwitchToRxMode();
 c02:	f8 de       	rcall	.-528    	; 0x9f4 <SwitchToRxMode>

}
 c04:	08 95       	ret

00000c06 <Send_Packet>:
	len: packet length
Return:
	None
**************************************************/
char Send_Packet(UINT8 type,UINT8* pbuf,UINT8 len)
{
 c06:	ef 92       	push	r14
 c08:	ff 92       	push	r15
 c0a:	1f 93       	push	r17
 c0c:	df 93       	push	r29
 c0e:	cf 93       	push	r28
 c10:	0f 92       	push	r0
 c12:	cd b7       	in	r28, 0x3d	; 61
 c14:	de b7       	in	r29, 0x3e	; 62
 c16:	18 2f       	mov	r17, r24
 c18:	7b 01       	movw	r14, r22
	UINT8 fifo_sta;
	
	SwitchToTxMode();  //switch to tx mode
 c1a:	49 83       	std	Y+1, r20	; 0x01
 c1c:	fc de       	rcall	.-520    	; 0xa16 <SwitchToTxMode>

	fifo_sta=SPI_Read_Reg(FIFO_STATUS);	// read register FIFO_STATUS's value
 c1e:	87 e1       	ldi	r24, 0x17	; 23
 c20:	96 de       	rcall	.-724    	; 0x94e <SPI_Read_Reg>
	if((fifo_sta&FIFO_STATUS_TX_FULL)==0)//if not full, send data (write buff)
 c22:	49 81       	ldd	r20, Y+1	; 0x01
 c24:	85 fd       	sbrc	r24, 5
 c26:	09 c0       	rjmp	.+18     	; 0xc3a <Send_Packet+0x34>
	{ 
	  	//RED_LED = 1;
		
		SPI_Write_Buf(type, pbuf, len); // Writes data to buffer
 c28:	81 2f       	mov	r24, r17
 c2a:	b7 01       	movw	r22, r14
 c2c:	bd de       	rcall	.-646    	; 0x9a8 <SPI_Write_Buf>
 c2e:	87 ea       	ldi	r24, 0xA7	; 167
 c30:	91 e6       	ldi	r25, 0x61	; 97
 c32:	01 97       	sbiw	r24, 0x01	; 1
 c34:	f1 f7       	brne	.-4      	; 0xc32 <Send_Packet+0x2c>
 c36:	00 c0       	rjmp	.+0      	; 0xc38 <Send_Packet+0x32>
 c38:	00 00       	nop
		//delay_50ms();
		_delay_ms(100);
	}	  
	
	return 0;	 	
}
 c3a:	80 e0       	ldi	r24, 0x00	; 0
 c3c:	0f 90       	pop	r0
 c3e:	cf 91       	pop	r28
 c40:	df 91       	pop	r29
 c42:	1f 91       	pop	r17
 c44:	ff 90       	pop	r15
 c46:	ef 90       	pop	r14
 c48:	08 95       	ret

00000c4a <Receive_Packet>:
	None
Return:
	None
**************************************************/
char Receive_Packet(char * buf, char buf_len)
{
 c4a:	0f 93       	push	r16
 c4c:	1f 93       	push	r17
 c4e:	cf 93       	push	r28
 c50:	df 93       	push	r29
 c52:	ec 01       	movw	r28, r24
	UINT8 len,i,sta,fifo_sta,value,chksum,aa, res = 0;
	UINT8 rx_buf[MAX_PACKET_LEN];

	sta=SPI_Read_Reg(STATUS);	// read register STATUS's value
 c54:	87 e0       	ldi	r24, 0x07	; 7
 c56:	7b de       	rcall	.-778    	; 0x94e <SPI_Read_Reg>
 c58:	08 2f       	mov	r16, r24

	if((STATUS_RX_DR&sta) == 0x40)				// if receive data ready (RX_DR) interrupt
 c5a:	86 ff       	sbrs	r24, 6
 c5c:	12 c0       	rjmp	.+36     	; 0xc82 <Receive_Packet+0x38>
	{
		do
		{
			len=SPI_Read_Reg(R_RX_PL_WID_CMD);	// read len
 c5e:	80 e6       	ldi	r24, 0x60	; 96
 c60:	76 de       	rcall	.-788    	; 0x94e <SPI_Read_Reg>
 c62:	18 2f       	mov	r17, r24

			if(len<=MAX_PACKET_LEN)
 c64:	81 32       	cpi	r24, 0x21	; 33
 c66:	28 f4       	brcc	.+10     	; 0xc72 <Receive_Packet+0x28>
			{
				SPI_Read_Buf(RD_RX_PLOAD,buf,len);// read receive payload from RX_FIFO buffer
 c68:	81 e6       	ldi	r24, 0x61	; 97
 c6a:	be 01       	movw	r22, r28
 c6c:	41 2f       	mov	r20, r17
 c6e:	77 de       	rcall	.-786    	; 0x95e <SPI_Read_Buf>
 c70:	03 c0       	rjmp	.+6      	; 0xc78 <Receive_Packet+0x2e>
			}
			else
			{
				SPI_Write_Reg(FLUSH_RX,0);//flush Rx
 c72:	82 ee       	ldi	r24, 0xE2	; 226
 c74:	60 e0       	ldi	r22, 0x00	; 0
 c76:	59 de       	rcall	.-846    	; 0x92a <SPI_Write_Reg>
			}

			fifo_sta=SPI_Read_Reg(FIFO_STATUS);	// read register FIFO_STATUS's value
 c78:	87 e1       	ldi	r24, 0x17	; 23
 c7a:	69 de       	rcall	.-814    	; 0x94e <SPI_Read_Reg>
							
		}while((fifo_sta&FIFO_STATUS_RX_EMPTY)==0); //while not empty
 c7c:	80 ff       	sbrs	r24, 0
 c7e:	ef cf       	rjmp	.-34     	; 0xc5e <Receive_Packet+0x14>
 c80:	01 c0       	rjmp	.+2      	; 0xc84 <Receive_Packet+0x3a>
Return:
	None
**************************************************/
char Receive_Packet(char * buf, char buf_len)
{
	UINT8 len,i,sta,fifo_sta,value,chksum,aa, res = 0;
 c82:	10 e0       	ldi	r17, 0x00	; 0
		}
		
*/
		res = len;		
	}
	SPI_Write_Reg(WRITE_REG|STATUS,sta);// clear RX_DR or TX_DS or MAX_RT interrupt flag
 c84:	87 e2       	ldi	r24, 0x27	; 39
 c86:	60 2f       	mov	r22, r16
 c88:	50 de       	rcall	.-864    	; 0x92a <SPI_Write_Reg>
	
	return res;	
}
 c8a:	81 2f       	mov	r24, r17
 c8c:	df 91       	pop	r29
 c8e:	cf 91       	pop	r28
 c90:	1f 91       	pop	r17
 c92:	0f 91       	pop	r16
 c94:	08 95       	ret

00000c96 <__eerd_block_m8>:
 c96:	dc 01       	movw	r26, r24
 c98:	cb 01       	movw	r24, r22

00000c9a <__eerd_blraw_m8>:
 c9a:	fc 01       	movw	r30, r24
 c9c:	e1 99       	sbic	0x1c, 1	; 28
 c9e:	fe cf       	rjmp	.-4      	; 0xc9c <__eerd_blraw_m8+0x2>
 ca0:	06 c0       	rjmp	.+12     	; 0xcae <__eerd_blraw_m8+0x14>
 ca2:	ff bb       	out	0x1f, r31	; 31
 ca4:	ee bb       	out	0x1e, r30	; 30
 ca6:	e0 9a       	sbi	0x1c, 0	; 28
 ca8:	31 96       	adiw	r30, 0x01	; 1
 caa:	0d b2       	in	r0, 0x1d	; 29
 cac:	0d 92       	st	X+, r0
 cae:	41 50       	subi	r20, 0x01	; 1
 cb0:	50 40       	sbci	r21, 0x00	; 0
 cb2:	b8 f7       	brcc	.-18     	; 0xca2 <__eerd_blraw_m8+0x8>
 cb4:	08 95       	ret

00000cb6 <__eewr_block_m8>:
 cb6:	dc 01       	movw	r26, r24
 cb8:	cb 01       	movw	r24, r22
 cba:	02 c0       	rjmp	.+4      	; 0xcc0 <__eewr_block_m8+0xa>
 cbc:	2d 91       	ld	r18, X+
 cbe:	05 d0       	rcall	.+10     	; 0xcca <__eewr_r18_m8>
 cc0:	41 50       	subi	r20, 0x01	; 1
 cc2:	50 40       	sbci	r21, 0x00	; 0
 cc4:	d8 f7       	brcc	.-10     	; 0xcbc <__eewr_block_m8+0x6>
 cc6:	08 95       	ret

00000cc8 <__eewr_byte_m8>:
 cc8:	26 2f       	mov	r18, r22

00000cca <__eewr_r18_m8>:
 cca:	e1 99       	sbic	0x1c, 1	; 28
 ccc:	fe cf       	rjmp	.-4      	; 0xcca <__eewr_r18_m8>
 cce:	9f bb       	out	0x1f, r25	; 31
 cd0:	8e bb       	out	0x1e, r24	; 30
 cd2:	2d bb       	out	0x1d, r18	; 29
 cd4:	0f b6       	in	r0, 0x3f	; 63
 cd6:	f8 94       	cli
 cd8:	e2 9a       	sbi	0x1c, 2	; 28
 cda:	e1 9a       	sbi	0x1c, 1	; 28
 cdc:	0f be       	out	0x3f, r0	; 63
 cde:	01 96       	adiw	r24, 0x01	; 1
 ce0:	08 95       	ret

00000ce2 <_exit>:
 ce2:	f8 94       	cli

00000ce4 <__stop_program>:
 ce4:	ff cf       	rjmp	.-2      	; 0xce4 <__stop_program>
