// Seed: 3745099517
module module_0;
  logic id_1;
  parameter id_2 = 1, id_3 = 1 < 1;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    input wor id_2,
    input supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    output wor id_6,
    input tri id_7,
    output supply0 id_8,
    input tri0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    output wire id_12,
    input supply0 id_13,
    input tri1 id_14,
    output wand id_15,
    input supply1 id_16,
    input tri1 id_17,
    output wor id_18,
    input uwire id_19,
    input tri0 id_20,
    input wand id_21,
    input tri0 id_22,
    input wand id_23,
    input wire id_24,
    input wor id_25
);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
