// Seed: 1708708814
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input wor id_2,
    output wire id_3,
    output tri0 id_4,
    input tri1 id_5,
    input wor id_6,
    input tri0 id_7,
    output wire id_8,
    output tri1 id_9,
    input supply0 id_10
);
  assign id_0 = id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output uwire id_2,
    input supply0 id_3,
    input uwire id_4,
    input wire id_5,
    output wor id_6,
    output uwire id_7,
    input wire id_8,
    output tri id_9,
    output supply1 id_10,
    output tri0 id_11,
    input tri1 id_12,
    output wand id_13,
    output uwire id_14,
    input wand id_15,
    output uwire id_16,
    input tri id_17,
    input wand id_18,
    output supply1 id_19,
    input wand id_20
);
  logic id_22;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_1,
      id_19,
      id_9,
      id_20,
      id_4,
      id_12,
      id_7,
      id_13,
      id_4
  );
  assign modCall_1.id_9 = 0;
endmodule
