Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jan 17 13:47:16 2020
| Host         : DESKTOP-VV8ADDO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    78 |
|    Minimum number of control sets                        |    78 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   494 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    78 |
| >= 0 to < 4        |    61 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            8 |
| No           | No                    | Yes                    |              34 |           26 |
| No           | Yes                   | No                     |              42 |           28 |
| Yes          | No                    | No                     |              60 |           38 |
| Yes          | No                    | Yes                    |              20 |           20 |
| Yes          | Yes                   | No                     |              37 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                         Enable Signal                         |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------+------------------+----------------+
|  clk10_BUFG                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[0][2]_LDC_i_2_n_0 |                1 |              1 |
|  clk10_BUFG                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[0][0]_LDC_i_2_n_0 |                1 |              1 |
|  clk10_BUFG                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[0][1]_LDC_i_2_n_0 |                1 |              1 |
|  clk10_BUFG                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[1][2]_LDC_i_2_n_0 |                1 |              1 |
|  clk10_BUFG                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[1][0]_LDC_i_2_n_0 |                1 |              1 |
|  clk10_BUFG                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[2][1]_LDC_i_2_n_0 |                1 |              1 |
|  clk10_BUFG                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[2][0]_LDC_i_2_n_0 |                1 |              1 |
|  clk10_BUFG                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[1][3]_LDC_i_2_n_0 |                1 |              1 |
|  clk10_BUFG                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[0][3]_LDC_i_2_n_0 |                1 |              1 |
|  clk10_BUFG                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[1][1]_LDC_i_2_n_0 |                1 |              1 |
|  clk10_BUFG                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[2][3]_LDC_i_2_n_0 |                1 |              1 |
|  clk10_BUFG                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[2][2]_LDC_i_2_n_0 |                1 |              1 |
|  clk10_BUFG                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[3][3]_LDC_i_2_n_0 |                1 |              1 |
|  clk10_BUFG                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[4][1]_LDC_i_2_n_0 |                1 |              1 |
|  clk10_BUFG                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[3][2]_LDC_i_2_n_0 |                1 |              1 |
|  clk10_BUFG                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[3][1]_LDC_i_2_n_0 |                1 |              1 |
|  clk10_BUFG                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[4][0]_LDC_i_2_n_0 |                1 |              1 |
|  clk10_BUFG                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[4][3]_LDC_i_2_n_0 |                1 |              1 |
|  clk10_BUFG                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[3][0]_LDC_i_2_n_0 |                1 |              1 |
|  clk10_BUFG                                         |                                                               | fsmtop/addsubfsm/addsub/dout_reg[4][2]_LDC_i_2_n_0 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[4][0]_LDC_i_1_n_0 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[4][0]_LDC_i_2_n_0 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[3][2]_LDC_i_1_n_0 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[3][2]_LDC_i_2_n_0 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[3][3]_LDC_i_1_n_0 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[3][3]_LDC_i_2_n_0 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[4][1]_LDC_i_1_n_0 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[4][1]_LDC_i_2_n_0 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[3][0]_LDC_i_1_n_0 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[3][0]_LDC_i_2_n_0 |                1 |              1 |
|  clk10_BUFG                                         | fsmtop/addsubfsm/addsub/ce_addsub                             | fsmtop/addsubfsm/addsub/dout_reg[0][1]_LDC_i_1_n_0 |                1 |              1 |
|  clk10_BUFG                                         | fsmtop/addsubfsm/addsub/ce_addsub                             | fsmtop/addsubfsm/addsub/dout_reg[0][2]_LDC_i_1_n_0 |                1 |              1 |
|  clk10_BUFG                                         | fsmtop/addsubfsm/addsub/ce_addsub                             | fsmtop/addsubfsm/addsub/dout_reg[0][0]_LDC_i_1_n_0 |                1 |              1 |
|  clk10_BUFG                                         | fsmtop/addsubfsm/addsub/ce_addsub                             | fsmtop/addsubfsm/addsub/dout_reg[2][1]_LDC_i_1_n_0 |                1 |              1 |
|  clk10_BUFG                                         | fsmtop/addsubfsm/addsub/ce_addsub                             | fsmtop/addsubfsm/addsub/dout_reg[2][2]_LDC_i_1_n_0 |                1 |              1 |
|  clk10_BUFG                                         | fsmtop/addsubfsm/addsub/ce_addsub                             | fsmtop/addsubfsm/addsub/dout_reg[1][3]_LDC_i_1_n_0 |                1 |              1 |
|  clk10_BUFG                                         | fsmtop/addsubfsm/addsub/ce_addsub                             | fsmtop/addsubfsm/addsub/dout_reg[1][1]_LDC_i_1_n_0 |                1 |              1 |
|  clk10_BUFG                                         | fsmtop/addsubfsm/addsub/ce_addsub                             | fsmtop/addsubfsm/addsub/dout_reg[1][0]_LDC_i_1_n_0 |                1 |              1 |
|  clk10_BUFG                                         | fsmtop/addsubfsm/addsub/ce_addsub                             | fsmtop/addsubfsm/addsub/dout_reg[2][0]_LDC_i_1_n_0 |                1 |              1 |
|  clk10_BUFG                                         | fsmtop/addsubfsm/addsub/ce_addsub                             | fsmtop/addsubfsm/addsub/dout_reg[1][2]_LDC_i_1_n_0 |                1 |              1 |
|  clk10_BUFG                                         | fsmtop/addsubfsm/addsub/ce_addsub                             | fsmtop/addsubfsm/addsub/dout_reg[2][3]_LDC_i_1_n_0 |                1 |              1 |
|  clk10_BUFG                                         | fsmtop/addsubfsm/addsub/ce_addsub                             | fsmtop/addsubfsm/addsub/dout_reg[0][3]_LDC_i_1_n_0 |                1 |              1 |
|  clk10_BUFG                                         | fsmtop/addsubfsm/addsub/ce_addsub                             | fsmtop/addsubfsm/addsub/dout_reg[3][1]_LDC_i_1_n_0 |                1 |              1 |
|  clk10_BUFG                                         | fsmtop/addsubfsm/addsub/ce_addsub                             | fsmtop/addsubfsm/addsub/dout_reg[4][2]_LDC_i_1_n_0 |                1 |              1 |
|  clk10_BUFG                                         | fsmtop/addsubfsm/addsub/ce_addsub                             | fsmtop/addsubfsm/addsub/dout_reg[4][3]_LDC_i_1_n_0 |                1 |              1 |
|  clk10_BUFG                                         | fsmtop/addsubfsm/addsub/ce_addsub                             | fsmtop/addsubfsm/addsub/dout_reg[4][0]_LDC_i_1_n_0 |                1 |              1 |
|  clk10_BUFG                                         | fsmtop/addsubfsm/addsub/ce_addsub                             | fsmtop/addsubfsm/addsub/dout_reg[3][2]_LDC_i_1_n_0 |                1 |              1 |
|  clk10_BUFG                                         | fsmtop/addsubfsm/addsub/ce_addsub                             | fsmtop/addsubfsm/addsub/dout_reg[3][3]_LDC_i_1_n_0 |                1 |              1 |
|  clk10_BUFG                                         | fsmtop/addsubfsm/addsub/ce_addsub                             | fsmtop/addsubfsm/addsub/dout_reg[4][1]_LDC_i_1_n_0 |                1 |              1 |
|  clk10_BUFG                                         | fsmtop/addsubfsm/addsub/ce_addsub                             | fsmtop/addsubfsm/addsub/dout_reg[3][0]_LDC_i_1_n_0 |                1 |              1 |
|  clk1M_IBUF_BUFG                                    |                                                               |                                                    |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[0][1]_LDC_i_1_n_0 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[0][1]_LDC_i_2_n_0 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[0][2]_LDC_i_1_n_0 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[0][2]_LDC_i_2_n_0 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[0][0]_LDC_i_1_n_0 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[0][0]_LDC_i_2_n_0 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[2][1]_LDC_i_1_n_0 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[2][1]_LDC_i_2_n_0 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[2][2]_LDC_i_1_n_0 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[2][2]_LDC_i_2_n_0 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[1][3]_LDC_i_1_n_0 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[1][3]_LDC_i_2_n_0 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[1][1]_LDC_i_1_n_0 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[1][1]_LDC_i_2_n_0 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[1][0]_LDC_i_1_n_0 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[1][0]_LDC_i_2_n_0 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[2][0]_LDC_i_1_n_0 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[2][0]_LDC_i_2_n_0 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[1][2]_LDC_i_1_n_0 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[1][2]_LDC_i_2_n_0 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[2][3]_LDC_i_1_n_0 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[2][3]_LDC_i_2_n_0 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[0][3]_LDC_i_1_n_0 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[0][3]_LDC_i_2_n_0 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[3][1]_LDC_i_1_n_0 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[3][1]_LDC_i_2_n_0 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[4][2]_LDC_i_1_n_0 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[4][2]_LDC_i_2_n_0 |                1 |              1 |
|  fsmtop/addsubfsm/addsub/dout_reg[4][3]_LDC_i_1_n_0 |                                                               | fsmtop/addsubfsm/addsub/dout_reg[4][3]_LDC_i_2_n_0 |                1 |              1 |
|  clk10_BUFG                                         | fsmtop/mainfsm/bc2/cntr_generate[3].cntrn_generate.cntrn/E[0] |                                                    |                1 |              4 |
|  clk10_BUFG                                         | fsmtop/mainfsm/bc2/cntr_generate[2].cntr2_generate.cntr2/E[0] |                                                    |                2 |              4 |
|  clk10_BUFG                                         | fsmtop/mainfsm/bc2/cntr0/state0                               |                                                    |                2 |              4 |
|  clk10_BUFG                                         | fsmtop/mainfsm/bc2/cntr0/E[0]                                 |                                                    |                3 |              4 |
|  clk10_BUFG                                         | fsmtop/mainfsm/bc2/cntr0/state_reg[3]_1[0]                    |                                                    |                3 |              4 |
|  clk10_BUFG                                         | fsmtop/mainfsm/bc1/cntr0/E[0]                                 |                                                    |                2 |              4 |
|  clk10_BUFG                                         | fsmtop/mainfsm/bc1/cntr0/state0                               |                                                    |                2 |              4 |
|  clk10_BUFG                                         | fsmtop/mainfsm/bc1/cntr_generate[1].cntrn_generate.cntrn/E[0] |                                                    |                3 |              4 |
|  clk10_BUFG                                         | fsmtop/mainfsm/bc1/cntr_generate[3].cntrn_generate.cntrn/E[0] |                                                    |                3 |              4 |
|  clk10_BUFG                                         | fsmtop/mainfsm/bc1/cntr_generate[2].cntr2_generate.cntr2/E[0] |                                                    |                4 |              4 |
|  clk1k_BUFG                                         |                                                               |                                                    |                7 |              8 |
|  clk1k_BUFG                                         |                                                               | reset_IBUF                                         |                3 |              9 |
|  clk1k_BUFG                                         |                                                               | fsmtop/addsubfsm/FSM_sequential_state_reg[1]_0     |                5 |             11 |
|  clk1M_IBUF_BUFG                                    |                                                               | reset_IBUF                                         |                6 |             16 |
|  clk1k_BUFG                                         | fsmtop/addsubfsm/increment_interno_reg[4]0                    | fsmtop/addsubfsm/increment_interno[4][3]_i_1_n_0   |                7 |             18 |
|  clk1k_BUFG                                         | fsmtop/addsubfsm/initial_v_interno_reg[4]0                    | fsmtop/addsubfsm/initial_v_interno[4][3]_i_1_n_0   |                6 |             19 |
|  clk1k_BUFG                                         | fsmtop/mainfsm/load_v1_reg[4]0                                |                                                    |               13 |             20 |
+-----------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------+------------------+----------------+


