ARM GAS  C:\Users\user\AppData\Local\Temp\ccWxyD6H.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_TIM_Base_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_TIM_Base_MspInit:
  25              	.LVL0:
  26              	.LFB66:
  27              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * @file    tim.c
   4:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/tim.c ****   *          of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/tim.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/tim.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                             www.st.com/SLA0044
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM2 init function */
  30:Core/Src/tim.c **** void MX_TIM2_Init(void)
  31:Core/Src/tim.c **** {
ARM GAS  C:\Users\user\AppData\Local\Temp\ccWxyD6H.s 			page 2


  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  44:Core/Src/tim.c ****   htim2.Instance = TIM2;
  45:Core/Src/tim.c ****   htim2.Init.Prescaler = 15;
  46:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  47:Core/Src/tim.c ****   htim2.Init.Period = 9999;
  48:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  49:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  51:Core/Src/tim.c ****   {
  52:Core/Src/tim.c ****     Error_Handler();
  53:Core/Src/tim.c ****   }
  54:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
  60:Core/Src/tim.c ****   {
  61:Core/Src/tim.c ****     Error_Handler();
  62:Core/Src/tim.c ****   }
  63:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  64:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  65:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  66:Core/Src/tim.c ****   {
  67:Core/Src/tim.c ****     Error_Handler();
  68:Core/Src/tim.c ****   }
  69:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  70:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  71:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  72:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  73:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  74:Core/Src/tim.c ****   {
  75:Core/Src/tim.c ****     Error_Handler();
  76:Core/Src/tim.c ****   }
  77:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  78:Core/Src/tim.c ****   {
  79:Core/Src/tim.c ****     Error_Handler();
  80:Core/Src/tim.c ****   }
  81:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  84:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c **** }
  87:Core/Src/tim.c **** 
  88:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
ARM GAS  C:\Users\user\AppData\Local\Temp\ccWxyD6H.s 			page 3


  89:Core/Src/tim.c **** {
  28              		.loc 1 89 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  90:Core/Src/tim.c **** 
  91:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
  33              		.loc 1 91 3 view .LVU1
  34              		.loc 1 91 20 is_stmt 0 view .LVU2
  35 0000 0368     		ldr	r3, [r0]
  36              		.loc 1 91 5 view .LVU3
  37 0002 B3F1804F 		cmp	r3, #1073741824
  38 0006 00D0     		beq	.L7
  39 0008 7047     		bx	lr
  40              	.L7:
  89:Core/Src/tim.c **** 
  41              		.loc 1 89 1 view .LVU4
  42 000a 82B0     		sub	sp, sp, #8
  43              	.LCFI0:
  44              		.cfi_def_cfa_offset 8
  92:Core/Src/tim.c ****   {
  93:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  94:Core/Src/tim.c **** 
  95:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
  96:Core/Src/tim.c ****     /* TIM2 clock enable */
  97:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
  45              		.loc 1 97 5 is_stmt 1 view .LVU5
  46              	.LBB2:
  47              		.loc 1 97 5 view .LVU6
  48              		.loc 1 97 5 view .LVU7
  49 000c 03F50433 		add	r3, r3, #135168
  50 0010 DA69     		ldr	r2, [r3, #28]
  51 0012 42F00102 		orr	r2, r2, #1
  52 0016 DA61     		str	r2, [r3, #28]
  53              		.loc 1 97 5 view .LVU8
  54 0018 DB69     		ldr	r3, [r3, #28]
  55 001a 03F00103 		and	r3, r3, #1
  56 001e 0193     		str	r3, [sp, #4]
  57              		.loc 1 97 5 view .LVU9
  58 0020 019B     		ldr	r3, [sp, #4]
  59              	.LBE2:
  98:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 101:Core/Src/tim.c ****   }
 102:Core/Src/tim.c **** }
  60              		.loc 1 102 1 is_stmt 0 view .LVU10
  61 0022 02B0     		add	sp, sp, #8
  62              	.LCFI1:
  63              		.cfi_def_cfa_offset 0
  64              		@ sp needed
  65 0024 7047     		bx	lr
  66              		.cfi_endproc
  67              	.LFE66:
  69              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
  70              		.align	1
ARM GAS  C:\Users\user\AppData\Local\Temp\ccWxyD6H.s 			page 4


  71              		.global	HAL_TIM_MspPostInit
  72              		.syntax unified
  73              		.thumb
  74              		.thumb_func
  75              		.fpu softvfp
  77              	HAL_TIM_MspPostInit:
  78              	.LVL1:
  79              	.LFB67:
 103:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 104:Core/Src/tim.c **** {
  80              		.loc 1 104 1 is_stmt 1 view -0
  81              		.cfi_startproc
  82              		@ args = 0, pretend = 0, frame = 24
  83              		@ frame_needed = 0, uses_anonymous_args = 0
  84              		.loc 1 104 1 is_stmt 0 view .LVU12
  85 0000 00B5     		push	{lr}
  86              	.LCFI2:
  87              		.cfi_def_cfa_offset 4
  88              		.cfi_offset 14, -4
  89 0002 87B0     		sub	sp, sp, #28
  90              	.LCFI3:
  91              		.cfi_def_cfa_offset 32
 105:Core/Src/tim.c **** 
 106:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  92              		.loc 1 106 3 is_stmt 1 view .LVU13
  93              		.loc 1 106 20 is_stmt 0 view .LVU14
  94 0004 0023     		movs	r3, #0
  95 0006 0293     		str	r3, [sp, #8]
  96 0008 0393     		str	r3, [sp, #12]
  97 000a 0493     		str	r3, [sp, #16]
  98 000c 0593     		str	r3, [sp, #20]
 107:Core/Src/tim.c ****   if(timHandle->Instance==TIM2)
  99              		.loc 1 107 3 is_stmt 1 view .LVU15
 100              		.loc 1 107 15 is_stmt 0 view .LVU16
 101 000e 0368     		ldr	r3, [r0]
 102              		.loc 1 107 5 view .LVU17
 103 0010 B3F1804F 		cmp	r3, #1073741824
 104 0014 02D0     		beq	.L11
 105              	.LVL2:
 106              	.L8:
 108:Core/Src/tim.c ****   {
 109:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 114:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 115:Core/Src/tim.c ****     PA0-WKUP     ------> TIM2_CH1
 116:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 117:Core/Src/tim.c ****     */
 118:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 119:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 120:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 121:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 122:Core/Src/tim.c **** 
 123:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 124:Core/Src/tim.c **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\ccWxyD6H.s 			page 5


 125:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 126:Core/Src/tim.c ****   }
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c **** }
 107              		.loc 1 128 1 view .LVU18
 108 0016 07B0     		add	sp, sp, #28
 109              	.LCFI4:
 110              		.cfi_remember_state
 111              		.cfi_def_cfa_offset 4
 112              		@ sp needed
 113 0018 5DF804FB 		ldr	pc, [sp], #4
 114              	.LVL3:
 115              	.L11:
 116              	.LCFI5:
 117              		.cfi_restore_state
 113:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 118              		.loc 1 113 5 is_stmt 1 view .LVU19
 119              	.LBB3:
 113:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 120              		.loc 1 113 5 view .LVU20
 113:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 121              		.loc 1 113 5 view .LVU21
 122 001c 03F50433 		add	r3, r3, #135168
 123 0020 9A69     		ldr	r2, [r3, #24]
 124 0022 42F00402 		orr	r2, r2, #4
 125 0026 9A61     		str	r2, [r3, #24]
 113:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 126              		.loc 1 113 5 view .LVU22
 127 0028 9B69     		ldr	r3, [r3, #24]
 128 002a 03F00403 		and	r3, r3, #4
 129 002e 0193     		str	r3, [sp, #4]
 113:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 130              		.loc 1 113 5 view .LVU23
 131 0030 019B     		ldr	r3, [sp, #4]
 132              	.LBE3:
 118:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 133              		.loc 1 118 5 view .LVU24
 118:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 134              		.loc 1 118 25 is_stmt 0 view .LVU25
 135 0032 0323     		movs	r3, #3
 136 0034 0293     		str	r3, [sp, #8]
 119:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 137              		.loc 1 119 5 is_stmt 1 view .LVU26
 119:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 138              		.loc 1 119 26 is_stmt 0 view .LVU27
 139 0036 0223     		movs	r3, #2
 140 0038 0393     		str	r3, [sp, #12]
 120:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 141              		.loc 1 120 5 is_stmt 1 view .LVU28
 120:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 142              		.loc 1 120 27 is_stmt 0 view .LVU29
 143 003a 0593     		str	r3, [sp, #20]
 121:Core/Src/tim.c **** 
 144              		.loc 1 121 5 is_stmt 1 view .LVU30
 145 003c 02A9     		add	r1, sp, #8
 146 003e 0248     		ldr	r0, .L12
 147              	.LVL4:
ARM GAS  C:\Users\user\AppData\Local\Temp\ccWxyD6H.s 			page 6


 121:Core/Src/tim.c **** 
 148              		.loc 1 121 5 is_stmt 0 view .LVU31
 149 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 150              	.LVL5:
 151              		.loc 1 128 1 view .LVU32
 152 0044 E7E7     		b	.L8
 153              	.L13:
 154 0046 00BF     		.align	2
 155              	.L12:
 156 0048 00080140 		.word	1073809408
 157              		.cfi_endproc
 158              	.LFE67:
 160              		.section	.text.MX_TIM2_Init,"ax",%progbits
 161              		.align	1
 162              		.global	MX_TIM2_Init
 163              		.syntax unified
 164              		.thumb
 165              		.thumb_func
 166              		.fpu softvfp
 168              	MX_TIM2_Init:
 169              	.LFB65:
  31:Core/Src/tim.c **** 
 170              		.loc 1 31 1 is_stmt 1 view -0
 171              		.cfi_startproc
 172              		@ args = 0, pretend = 0, frame = 56
 173              		@ frame_needed = 0, uses_anonymous_args = 0
 174 0000 00B5     		push	{lr}
 175              	.LCFI6:
 176              		.cfi_def_cfa_offset 4
 177              		.cfi_offset 14, -4
 178 0002 8FB0     		sub	sp, sp, #60
 179              	.LCFI7:
 180              		.cfi_def_cfa_offset 64
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 181              		.loc 1 37 3 view .LVU34
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 182              		.loc 1 37 26 is_stmt 0 view .LVU35
 183 0004 0023     		movs	r3, #0
 184 0006 0A93     		str	r3, [sp, #40]
 185 0008 0B93     		str	r3, [sp, #44]
 186 000a 0C93     		str	r3, [sp, #48]
 187 000c 0D93     		str	r3, [sp, #52]
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 188              		.loc 1 38 3 is_stmt 1 view .LVU36
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 189              		.loc 1 38 27 is_stmt 0 view .LVU37
 190 000e 0893     		str	r3, [sp, #32]
 191 0010 0993     		str	r3, [sp, #36]
  39:Core/Src/tim.c **** 
 192              		.loc 1 39 3 is_stmt 1 view .LVU38
  39:Core/Src/tim.c **** 
 193              		.loc 1 39 22 is_stmt 0 view .LVU39
 194 0012 0193     		str	r3, [sp, #4]
 195 0014 0293     		str	r3, [sp, #8]
 196 0016 0393     		str	r3, [sp, #12]
 197 0018 0493     		str	r3, [sp, #16]
 198 001a 0593     		str	r3, [sp, #20]
ARM GAS  C:\Users\user\AppData\Local\Temp\ccWxyD6H.s 			page 7


 199 001c 0693     		str	r3, [sp, #24]
 200 001e 0793     		str	r3, [sp, #28]
  44:Core/Src/tim.c ****   htim2.Init.Prescaler = 15;
 201              		.loc 1 44 3 is_stmt 1 view .LVU40
  44:Core/Src/tim.c ****   htim2.Init.Prescaler = 15;
 202              		.loc 1 44 18 is_stmt 0 view .LVU41
 203 0020 2648     		ldr	r0, .L28
 204 0022 4FF08042 		mov	r2, #1073741824
 205 0026 0260     		str	r2, [r0]
  45:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 206              		.loc 1 45 3 is_stmt 1 view .LVU42
  45:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 207              		.loc 1 45 24 is_stmt 0 view .LVU43
 208 0028 0F22     		movs	r2, #15
 209 002a 4260     		str	r2, [r0, #4]
  46:Core/Src/tim.c ****   htim2.Init.Period = 9999;
 210              		.loc 1 46 3 is_stmt 1 view .LVU44
  46:Core/Src/tim.c ****   htim2.Init.Period = 9999;
 211              		.loc 1 46 26 is_stmt 0 view .LVU45
 212 002c 8360     		str	r3, [r0, #8]
  47:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 213              		.loc 1 47 3 is_stmt 1 view .LVU46
  47:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 214              		.loc 1 47 21 is_stmt 0 view .LVU47
 215 002e 42F20F72 		movw	r2, #9999
 216 0032 C260     		str	r2, [r0, #12]
  48:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 217              		.loc 1 48 3 is_stmt 1 view .LVU48
  48:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 218              		.loc 1 48 28 is_stmt 0 view .LVU49
 219 0034 0361     		str	r3, [r0, #16]
  49:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 220              		.loc 1 49 3 is_stmt 1 view .LVU50
  49:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 221              		.loc 1 49 32 is_stmt 0 view .LVU51
 222 0036 8361     		str	r3, [r0, #24]
  50:Core/Src/tim.c ****   {
 223              		.loc 1 50 3 is_stmt 1 view .LVU52
  50:Core/Src/tim.c ****   {
 224              		.loc 1 50 7 is_stmt 0 view .LVU53
 225 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 226              	.LVL6:
  50:Core/Src/tim.c ****   {
 227              		.loc 1 50 6 view .LVU54
 228 003c 58BB     		cbnz	r0, .L22
 229              	.L15:
  54:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 230              		.loc 1 54 3 is_stmt 1 view .LVU55
  54:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 231              		.loc 1 54 34 is_stmt 0 view .LVU56
 232 003e 4FF48053 		mov	r3, #4096
 233 0042 0A93     		str	r3, [sp, #40]
  55:Core/Src/tim.c ****   {
 234              		.loc 1 55 3 is_stmt 1 view .LVU57
  55:Core/Src/tim.c ****   {
 235              		.loc 1 55 7 is_stmt 0 view .LVU58
 236 0044 0AA9     		add	r1, sp, #40
ARM GAS  C:\Users\user\AppData\Local\Temp\ccWxyD6H.s 			page 8


 237 0046 1D48     		ldr	r0, .L28
 238 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 239              	.LVL7:
  55:Core/Src/tim.c ****   {
 240              		.loc 1 55 6 view .LVU59
 241 004c 30BB     		cbnz	r0, .L23
 242              	.L16:
  59:Core/Src/tim.c ****   {
 243              		.loc 1 59 3 is_stmt 1 view .LVU60
  59:Core/Src/tim.c ****   {
 244              		.loc 1 59 7 is_stmt 0 view .LVU61
 245 004e 1B48     		ldr	r0, .L28
 246 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 247              	.LVL8:
  59:Core/Src/tim.c ****   {
 248              		.loc 1 59 6 view .LVU62
 249 0054 28BB     		cbnz	r0, .L24
 250              	.L17:
  63:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 251              		.loc 1 63 3 is_stmt 1 view .LVU63
  63:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 252              		.loc 1 63 37 is_stmt 0 view .LVU64
 253 0056 0023     		movs	r3, #0
 254 0058 0893     		str	r3, [sp, #32]
  64:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 255              		.loc 1 64 3 is_stmt 1 view .LVU65
  64:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 256              		.loc 1 64 33 is_stmt 0 view .LVU66
 257 005a 0993     		str	r3, [sp, #36]
  65:Core/Src/tim.c ****   {
 258              		.loc 1 65 3 is_stmt 1 view .LVU67
  65:Core/Src/tim.c ****   {
 259              		.loc 1 65 7 is_stmt 0 view .LVU68
 260 005c 08A9     		add	r1, sp, #32
 261 005e 1748     		ldr	r0, .L28
 262 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 263              	.LVL9:
  65:Core/Src/tim.c ****   {
 264              		.loc 1 65 6 view .LVU69
 265 0064 00BB     		cbnz	r0, .L25
 266              	.L18:
  69:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 267              		.loc 1 69 3 is_stmt 1 view .LVU70
  69:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 268              		.loc 1 69 20 is_stmt 0 view .LVU71
 269 0066 6023     		movs	r3, #96
 270 0068 0193     		str	r3, [sp, #4]
  70:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 271              		.loc 1 70 3 is_stmt 1 view .LVU72
  70:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 272              		.loc 1 70 19 is_stmt 0 view .LVU73
 273 006a 0022     		movs	r2, #0
 274 006c 0292     		str	r2, [sp, #8]
  71:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 275              		.loc 1 71 3 is_stmt 1 view .LVU74
  71:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 276              		.loc 1 71 24 is_stmt 0 view .LVU75
ARM GAS  C:\Users\user\AppData\Local\Temp\ccWxyD6H.s 			page 9


 277 006e 0392     		str	r2, [sp, #12]
  72:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 278              		.loc 1 72 3 is_stmt 1 view .LVU76
  72:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 279              		.loc 1 72 24 is_stmt 0 view .LVU77
 280 0070 0592     		str	r2, [sp, #20]
  73:Core/Src/tim.c ****   {
 281              		.loc 1 73 3 is_stmt 1 view .LVU78
  73:Core/Src/tim.c ****   {
 282              		.loc 1 73 7 is_stmt 0 view .LVU79
 283 0072 01A9     		add	r1, sp, #4
 284 0074 1148     		ldr	r0, .L28
 285 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 286              	.LVL10:
  73:Core/Src/tim.c ****   {
 287              		.loc 1 73 6 view .LVU80
 288 007a C0B9     		cbnz	r0, .L26
 289              	.L19:
  77:Core/Src/tim.c ****   {
 290              		.loc 1 77 3 is_stmt 1 view .LVU81
  77:Core/Src/tim.c ****   {
 291              		.loc 1 77 7 is_stmt 0 view .LVU82
 292 007c 0422     		movs	r2, #4
 293 007e 0DEB0201 		add	r1, sp, r2
 294 0082 0E48     		ldr	r0, .L28
 295 0084 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 296              	.LVL11:
  77:Core/Src/tim.c ****   {
 297              		.loc 1 77 6 view .LVU83
 298 0088 A0B9     		cbnz	r0, .L27
 299              	.L20:
  84:Core/Src/tim.c **** 
 300              		.loc 1 84 3 is_stmt 1 view .LVU84
 301 008a 0C48     		ldr	r0, .L28
 302 008c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 303              	.LVL12:
  86:Core/Src/tim.c **** 
 304              		.loc 1 86 1 is_stmt 0 view .LVU85
 305 0090 0FB0     		add	sp, sp, #60
 306              	.LCFI8:
 307              		.cfi_remember_state
 308              		.cfi_def_cfa_offset 4
 309              		@ sp needed
 310 0092 5DF804FB 		ldr	pc, [sp], #4
 311              	.L22:
 312              	.LCFI9:
 313              		.cfi_restore_state
  52:Core/Src/tim.c ****   }
 314              		.loc 1 52 5 is_stmt 1 view .LVU86
 315 0096 FFF7FEFF 		bl	Error_Handler
 316              	.LVL13:
 317 009a D0E7     		b	.L15
 318              	.L23:
  57:Core/Src/tim.c ****   }
 319              		.loc 1 57 5 view .LVU87
 320 009c FFF7FEFF 		bl	Error_Handler
 321              	.LVL14:
ARM GAS  C:\Users\user\AppData\Local\Temp\ccWxyD6H.s 			page 10


 322 00a0 D5E7     		b	.L16
 323              	.L24:
  61:Core/Src/tim.c ****   }
 324              		.loc 1 61 5 view .LVU88
 325 00a2 FFF7FEFF 		bl	Error_Handler
 326              	.LVL15:
 327 00a6 D6E7     		b	.L17
 328              	.L25:
  67:Core/Src/tim.c ****   }
 329              		.loc 1 67 5 view .LVU89
 330 00a8 FFF7FEFF 		bl	Error_Handler
 331              	.LVL16:
 332 00ac DBE7     		b	.L18
 333              	.L26:
  75:Core/Src/tim.c ****   }
 334              		.loc 1 75 5 view .LVU90
 335 00ae FFF7FEFF 		bl	Error_Handler
 336              	.LVL17:
 337 00b2 E3E7     		b	.L19
 338              	.L27:
  79:Core/Src/tim.c ****   }
 339              		.loc 1 79 5 view .LVU91
 340 00b4 FFF7FEFF 		bl	Error_Handler
 341              	.LVL18:
 342 00b8 E7E7     		b	.L20
 343              	.L29:
 344 00ba 00BF     		.align	2
 345              	.L28:
 346 00bc 00000000 		.word	htim2
 347              		.cfi_endproc
 348              	.LFE65:
 350              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 351              		.align	1
 352              		.global	HAL_TIM_Base_MspDeInit
 353              		.syntax unified
 354              		.thumb
 355              		.thumb_func
 356              		.fpu softvfp
 358              	HAL_TIM_Base_MspDeInit:
 359              	.LVL19:
 360              	.LFB68:
 129:Core/Src/tim.c **** 
 130:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 131:Core/Src/tim.c **** {
 361              		.loc 1 131 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 0
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 365              		@ link register save eliminated.
 132:Core/Src/tim.c **** 
 133:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 366              		.loc 1 133 3 view .LVU93
 367              		.loc 1 133 20 is_stmt 0 view .LVU94
 368 0000 0368     		ldr	r3, [r0]
 369              		.loc 1 133 5 view .LVU95
 370 0002 B3F1804F 		cmp	r3, #1073741824
 371 0006 00D0     		beq	.L32
ARM GAS  C:\Users\user\AppData\Local\Temp\ccWxyD6H.s 			page 11


 372              	.L30:
 134:Core/Src/tim.c ****   {
 135:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 136:Core/Src/tim.c **** 
 137:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 138:Core/Src/tim.c ****     /* Peripheral clock disable */
 139:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 140:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 141:Core/Src/tim.c **** 
 142:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 143:Core/Src/tim.c ****   }
 144:Core/Src/tim.c **** }
 373              		.loc 1 144 1 view .LVU96
 374 0008 7047     		bx	lr
 375              	.L32:
 139:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 376              		.loc 1 139 5 is_stmt 1 view .LVU97
 377 000a 034A     		ldr	r2, .L33
 378 000c D369     		ldr	r3, [r2, #28]
 379 000e 23F00103 		bic	r3, r3, #1
 380 0012 D361     		str	r3, [r2, #28]
 381              		.loc 1 144 1 is_stmt 0 view .LVU98
 382 0014 F8E7     		b	.L30
 383              	.L34:
 384 0016 00BF     		.align	2
 385              	.L33:
 386 0018 00100240 		.word	1073876992
 387              		.cfi_endproc
 388              	.LFE68:
 390              		.comm	htim2,72,4
 391              		.text
 392              	.Letext0:
 393              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\8 2019-q3-update\\arm-none-eabi\\include
 394              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\8 2019-q3-update\\arm-none-eabi\\include
 395              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 396              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 397              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 398              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 399              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 400              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 401              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 402              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 403              		.file 12 "Core/Inc/tim.h"
 404              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 405              		.file 14 "Core/Inc/main.h"
ARM GAS  C:\Users\user\AppData\Local\Temp\ccWxyD6H.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\user\AppData\Local\Temp\ccWxyD6H.s:16     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\user\AppData\Local\Temp\ccWxyD6H.s:24     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\user\AppData\Local\Temp\ccWxyD6H.s:70     .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\user\AppData\Local\Temp\ccWxyD6H.s:77     .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\user\AppData\Local\Temp\ccWxyD6H.s:156    .text.HAL_TIM_MspPostInit:00000048 $d
C:\Users\user\AppData\Local\Temp\ccWxyD6H.s:161    .text.MX_TIM2_Init:00000000 $t
C:\Users\user\AppData\Local\Temp\ccWxyD6H.s:168    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\user\AppData\Local\Temp\ccWxyD6H.s:346    .text.MX_TIM2_Init:000000bc $d
                            *COM*:00000048 htim2
C:\Users\user\AppData\Local\Temp\ccWxyD6H.s:351    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\user\AppData\Local\Temp\ccWxyD6H.s:358    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\user\AppData\Local\Temp\ccWxyD6H.s:386    .text.HAL_TIM_Base_MspDeInit:00000018 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
Error_Handler
