	component SysHdwTP is
		port (
			bp1_export    : in  std_logic                     := 'X'; -- export
			clk_clk       : in  std_logic                     := 'X'; -- clk
			reset_reset_n : in  std_logic                     := 'X'; -- reset_n
			s7seg_export  : out std_logic_vector(47 downto 0)         -- export
		);
	end component SysHdwTP;

