
020_SDRAM_K4S561632E-UC75_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e9c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  0800304c  0800304c  0001304c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800313c  0800313c  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  0800313c  0800313c  0001313c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003144  08003144  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003144  08003144  00013144  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003148  08003148  00013148  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0800314c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
 10 .bss          000001a4  20000068  20000068  00020068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000020c  2000020c  00020068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 14 .debug_info   00006d95  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001746  00000000  00000000  00026e70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000710  00000000  00000000  000285b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000525  00000000  00000000  00028cc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000241cc  00000000  00000000  000291ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000082a2  00000000  00000000  0004d3b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d77de  00000000  00000000  0005565b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000245c  00000000  00000000  0012ce3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000071  00000000  00000000  0012f298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000068 	.word	0x20000068
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08003034 	.word	0x08003034

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	08003034 	.word	0x08003034

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <main>:
	uint32_t addr_err[0x100];
	uint8_t ram_err[0x100];
	uint8_t sdram_err[0x100];
};

int main(void) {
 800058c:	b580      	push	{r7, lr}
 800058e:	f5ad 6de3 	sub.w	sp, sp, #1816	; 0x718
 8000592:	af00      	add	r7, sp, #0
	HAL_Init();
 8000594:	f000 fc04 	bl	8000da0 <HAL_Init>
	SystemClock_Config();
 8000598:	f000 f8c4 	bl	8000724 <SystemClock_Config>
	GPIO_Init();
 800059c:	f000 f9ae 	bl	80008fc <GPIO_Init>
	MX_FMC_Init();
 80005a0:	f000 f922 	bl	80007e8 <MX_FMC_Init>

	volatile uint32_t test_ok = 0; //zmienna w której będzie wynik testu
 80005a4:	2300      	movs	r3, #0
 80005a6:	f8c7 3700 	str.w	r3, [r7, #1792]	; 0x700
	struct Test_ERR test_err;

	// uzupełnienie randomem małego bloku na stosie

	uint8_t tab[0x100];
	srand(HAL_GetTick());
 80005aa:	f000 fc5f 	bl	8000e6c <HAL_GetTick>
 80005ae:	4603      	mov	r3, r0
 80005b0:	4618      	mov	r0, r3
 80005b2:	f001 fd7d 	bl	80020b0 <srand>
	for (int i = 0; i < 0x100; i++) {
 80005b6:	2300      	movs	r3, #0
 80005b8:	f8c7 3714 	str.w	r3, [r7, #1812]	; 0x714
 80005bc:	e010      	b.n	80005e0 <main+0x54>
		tab[i] = i; // rand() % 0x100;
 80005be:	f8d7 3714 	ldr.w	r3, [r7, #1812]	; 0x714
 80005c2:	b2d9      	uxtb	r1, r3
 80005c4:	f507 63e3 	add.w	r3, r7, #1816	; 0x718
 80005c8:	f5a3 62e3 	sub.w	r2, r3, #1816	; 0x718
 80005cc:	f8d7 3714 	ldr.w	r3, [r7, #1812]	; 0x714
 80005d0:	4413      	add	r3, r2
 80005d2:	460a      	mov	r2, r1
 80005d4:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 0x100; i++) {
 80005d6:	f8d7 3714 	ldr.w	r3, [r7, #1812]	; 0x714
 80005da:	3301      	adds	r3, #1
 80005dc:	f8c7 3714 	str.w	r3, [r7, #1812]	; 0x714
 80005e0:	f8d7 3714 	ldr.w	r3, [r7, #1812]	; 0x714
 80005e4:	2bff      	cmp	r3, #255	; 0xff
 80005e6:	ddea      	ble.n	80005be <main+0x32>
	}

	for (int j = 0; j < SDRAM_BANK_COUNT; j++)
 80005e8:	2300      	movs	r3, #0
 80005ea:	f8c7 3710 	str.w	r3, [r7, #1808]	; 0x710
 80005ee:	e024      	b.n	800063a <main+0xae>
		for (int i = 0; i < 0x100; i++) {
 80005f0:	2300      	movs	r3, #0
 80005f2:	f8c7 370c 	str.w	r3, [r7, #1804]	; 0x70c
 80005f6:	e017      	b.n	8000628 <main+0x9c>
			*(__IO uint8_t*) (SDRAM_BANK_ADDR_START + (j * 0x100) + (1 * i)) = tab[i];
 80005f8:	f8d7 3710 	ldr.w	r3, [r7, #1808]	; 0x710
 80005fc:	021b      	lsls	r3, r3, #8
 80005fe:	461a      	mov	r2, r3
 8000600:	f8d7 370c 	ldr.w	r3, [r7, #1804]	; 0x70c
 8000604:	4413      	add	r3, r2
 8000606:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800060a:	4619      	mov	r1, r3
 800060c:	f507 63e3 	add.w	r3, r7, #1816	; 0x718
 8000610:	f5a3 62e3 	sub.w	r2, r3, #1816	; 0x718
 8000614:	f8d7 370c 	ldr.w	r3, [r7, #1804]	; 0x70c
 8000618:	4413      	add	r3, r2
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	700b      	strb	r3, [r1, #0]
		for (int i = 0; i < 0x100; i++) {
 800061e:	f8d7 370c 	ldr.w	r3, [r7, #1804]	; 0x70c
 8000622:	3301      	adds	r3, #1
 8000624:	f8c7 370c 	str.w	r3, [r7, #1804]	; 0x70c
 8000628:	f8d7 370c 	ldr.w	r3, [r7, #1804]	; 0x70c
 800062c:	2bff      	cmp	r3, #255	; 0xff
 800062e:	dde3      	ble.n	80005f8 <main+0x6c>
	for (int j = 0; j < SDRAM_BANK_COUNT; j++)
 8000630:	f8d7 3710 	ldr.w	r3, [r7, #1808]	; 0x710
 8000634:	3301      	adds	r3, #1
 8000636:	f8c7 3710 	str.w	r3, [r7, #1808]	; 0x710
 800063a:	f8d7 3710 	ldr.w	r3, [r7, #1808]	; 0x710
 800063e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000642:	dbd5      	blt.n	80005f0 <main+0x64>
		}

	for (int j = 0; j < SDRAM_BANK_COUNT; j++)
 8000644:	2300      	movs	r3, #0
 8000646:	f8c7 3708 	str.w	r3, [r7, #1800]	; 0x708
 800064a:	e064      	b.n	8000716 <main+0x18a>
		for (int i = 0; i < 0x100; i++) {
 800064c:	2300      	movs	r3, #0
 800064e:	f8c7 3704 	str.w	r3, [r7, #1796]	; 0x704
 8000652:	e057      	b.n	8000704 <main+0x178>
			if ((*(__IO uint8_t*) (SDRAM_BANK_ADDR_START + (j * 0x100) + (1 * i))) != tab[i]) {
 8000654:	f8d7 3708 	ldr.w	r3, [r7, #1800]	; 0x708
 8000658:	021b      	lsls	r3, r3, #8
 800065a:	461a      	mov	r2, r3
 800065c:	f8d7 3704 	ldr.w	r3, [r7, #1796]	; 0x704
 8000660:	4413      	add	r3, r2
 8000662:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	b2da      	uxtb	r2, r3
 800066a:	f507 63e3 	add.w	r3, r7, #1816	; 0x718
 800066e:	f5a3 61e3 	sub.w	r1, r3, #1816	; 0x718
 8000672:	f8d7 3704 	ldr.w	r3, [r7, #1796]	; 0x704
 8000676:	440b      	add	r3, r1
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	429a      	cmp	r2, r3
 800067c:	d03d      	beq.n	80006fa <main+0x16e>
				test_err.addr_err[test_ok] = (SDRAM_BANK_ADDR_START + (j * 0x100) + (1 * i));
 800067e:	f8d7 3708 	ldr.w	r3, [r7, #1800]	; 0x708
 8000682:	021b      	lsls	r3, r3, #8
 8000684:	461a      	mov	r2, r3
 8000686:	f8d7 3704 	ldr.w	r3, [r7, #1796]	; 0x704
 800068a:	4413      	add	r3, r2
 800068c:	f8d7 2700 	ldr.w	r2, [r7, #1792]	; 0x700
 8000690:	f103 4140 	add.w	r1, r3, #3221225472	; 0xc0000000
 8000694:	f507 63e3 	add.w	r3, r7, #1816	; 0x718
 8000698:	f5a3 63c3 	sub.w	r3, r3, #1560	; 0x618
 800069c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				test_err.sdram_err[test_ok] = *(__IO uint8_t*) (SDRAM_BANK_ADDR_START + (j * 0x100) + (1 * i));
 80006a0:	f8d7 3708 	ldr.w	r3, [r7, #1800]	; 0x708
 80006a4:	021b      	lsls	r3, r3, #8
 80006a6:	461a      	mov	r2, r3
 80006a8:	f8d7 3704 	ldr.w	r3, [r7, #1796]	; 0x704
 80006ac:	4413      	add	r3, r2
 80006ae:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 80006b2:	461a      	mov	r2, r3
 80006b4:	f8d7 3700 	ldr.w	r3, [r7, #1792]	; 0x700
 80006b8:	7812      	ldrb	r2, [r2, #0]
 80006ba:	b2d1      	uxtb	r1, r2
 80006bc:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
 80006c0:	f5a2 62c3 	sub.w	r2, r2, #1560	; 0x618
 80006c4:	4413      	add	r3, r2
 80006c6:	460a      	mov	r2, r1
 80006c8:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
				test_err.ram_err[test_ok] = tab[i];
 80006cc:	f8d7 3700 	ldr.w	r3, [r7, #1792]	; 0x700
 80006d0:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
 80006d4:	f5a2 61e3 	sub.w	r1, r2, #1816	; 0x718
 80006d8:	f8d7 2704 	ldr.w	r2, [r7, #1796]	; 0x704
 80006dc:	440a      	add	r2, r1
 80006de:	7811      	ldrb	r1, [r2, #0]
 80006e0:	f507 62e3 	add.w	r2, r7, #1816	; 0x718
 80006e4:	f5a2 62c3 	sub.w	r2, r2, #1560	; 0x618
 80006e8:	4413      	add	r3, r2
 80006ea:	460a      	mov	r2, r1
 80006ec:	f883 2400 	strb.w	r2, [r3, #1024]	; 0x400
				test_ok++;
 80006f0:	f8d7 3700 	ldr.w	r3, [r7, #1792]	; 0x700
 80006f4:	3301      	adds	r3, #1
 80006f6:	f8c7 3700 	str.w	r3, [r7, #1792]	; 0x700
		for (int i = 0; i < 0x100; i++) {
 80006fa:	f8d7 3704 	ldr.w	r3, [r7, #1796]	; 0x704
 80006fe:	3301      	adds	r3, #1
 8000700:	f8c7 3704 	str.w	r3, [r7, #1796]	; 0x704
 8000704:	f8d7 3704 	ldr.w	r3, [r7, #1796]	; 0x704
 8000708:	2bff      	cmp	r3, #255	; 0xff
 800070a:	dda3      	ble.n	8000654 <main+0xc8>
	for (int j = 0; j < SDRAM_BANK_COUNT; j++)
 800070c:	f8d7 3708 	ldr.w	r3, [r7, #1800]	; 0x708
 8000710:	3301      	adds	r3, #1
 8000712:	f8c7 3708 	str.w	r3, [r7, #1800]	; 0x708
 8000716:	f8d7 3708 	ldr.w	r3, [r7, #1800]	; 0x708
 800071a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800071e:	db95      	blt.n	800064c <main+0xc0>
			}
		}

	__NOP();
 8000720:	bf00      	nop

	while (1) {
 8000722:	e7fe      	b.n	8000722 <main+0x196>

08000724 <SystemClock_Config>:
	}

}

void SystemClock_Config(void) {
 8000724:	b580      	push	{r7, lr}
 8000726:	b094      	sub	sp, #80	; 0x50
 8000728:	af00      	add	r7, sp, #0
	__HAL_RCC_PWR_CLK_ENABLE();
 800072a:	2300      	movs	r3, #0
 800072c:	60bb      	str	r3, [r7, #8]
 800072e:	4b2c      	ldr	r3, [pc, #176]	; (80007e0 <SystemClock_Config+0xbc>)
 8000730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000732:	4a2b      	ldr	r2, [pc, #172]	; (80007e0 <SystemClock_Config+0xbc>)
 8000734:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000738:	6413      	str	r3, [r2, #64]	; 0x40
 800073a:	4b29      	ldr	r3, [pc, #164]	; (80007e0 <SystemClock_Config+0xbc>)
 800073c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800073e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000742:	60bb      	str	r3, [r7, #8]
 8000744:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000746:	2300      	movs	r3, #0
 8000748:	607b      	str	r3, [r7, #4]
 800074a:	4b26      	ldr	r3, [pc, #152]	; (80007e4 <SystemClock_Config+0xc0>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	4a25      	ldr	r2, [pc, #148]	; (80007e4 <SystemClock_Config+0xc0>)
 8000750:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000754:	6013      	str	r3, [r2, #0]
 8000756:	4b23      	ldr	r3, [pc, #140]	; (80007e4 <SystemClock_Config+0xc0>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800075e:	607b      	str	r3, [r7, #4]
 8000760:	687b      	ldr	r3, [r7, #4]
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000762:	f107 0320 	add.w	r3, r7, #32
 8000766:	2230      	movs	r2, #48	; 0x30
 8000768:	2100      	movs	r1, #0
 800076a:	4618      	mov	r0, r3
 800076c:	f001 fdc1 	bl	80022f2 <memset>
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000770:	2301      	movs	r3, #1
 8000772:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000774:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000778:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800077a:	2302      	movs	r3, #2
 800077c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800077e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000782:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8000784:	2304      	movs	r3, #4
 8000786:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 180;
 8000788:	23b4      	movs	r3, #180	; 0xb4
 800078a:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800078c:	2302      	movs	r3, #2
 800078e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8000790:	2304      	movs	r3, #4
 8000792:	64fb      	str	r3, [r7, #76]	; 0x4c
	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000794:	f107 0320 	add.w	r3, r7, #32
 8000798:	4618      	mov	r0, r3
 800079a:	f000 fe79 	bl	8001490 <HAL_RCC_OscConfig>
	HAL_PWREx_EnableOverDrive();
 800079e:	f000 fe27 	bl	80013f0 <HAL_PWREx_EnableOverDrive>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80007a2:	f107 030c 	add.w	r3, r7, #12
 80007a6:	2200      	movs	r2, #0
 80007a8:	601a      	str	r2, [r3, #0]
 80007aa:	605a      	str	r2, [r3, #4]
 80007ac:	609a      	str	r2, [r3, #8]
 80007ae:	60da      	str	r2, [r3, #12]
 80007b0:	611a      	str	r2, [r3, #16]
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80007b2:	230f      	movs	r3, #15
 80007b4:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007b6:	2302      	movs	r3, #2
 80007b8:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007ba:	2300      	movs	r3, #0
 80007bc:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007be:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80007c2:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007c8:	61fb      	str	r3, [r7, #28]
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 80007ca:	f107 030c 	add.w	r3, r7, #12
 80007ce:	2105      	movs	r1, #5
 80007d0:	4618      	mov	r0, r3
 80007d2:	f001 f8d5 	bl	8001980 <HAL_RCC_ClockConfig>
}
 80007d6:	bf00      	nop
 80007d8:	3750      	adds	r7, #80	; 0x50
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	40023800 	.word	0x40023800
 80007e4:	40007000 	.word	0x40007000

080007e8 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;
static void MX_FMC_Init(void) {
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b08c      	sub	sp, #48	; 0x30
 80007ec:	af00      	add	r7, sp, #0
	hsdram1.Instance = FMC_SDRAM_DEVICE;
 80007ee:	4b41      	ldr	r3, [pc, #260]	; (80008f4 <MX_FMC_Init+0x10c>)
 80007f0:	4a41      	ldr	r2, [pc, #260]	; (80008f8 <MX_FMC_Init+0x110>)
 80007f2:	601a      	str	r2, [r3, #0]
	hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 80007f4:	4b3f      	ldr	r3, [pc, #252]	; (80008f4 <MX_FMC_Init+0x10c>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	605a      	str	r2, [r3, #4]
	hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 80007fa:	4b3e      	ldr	r3, [pc, #248]	; (80008f4 <MX_FMC_Init+0x10c>)
 80007fc:	2201      	movs	r2, #1
 80007fe:	609a      	str	r2, [r3, #8]
	hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 8000800:	4b3c      	ldr	r3, [pc, #240]	; (80008f4 <MX_FMC_Init+0x10c>)
 8000802:	2208      	movs	r2, #8
 8000804:	60da      	str	r2, [r3, #12]
	hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000806:	4b3b      	ldr	r3, [pc, #236]	; (80008f4 <MX_FMC_Init+0x10c>)
 8000808:	2210      	movs	r2, #16
 800080a:	611a      	str	r2, [r3, #16]
	hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800080c:	4b39      	ldr	r3, [pc, #228]	; (80008f4 <MX_FMC_Init+0x10c>)
 800080e:	2240      	movs	r2, #64	; 0x40
 8000810:	615a      	str	r2, [r3, #20]
	hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 8000812:	4b38      	ldr	r3, [pc, #224]	; (80008f4 <MX_FMC_Init+0x10c>)
 8000814:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000818:	619a      	str	r2, [r3, #24]
	hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800081a:	4b36      	ldr	r3, [pc, #216]	; (80008f4 <MX_FMC_Init+0x10c>)
 800081c:	2200      	movs	r2, #0
 800081e:	61da      	str	r2, [r3, #28]
	hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000820:	4b34      	ldr	r3, [pc, #208]	; (80008f4 <MX_FMC_Init+0x10c>)
 8000822:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000826:	621a      	str	r2, [r3, #32]
	hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8000828:	4b32      	ldr	r3, [pc, #200]	; (80008f4 <MX_FMC_Init+0x10c>)
 800082a:	2200      	movs	r2, #0
 800082c:	625a      	str	r2, [r3, #36]	; 0x24
	hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 800082e:	4b31      	ldr	r3, [pc, #196]	; (80008f4 <MX_FMC_Init+0x10c>)
 8000830:	2200      	movs	r2, #0
 8000832:	629a      	str	r2, [r3, #40]	; 0x28
	// sdram clk = 90MHz = 11,11ns
	FMC_SDRAM_TimingTypeDef SdramTiming = { 0 };
 8000834:	f107 0314 	add.w	r3, r7, #20
 8000838:	2200      	movs	r2, #0
 800083a:	601a      	str	r2, [r3, #0]
 800083c:	605a      	str	r2, [r3, #4]
 800083e:	609a      	str	r2, [r3, #8]
 8000840:	60da      	str	r2, [r3, #12]
 8000842:	611a      	str	r2, [r3, #16]
 8000844:	615a      	str	r2, [r3, #20]
 8000846:	619a      	str	r2, [r3, #24]
	SdramTiming.LoadToActiveDelay = 2; // tMRD = 2tCK
 8000848:	2302      	movs	r3, #2
 800084a:	617b      	str	r3, [r7, #20]
	SdramTiming.ExitSelfRefreshDelay = 7; // tXSR = 75ns
 800084c:	2307      	movs	r3, #7
 800084e:	61bb      	str	r3, [r7, #24]
	SdramTiming.SelfRefreshTime = 4; // tRAS = 44ns
 8000850:	2304      	movs	r3, #4
 8000852:	61fb      	str	r3, [r7, #28]
	SdramTiming.RowCycleDelay = 6; // tRC = 66ns
 8000854:	2306      	movs	r3, #6
 8000856:	623b      	str	r3, [r7, #32]
	SdramTiming.WriteRecoveryTime = 2; // tWR = 1 CLK +	7.5ns
 8000858:	2302      	movs	r3, #2
 800085a:	627b      	str	r3, [r7, #36]	; 0x24
	SdramTiming.RPDelay = 2; // tRP = 20ns
 800085c:	2302      	movs	r3, #2
 800085e:	62bb      	str	r3, [r7, #40]	; 0x28
	SdramTiming.RCDDelay = 2; // tRCD = 20ns
 8000860:	2302      	movs	r3, #2
 8000862:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_SDRAM_Init(&hsdram1, &SdramTiming);
 8000864:	f107 0314 	add.w	r3, r7, #20
 8000868:	4619      	mov	r1, r3
 800086a:	4822      	ldr	r0, [pc, #136]	; (80008f4 <MX_FMC_Init+0x10c>)
 800086c:	f001 fa74 	bl	8001d58 <HAL_SDRAM_Init>
#define SDRAM_MODEREG_CAS_LATENCY_3             	((uint16_t)0x0030)
#define SDRAM_MODEREG_OPERATING_MODE_STANDARD   	((uint16_t)0x0000)
#define SDRAM_MODEREG_WRITEBURST_MODE_PROGRAMMED	((uint16_t)0x0000)
#define SDRAM_MODEREG_WRITEBURST_MODE_SINGLE    	((uint16_t)0x0200)
	// SDRAM Initialization Sequence
	FMC_SDRAM_CommandTypeDef cmd = {0};
 8000870:	1d3b      	adds	r3, r7, #4
 8000872:	2200      	movs	r2, #0
 8000874:	601a      	str	r2, [r3, #0]
 8000876:	605a      	str	r2, [r3, #4]
 8000878:	609a      	str	r2, [r3, #8]
 800087a:	60da      	str	r2, [r3, #12]
	cmd.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 800087c:	2310      	movs	r3, #16
 800087e:	60bb      	str	r3, [r7, #8]
	cmd.CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
 8000880:	2301      	movs	r3, #1
 8000882:	607b      	str	r3, [r7, #4]
	cmd.AutoRefreshNumber = 1;
 8000884:	2301      	movs	r3, #1
 8000886:	60fb      	str	r3, [r7, #12]
	HAL_SDRAM_SendCommand(&hsdram1, &cmd, 0x1000);
 8000888:	1d3b      	adds	r3, r7, #4
 800088a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800088e:	4619      	mov	r1, r3
 8000890:	4818      	ldr	r0, [pc, #96]	; (80008f4 <MX_FMC_Init+0x10c>)
 8000892:	f001 fa95 	bl	8001dc0 <HAL_SDRAM_SendCommand>
	HAL_Delay(1);
 8000896:	2001      	movs	r0, #1
 8000898:	f000 faf4 	bl	8000e84 <HAL_Delay>

	cmd.CommandMode = FMC_SDRAM_CMD_PALL;
 800089c:	2302      	movs	r3, #2
 800089e:	607b      	str	r3, [r7, #4]
	HAL_SDRAM_SendCommand(&hsdram1, &cmd, 0x1000);
 80008a0:	1d3b      	adds	r3, r7, #4
 80008a2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80008a6:	4619      	mov	r1, r3
 80008a8:	4812      	ldr	r0, [pc, #72]	; (80008f4 <MX_FMC_Init+0x10c>)
 80008aa:	f001 fa89 	bl	8001dc0 <HAL_SDRAM_SendCommand>

	cmd.CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80008ae:	2303      	movs	r3, #3
 80008b0:	607b      	str	r3, [r7, #4]
	cmd.AutoRefreshNumber = 2;
 80008b2:	2302      	movs	r3, #2
 80008b4:	60fb      	str	r3, [r7, #12]

	HAL_SDRAM_SendCommand(&hsdram1, &cmd, 0x1000);
 80008b6:	1d3b      	adds	r3, r7, #4
 80008b8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80008bc:	4619      	mov	r1, r3
 80008be:	480d      	ldr	r0, [pc, #52]	; (80008f4 <MX_FMC_Init+0x10c>)
 80008c0:	f001 fa7e 	bl	8001dc0 <HAL_SDRAM_SendCommand>
	cmd.CommandMode = FMC_SDRAM_CMD_LOAD_MODE;
 80008c4:	2304      	movs	r3, #4
 80008c6:	607b      	str	r3, [r7, #4]
	cmd.AutoRefreshNumber = 1;
 80008c8:	2301      	movs	r3, #1
 80008ca:	60fb      	str	r3, [r7, #12]
	cmd.ModeRegisterDefinition =
 80008cc:	f44f 7308 	mov.w	r3, #544	; 0x220
 80008d0:	613b      	str	r3, [r7, #16]
	SDRAM_MODEREG_BURST_LENGTH_1 |
	SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL |
	SDRAM_MODEREG_CAS_LATENCY_2 |
	SDRAM_MODEREG_OPERATING_MODE_STANDARD |
	SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
	HAL_SDRAM_SendCommand(&hsdram1, &cmd, 0x1000);
 80008d2:	1d3b      	adds	r3, r7, #4
 80008d4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80008d8:	4619      	mov	r1, r3
 80008da:	4806      	ldr	r0, [pc, #24]	; (80008f4 <MX_FMC_Init+0x10c>)
 80008dc:	f001 fa70 	bl	8001dc0 <HAL_SDRAM_SendCommand>
	HAL_SDRAM_ProgramRefreshRate(&hsdram1, 684);
 80008e0:	f44f 712b 	mov.w	r1, #684	; 0x2ac
 80008e4:	4803      	ldr	r0, [pc, #12]	; (80008f4 <MX_FMC_Init+0x10c>)
 80008e6:	f001 faa0 	bl	8001e2a <HAL_SDRAM_ProgramRefreshRate>
}
 80008ea:	bf00      	nop
 80008ec:	3730      	adds	r7, #48	; 0x30
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	20000084 	.word	0x20000084
 80008f8:	a0000140 	.word	0xa0000140

080008fc <GPIO_Init>:

static void GPIO_Init(void) {
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b08e      	sub	sp, #56	; 0x38
 8000900:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000902:	2300      	movs	r3, #0
 8000904:	623b      	str	r3, [r7, #32]
 8000906:	4b6e      	ldr	r3, [pc, #440]	; (8000ac0 <GPIO_Init+0x1c4>)
 8000908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090a:	4a6d      	ldr	r2, [pc, #436]	; (8000ac0 <GPIO_Init+0x1c4>)
 800090c:	f043 0320 	orr.w	r3, r3, #32
 8000910:	6313      	str	r3, [r2, #48]	; 0x30
 8000912:	4b6b      	ldr	r3, [pc, #428]	; (8000ac0 <GPIO_Init+0x1c4>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000916:	f003 0320 	and.w	r3, r3, #32
 800091a:	623b      	str	r3, [r7, #32]
 800091c:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800091e:	2300      	movs	r3, #0
 8000920:	61fb      	str	r3, [r7, #28]
 8000922:	4b67      	ldr	r3, [pc, #412]	; (8000ac0 <GPIO_Init+0x1c4>)
 8000924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000926:	4a66      	ldr	r2, [pc, #408]	; (8000ac0 <GPIO_Init+0x1c4>)
 8000928:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800092c:	6313      	str	r3, [r2, #48]	; 0x30
 800092e:	4b64      	ldr	r3, [pc, #400]	; (8000ac0 <GPIO_Init+0x1c4>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000932:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000936:	61fb      	str	r3, [r7, #28]
 8000938:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800093a:	2300      	movs	r3, #0
 800093c:	61bb      	str	r3, [r7, #24]
 800093e:	4b60      	ldr	r3, [pc, #384]	; (8000ac0 <GPIO_Init+0x1c4>)
 8000940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000942:	4a5f      	ldr	r2, [pc, #380]	; (8000ac0 <GPIO_Init+0x1c4>)
 8000944:	f043 0304 	orr.w	r3, r3, #4
 8000948:	6313      	str	r3, [r2, #48]	; 0x30
 800094a:	4b5d      	ldr	r3, [pc, #372]	; (8000ac0 <GPIO_Init+0x1c4>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094e:	f003 0304 	and.w	r3, r3, #4
 8000952:	61bb      	str	r3, [r7, #24]
 8000954:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8000956:	2300      	movs	r3, #0
 8000958:	617b      	str	r3, [r7, #20]
 800095a:	4b59      	ldr	r3, [pc, #356]	; (8000ac0 <GPIO_Init+0x1c4>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095e:	4a58      	ldr	r2, [pc, #352]	; (8000ac0 <GPIO_Init+0x1c4>)
 8000960:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000964:	6313      	str	r3, [r2, #48]	; 0x30
 8000966:	4b56      	ldr	r3, [pc, #344]	; (8000ac0 <GPIO_Init+0x1c4>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800096a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800096e:	617b      	str	r3, [r7, #20]
 8000970:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000972:	2300      	movs	r3, #0
 8000974:	613b      	str	r3, [r7, #16]
 8000976:	4b52      	ldr	r3, [pc, #328]	; (8000ac0 <GPIO_Init+0x1c4>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097a:	4a51      	ldr	r2, [pc, #324]	; (8000ac0 <GPIO_Init+0x1c4>)
 800097c:	f043 0310 	orr.w	r3, r3, #16
 8000980:	6313      	str	r3, [r2, #48]	; 0x30
 8000982:	4b4f      	ldr	r3, [pc, #316]	; (8000ac0 <GPIO_Init+0x1c4>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000986:	f003 0310 	and.w	r3, r3, #16
 800098a:	613b      	str	r3, [r7, #16]
 800098c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800098e:	2300      	movs	r3, #0
 8000990:	60fb      	str	r3, [r7, #12]
 8000992:	4b4b      	ldr	r3, [pc, #300]	; (8000ac0 <GPIO_Init+0x1c4>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000996:	4a4a      	ldr	r2, [pc, #296]	; (8000ac0 <GPIO_Init+0x1c4>)
 8000998:	f043 0308 	orr.w	r3, r3, #8
 800099c:	6313      	str	r3, [r2, #48]	; 0x30
 800099e:	4b48      	ldr	r3, [pc, #288]	; (8000ac0 <GPIO_Init+0x1c4>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a2:	f003 0308 	and.w	r3, r3, #8
 80009a6:	60fb      	str	r3, [r7, #12]
 80009a8:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80009aa:	2300      	movs	r3, #0
 80009ac:	60bb      	str	r3, [r7, #8]
 80009ae:	4b44      	ldr	r3, [pc, #272]	; (8000ac0 <GPIO_Init+0x1c4>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b2:	4a43      	ldr	r2, [pc, #268]	; (8000ac0 <GPIO_Init+0x1c4>)
 80009b4:	f043 0301 	orr.w	r3, r3, #1
 80009b8:	6313      	str	r3, [r2, #48]	; 0x30
 80009ba:	4b41      	ldr	r3, [pc, #260]	; (8000ac0 <GPIO_Init+0x1c4>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009be:	f003 0301 	and.w	r3, r3, #1
 80009c2:	60bb      	str	r3, [r7, #8]
 80009c4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80009c6:	2300      	movs	r3, #0
 80009c8:	607b      	str	r3, [r7, #4]
 80009ca:	4b3d      	ldr	r3, [pc, #244]	; (8000ac0 <GPIO_Init+0x1c4>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ce:	4a3c      	ldr	r2, [pc, #240]	; (8000ac0 <GPIO_Init+0x1c4>)
 80009d0:	f043 0302 	orr.w	r3, r3, #2
 80009d4:	6313      	str	r3, [r2, #48]	; 0x30
 80009d6:	4b3a      	ldr	r3, [pc, #232]	; (8000ac0 <GPIO_Init+0x1c4>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009da:	f003 0302 	and.w	r3, r3, #2
 80009de:	607b      	str	r3, [r7, #4]
 80009e0:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_FMC_CLK_ENABLE();
 80009e2:	2300      	movs	r3, #0
 80009e4:	603b      	str	r3, [r7, #0]
 80009e6:	4b36      	ldr	r3, [pc, #216]	; (8000ac0 <GPIO_Init+0x1c4>)
 80009e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009ea:	4a35      	ldr	r2, [pc, #212]	; (8000ac0 <GPIO_Init+0x1c4>)
 80009ec:	f043 0301 	orr.w	r3, r3, #1
 80009f0:	6393      	str	r3, [r2, #56]	; 0x38
 80009f2:	4b33      	ldr	r3, [pc, #204]	; (8000ac0 <GPIO_Init+0x1c4>)
 80009f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009f6:	f003 0301 	and.w	r3, r3, #1
 80009fa:	603b      	str	r3, [r7, #0]
 80009fc:	683b      	ldr	r3, [r7, #0]
	 PG15   ------> FMC_SDNCAS
	 PE0   ------> FMC_NBL0
	 PE1   ------> FMC_NBL1
	 */

	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80009fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a02:	2200      	movs	r2, #0
 8000a04:	601a      	str	r2, [r3, #0]
 8000a06:	605a      	str	r2, [r3, #4]
 8000a08:	609a      	str	r2, [r3, #8]
 8000a0a:	60da      	str	r2, [r3, #12]
 8000a0c:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12
 8000a0e:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8000a12:	627b      	str	r3, [r7, #36]	; 0x24
			| GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a14:	2302      	movs	r3, #2
 8000a16:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a1c:	2303      	movs	r3, #3
 8000a1e:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000a20:	230c      	movs	r3, #12
 8000a22:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000a24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a28:	4619      	mov	r1, r3
 8000a2a:	4826      	ldr	r0, [pc, #152]	; (8000ac4 <GPIO_Init+0x1c8>)
 8000a2c:	f000 fb34 	bl	8001098 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_2 | GPIO_PIN_3;
 8000a30:	230d      	movs	r3, #13
 8000a32:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a34:	2302      	movs	r3, #2
 8000a36:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a3c:	2303      	movs	r3, #3
 8000a3e:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000a40:	230c      	movs	r3, #12
 8000a42:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a48:	4619      	mov	r1, r3
 8000a4a:	481f      	ldr	r0, [pc, #124]	; (8000ac8 <GPIO_Init+0x1cc>)
 8000a4c:	f000 fb24 	bl	8001098 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
 8000a50:	f248 1337 	movw	r3, #33079	; 0x8137
 8000a54:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a56:	2302      	movs	r3, #2
 8000a58:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a5e:	2303      	movs	r3, #3
 8000a60:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000a62:	230c      	movs	r3, #12
 8000a64:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000a66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	4817      	ldr	r0, [pc, #92]	; (8000acc <GPIO_Init+0x1d0>)
 8000a6e:	f000 fb13 	bl	8001098 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14
 8000a72:	f64f 7383 	movw	r3, #65411	; 0xff83
 8000a76:	627b      	str	r3, [r7, #36]	; 0x24
			| GPIO_PIN_15 | GPIO_PIN_0 | GPIO_PIN_1;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a78:	2302      	movs	r3, #2
 8000a7a:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a80:	2303      	movs	r3, #3
 8000a82:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000a84:	230c      	movs	r3, #12
 8000a86:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a8c:	4619      	mov	r1, r3
 8000a8e:	4810      	ldr	r0, [pc, #64]	; (8000ad0 <GPIO_Init+0x1d4>)
 8000a90:	f000 fb02 	bl	8001098 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_0 | GPIO_PIN_1;
 8000a94:	f24c 7303 	movw	r3, #50947	; 0xc703
 8000a98:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a9a:	2302      	movs	r3, #2
 8000a9c:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aa2:	2303      	movs	r3, #3
 8000aa4:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000aa6:	230c      	movs	r3, #12
 8000aa8:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000aaa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000aae:	4619      	mov	r1, r3
 8000ab0:	4808      	ldr	r0, [pc, #32]	; (8000ad4 <GPIO_Init+0x1d8>)
 8000ab2:	f000 faf1 	bl	8001098 <HAL_GPIO_Init>

}
 8000ab6:	bf00      	nop
 8000ab8:	3738      	adds	r7, #56	; 0x38
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	40023800 	.word	0x40023800
 8000ac4:	40021400 	.word	0x40021400
 8000ac8:	40020800 	.word	0x40020800
 8000acc:	40021800 	.word	0x40021800
 8000ad0:	40021000 	.word	0x40021000
 8000ad4:	40020c00 	.word	0x40020c00

08000ad8 <HAL_MspInit>:
#include "main.h"

void HAL_MspInit(void) {
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ade:	2300      	movs	r3, #0
 8000ae0:	607b      	str	r3, [r7, #4]
 8000ae2:	4b10      	ldr	r3, [pc, #64]	; (8000b24 <HAL_MspInit+0x4c>)
 8000ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ae6:	4a0f      	ldr	r2, [pc, #60]	; (8000b24 <HAL_MspInit+0x4c>)
 8000ae8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000aec:	6453      	str	r3, [r2, #68]	; 0x44
 8000aee:	4b0d      	ldr	r3, [pc, #52]	; (8000b24 <HAL_MspInit+0x4c>)
 8000af0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000af2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000af6:	607b      	str	r3, [r7, #4]
 8000af8:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_PWR_CLK_ENABLE();
 8000afa:	2300      	movs	r3, #0
 8000afc:	603b      	str	r3, [r7, #0]
 8000afe:	4b09      	ldr	r3, [pc, #36]	; (8000b24 <HAL_MspInit+0x4c>)
 8000b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b02:	4a08      	ldr	r2, [pc, #32]	; (8000b24 <HAL_MspInit+0x4c>)
 8000b04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b08:	6413      	str	r3, [r2, #64]	; 0x40
 8000b0a:	4b06      	ldr	r3, [pc, #24]	; (8000b24 <HAL_MspInit+0x4c>)
 8000b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b12:	603b      	str	r3, [r7, #0]
 8000b14:	683b      	ldr	r3, [r7, #0]
}
 8000b16:	bf00      	nop
 8000b18:	370c      	adds	r7, #12
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	40023800 	.word	0x40023800

08000b28 <HAL_FMC_MspInit>:

static void HAL_FMC_MspInit(void) {
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
}
 8000b2c:	bf00      	nop
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr

08000b36 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram) {
 8000b36:	b580      	push	{r7, lr}
 8000b38:	b082      	sub	sp, #8
 8000b3a:	af00      	add	r7, sp, #0
 8000b3c:	6078      	str	r0, [r7, #4]
	HAL_FMC_MspInit();
 8000b3e:	f7ff fff3 	bl	8000b28 <HAL_FMC_MspInit>
}
 8000b42:	bf00      	nop
 8000b44:	3708      	adds	r7, #8
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}

08000b4a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b4a:	b480      	push	{r7}
 8000b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b4e:	e7fe      	b.n	8000b4e <NMI_Handler+0x4>

08000b50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b54:	e7fe      	b.n	8000b54 <HardFault_Handler+0x4>

08000b56 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b56:	b480      	push	{r7}
 8000b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b5a:	e7fe      	b.n	8000b5a <MemManage_Handler+0x4>

08000b5c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b60:	e7fe      	b.n	8000b60 <BusFault_Handler+0x4>

08000b62 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b62:	b480      	push	{r7}
 8000b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b66:	e7fe      	b.n	8000b66 <UsageFault_Handler+0x4>

08000b68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b6c:	bf00      	nop
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr

08000b76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b76:	b480      	push	{r7}
 8000b78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b7a:	bf00      	nop
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr

08000b84 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b88:	bf00      	nop
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr

08000b92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b92:	b580      	push	{r7, lr}
 8000b94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b96:	f000 f955 	bl	8000e44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b9a:	bf00      	nop
 8000b9c:	bd80      	pop	{r7, pc}

08000b9e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000b9e:	b480      	push	{r7}
 8000ba0:	af00      	add	r7, sp, #0
  return 1;
 8000ba2:	2301      	movs	r3, #1
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr

08000bae <_kill>:

int _kill(int pid, int sig)
{
 8000bae:	b580      	push	{r7, lr}
 8000bb0:	b082      	sub	sp, #8
 8000bb2:	af00      	add	r7, sp, #0
 8000bb4:	6078      	str	r0, [r7, #4]
 8000bb6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000bb8:	f001 fbea 	bl	8002390 <__errno>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2216      	movs	r2, #22
 8000bc0:	601a      	str	r2, [r3, #0]
  return -1;
 8000bc2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	3708      	adds	r7, #8
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}

08000bce <_exit>:

void _exit (int status)
{
 8000bce:	b580      	push	{r7, lr}
 8000bd0:	b082      	sub	sp, #8
 8000bd2:	af00      	add	r7, sp, #0
 8000bd4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000bd6:	f04f 31ff 	mov.w	r1, #4294967295
 8000bda:	6878      	ldr	r0, [r7, #4]
 8000bdc:	f7ff ffe7 	bl	8000bae <_kill>
  while (1) {}    /* Make sure we hang here */
 8000be0:	e7fe      	b.n	8000be0 <_exit+0x12>

08000be2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000be2:	b580      	push	{r7, lr}
 8000be4:	b086      	sub	sp, #24
 8000be6:	af00      	add	r7, sp, #0
 8000be8:	60f8      	str	r0, [r7, #12]
 8000bea:	60b9      	str	r1, [r7, #8]
 8000bec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bee:	2300      	movs	r3, #0
 8000bf0:	617b      	str	r3, [r7, #20]
 8000bf2:	e00a      	b.n	8000c0a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bf4:	f3af 8000 	nop.w
 8000bf8:	4601      	mov	r1, r0
 8000bfa:	68bb      	ldr	r3, [r7, #8]
 8000bfc:	1c5a      	adds	r2, r3, #1
 8000bfe:	60ba      	str	r2, [r7, #8]
 8000c00:	b2ca      	uxtb	r2, r1
 8000c02:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	3301      	adds	r3, #1
 8000c08:	617b      	str	r3, [r7, #20]
 8000c0a:	697a      	ldr	r2, [r7, #20]
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	429a      	cmp	r2, r3
 8000c10:	dbf0      	blt.n	8000bf4 <_read+0x12>
  }

  return len;
 8000c12:	687b      	ldr	r3, [r7, #4]
}
 8000c14:	4618      	mov	r0, r3
 8000c16:	3718      	adds	r7, #24
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}

08000c1c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b086      	sub	sp, #24
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	60f8      	str	r0, [r7, #12]
 8000c24:	60b9      	str	r1, [r7, #8]
 8000c26:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c28:	2300      	movs	r3, #0
 8000c2a:	617b      	str	r3, [r7, #20]
 8000c2c:	e009      	b.n	8000c42 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c2e:	68bb      	ldr	r3, [r7, #8]
 8000c30:	1c5a      	adds	r2, r3, #1
 8000c32:	60ba      	str	r2, [r7, #8]
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	4618      	mov	r0, r3
 8000c38:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	3301      	adds	r3, #1
 8000c40:	617b      	str	r3, [r7, #20]
 8000c42:	697a      	ldr	r2, [r7, #20]
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	429a      	cmp	r2, r3
 8000c48:	dbf1      	blt.n	8000c2e <_write+0x12>
  }
  return len;
 8000c4a:	687b      	ldr	r3, [r7, #4]
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	3718      	adds	r7, #24
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}

08000c54 <_close>:

int _close(int file)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	370c      	adds	r7, #12
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr

08000c6c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
 8000c74:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c7c:	605a      	str	r2, [r3, #4]
  return 0;
 8000c7e:	2300      	movs	r3, #0
}
 8000c80:	4618      	mov	r0, r3
 8000c82:	370c      	adds	r7, #12
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr

08000c8c <_isatty>:

int _isatty(int file)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b083      	sub	sp, #12
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c94:	2301      	movs	r3, #1
}
 8000c96:	4618      	mov	r0, r3
 8000c98:	370c      	adds	r7, #12
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr

08000ca2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ca2:	b480      	push	{r7}
 8000ca4:	b085      	sub	sp, #20
 8000ca6:	af00      	add	r7, sp, #0
 8000ca8:	60f8      	str	r0, [r7, #12]
 8000caa:	60b9      	str	r1, [r7, #8]
 8000cac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000cae:	2300      	movs	r3, #0
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	3714      	adds	r7, #20
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr

08000cbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b086      	sub	sp, #24
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cc4:	4a14      	ldr	r2, [pc, #80]	; (8000d18 <_sbrk+0x5c>)
 8000cc6:	4b15      	ldr	r3, [pc, #84]	; (8000d1c <_sbrk+0x60>)
 8000cc8:	1ad3      	subs	r3, r2, r3
 8000cca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cd0:	4b13      	ldr	r3, [pc, #76]	; (8000d20 <_sbrk+0x64>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d102      	bne.n	8000cde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cd8:	4b11      	ldr	r3, [pc, #68]	; (8000d20 <_sbrk+0x64>)
 8000cda:	4a12      	ldr	r2, [pc, #72]	; (8000d24 <_sbrk+0x68>)
 8000cdc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cde:	4b10      	ldr	r3, [pc, #64]	; (8000d20 <_sbrk+0x64>)
 8000ce0:	681a      	ldr	r2, [r3, #0]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	4413      	add	r3, r2
 8000ce6:	693a      	ldr	r2, [r7, #16]
 8000ce8:	429a      	cmp	r2, r3
 8000cea:	d207      	bcs.n	8000cfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cec:	f001 fb50 	bl	8002390 <__errno>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	220c      	movs	r2, #12
 8000cf4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cfa:	e009      	b.n	8000d10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cfc:	4b08      	ldr	r3, [pc, #32]	; (8000d20 <_sbrk+0x64>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d02:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <_sbrk+0x64>)
 8000d04:	681a      	ldr	r2, [r3, #0]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	4413      	add	r3, r2
 8000d0a:	4a05      	ldr	r2, [pc, #20]	; (8000d20 <_sbrk+0x64>)
 8000d0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d0e:	68fb      	ldr	r3, [r7, #12]
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	3718      	adds	r7, #24
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	20030000 	.word	0x20030000
 8000d1c:	00000400 	.word	0x00000400
 8000d20:	200000b8 	.word	0x200000b8
 8000d24:	20000210 	.word	0x20000210

08000d28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d2c:	4b06      	ldr	r3, [pc, #24]	; (8000d48 <SystemInit+0x20>)
 8000d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d32:	4a05      	ldr	r2, [pc, #20]	; (8000d48 <SystemInit+0x20>)
 8000d34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d3c:	bf00      	nop
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	e000ed00 	.word	0xe000ed00

08000d4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000d4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d84 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d50:	480d      	ldr	r0, [pc, #52]	; (8000d88 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000d52:	490e      	ldr	r1, [pc, #56]	; (8000d8c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000d54:	4a0e      	ldr	r2, [pc, #56]	; (8000d90 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d58:	e002      	b.n	8000d60 <LoopCopyDataInit>

08000d5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d5e:	3304      	adds	r3, #4

08000d60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d64:	d3f9      	bcc.n	8000d5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d66:	4a0b      	ldr	r2, [pc, #44]	; (8000d94 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000d68:	4c0b      	ldr	r4, [pc, #44]	; (8000d98 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000d6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d6c:	e001      	b.n	8000d72 <LoopFillZerobss>

08000d6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d70:	3204      	adds	r2, #4

08000d72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d74:	d3fb      	bcc.n	8000d6e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d76:	f7ff ffd7 	bl	8000d28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d7a:	f001 fb0f 	bl	800239c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d7e:	f7ff fc05 	bl	800058c <main>
  bx  lr    
 8000d82:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000d84:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000d88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d8c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000d90:	0800314c 	.word	0x0800314c
  ldr r2, =_sbss
 8000d94:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000d98:	2000020c 	.word	0x2000020c

08000d9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d9c:	e7fe      	b.n	8000d9c <ADC_IRQHandler>
	...

08000da0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000da4:	4b0e      	ldr	r3, [pc, #56]	; (8000de0 <HAL_Init+0x40>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a0d      	ldr	r2, [pc, #52]	; (8000de0 <HAL_Init+0x40>)
 8000daa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000db0:	4b0b      	ldr	r3, [pc, #44]	; (8000de0 <HAL_Init+0x40>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a0a      	ldr	r2, [pc, #40]	; (8000de0 <HAL_Init+0x40>)
 8000db6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000dba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dbc:	4b08      	ldr	r3, [pc, #32]	; (8000de0 <HAL_Init+0x40>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4a07      	ldr	r2, [pc, #28]	; (8000de0 <HAL_Init+0x40>)
 8000dc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dc6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dc8:	2003      	movs	r0, #3
 8000dca:	f000 f931 	bl	8001030 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dce:	200f      	movs	r0, #15
 8000dd0:	f000 f808 	bl	8000de4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dd4:	f7ff fe80 	bl	8000ad8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dd8:	2300      	movs	r3, #0
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	40023c00 	.word	0x40023c00

08000de4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dec:	4b12      	ldr	r3, [pc, #72]	; (8000e38 <HAL_InitTick+0x54>)
 8000dee:	681a      	ldr	r2, [r3, #0]
 8000df0:	4b12      	ldr	r3, [pc, #72]	; (8000e3c <HAL_InitTick+0x58>)
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	4619      	mov	r1, r3
 8000df6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dfa:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e02:	4618      	mov	r0, r3
 8000e04:	f000 f93b 	bl	800107e <HAL_SYSTICK_Config>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	e00e      	b.n	8000e30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	2b0f      	cmp	r3, #15
 8000e16:	d80a      	bhi.n	8000e2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e18:	2200      	movs	r2, #0
 8000e1a:	6879      	ldr	r1, [r7, #4]
 8000e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e20:	f000 f911 	bl	8001046 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e24:	4a06      	ldr	r2, [pc, #24]	; (8000e40 <HAL_InitTick+0x5c>)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	e000      	b.n	8000e30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e2e:	2301      	movs	r3, #1
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	3708      	adds	r7, #8
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	20000000 	.word	0x20000000
 8000e3c:	20000008 	.word	0x20000008
 8000e40:	20000004 	.word	0x20000004

08000e44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e48:	4b06      	ldr	r3, [pc, #24]	; (8000e64 <HAL_IncTick+0x20>)
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	4b06      	ldr	r3, [pc, #24]	; (8000e68 <HAL_IncTick+0x24>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	4413      	add	r3, r2
 8000e54:	4a04      	ldr	r2, [pc, #16]	; (8000e68 <HAL_IncTick+0x24>)
 8000e56:	6013      	str	r3, [r2, #0]
}
 8000e58:	bf00      	nop
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	20000008 	.word	0x20000008
 8000e68:	200000bc 	.word	0x200000bc

08000e6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e70:	4b03      	ldr	r3, [pc, #12]	; (8000e80 <HAL_GetTick+0x14>)
 8000e72:	681b      	ldr	r3, [r3, #0]
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	200000bc 	.word	0x200000bc

08000e84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b084      	sub	sp, #16
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e8c:	f7ff ffee 	bl	8000e6c <HAL_GetTick>
 8000e90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e9c:	d005      	beq.n	8000eaa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e9e:	4b0a      	ldr	r3, [pc, #40]	; (8000ec8 <HAL_Delay+0x44>)
 8000ea0:	781b      	ldrb	r3, [r3, #0]
 8000ea2:	461a      	mov	r2, r3
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	4413      	add	r3, r2
 8000ea8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000eaa:	bf00      	nop
 8000eac:	f7ff ffde 	bl	8000e6c <HAL_GetTick>
 8000eb0:	4602      	mov	r2, r0
 8000eb2:	68bb      	ldr	r3, [r7, #8]
 8000eb4:	1ad3      	subs	r3, r2, r3
 8000eb6:	68fa      	ldr	r2, [r7, #12]
 8000eb8:	429a      	cmp	r2, r3
 8000eba:	d8f7      	bhi.n	8000eac <HAL_Delay+0x28>
  {
  }
}
 8000ebc:	bf00      	nop
 8000ebe:	bf00      	nop
 8000ec0:	3710      	adds	r7, #16
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	20000008 	.word	0x20000008

08000ecc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b085      	sub	sp, #20
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	f003 0307 	and.w	r3, r3, #7
 8000eda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000edc:	4b0c      	ldr	r3, [pc, #48]	; (8000f10 <__NVIC_SetPriorityGrouping+0x44>)
 8000ede:	68db      	ldr	r3, [r3, #12]
 8000ee0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ee2:	68ba      	ldr	r2, [r7, #8]
 8000ee4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ee8:	4013      	ands	r3, r2
 8000eea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ef0:	68bb      	ldr	r3, [r7, #8]
 8000ef2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ef4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ef8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000efc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000efe:	4a04      	ldr	r2, [pc, #16]	; (8000f10 <__NVIC_SetPriorityGrouping+0x44>)
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	60d3      	str	r3, [r2, #12]
}
 8000f04:	bf00      	nop
 8000f06:	3714      	adds	r7, #20
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr
 8000f10:	e000ed00 	.word	0xe000ed00

08000f14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f18:	4b04      	ldr	r3, [pc, #16]	; (8000f2c <__NVIC_GetPriorityGrouping+0x18>)
 8000f1a:	68db      	ldr	r3, [r3, #12]
 8000f1c:	0a1b      	lsrs	r3, r3, #8
 8000f1e:	f003 0307 	and.w	r3, r3, #7
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr
 8000f2c:	e000ed00 	.word	0xe000ed00

08000f30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b083      	sub	sp, #12
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	4603      	mov	r3, r0
 8000f38:	6039      	str	r1, [r7, #0]
 8000f3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	db0a      	blt.n	8000f5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	b2da      	uxtb	r2, r3
 8000f48:	490c      	ldr	r1, [pc, #48]	; (8000f7c <__NVIC_SetPriority+0x4c>)
 8000f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f4e:	0112      	lsls	r2, r2, #4
 8000f50:	b2d2      	uxtb	r2, r2
 8000f52:	440b      	add	r3, r1
 8000f54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f58:	e00a      	b.n	8000f70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	b2da      	uxtb	r2, r3
 8000f5e:	4908      	ldr	r1, [pc, #32]	; (8000f80 <__NVIC_SetPriority+0x50>)
 8000f60:	79fb      	ldrb	r3, [r7, #7]
 8000f62:	f003 030f 	and.w	r3, r3, #15
 8000f66:	3b04      	subs	r3, #4
 8000f68:	0112      	lsls	r2, r2, #4
 8000f6a:	b2d2      	uxtb	r2, r2
 8000f6c:	440b      	add	r3, r1
 8000f6e:	761a      	strb	r2, [r3, #24]
}
 8000f70:	bf00      	nop
 8000f72:	370c      	adds	r7, #12
 8000f74:	46bd      	mov	sp, r7
 8000f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7a:	4770      	bx	lr
 8000f7c:	e000e100 	.word	0xe000e100
 8000f80:	e000ed00 	.word	0xe000ed00

08000f84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b089      	sub	sp, #36	; 0x24
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	f003 0307 	and.w	r3, r3, #7
 8000f96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f98:	69fb      	ldr	r3, [r7, #28]
 8000f9a:	f1c3 0307 	rsb	r3, r3, #7
 8000f9e:	2b04      	cmp	r3, #4
 8000fa0:	bf28      	it	cs
 8000fa2:	2304      	movcs	r3, #4
 8000fa4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fa6:	69fb      	ldr	r3, [r7, #28]
 8000fa8:	3304      	adds	r3, #4
 8000faa:	2b06      	cmp	r3, #6
 8000fac:	d902      	bls.n	8000fb4 <NVIC_EncodePriority+0x30>
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	3b03      	subs	r3, #3
 8000fb2:	e000      	b.n	8000fb6 <NVIC_EncodePriority+0x32>
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fb8:	f04f 32ff 	mov.w	r2, #4294967295
 8000fbc:	69bb      	ldr	r3, [r7, #24]
 8000fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc2:	43da      	mvns	r2, r3
 8000fc4:	68bb      	ldr	r3, [r7, #8]
 8000fc6:	401a      	ands	r2, r3
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fcc:	f04f 31ff 	mov.w	r1, #4294967295
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fd6:	43d9      	mvns	r1, r3
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fdc:	4313      	orrs	r3, r2
         );
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	3724      	adds	r7, #36	; 0x24
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
	...

08000fec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	3b01      	subs	r3, #1
 8000ff8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ffc:	d301      	bcc.n	8001002 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ffe:	2301      	movs	r3, #1
 8001000:	e00f      	b.n	8001022 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001002:	4a0a      	ldr	r2, [pc, #40]	; (800102c <SysTick_Config+0x40>)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	3b01      	subs	r3, #1
 8001008:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800100a:	210f      	movs	r1, #15
 800100c:	f04f 30ff 	mov.w	r0, #4294967295
 8001010:	f7ff ff8e 	bl	8000f30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001014:	4b05      	ldr	r3, [pc, #20]	; (800102c <SysTick_Config+0x40>)
 8001016:	2200      	movs	r2, #0
 8001018:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800101a:	4b04      	ldr	r3, [pc, #16]	; (800102c <SysTick_Config+0x40>)
 800101c:	2207      	movs	r2, #7
 800101e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001020:	2300      	movs	r3, #0
}
 8001022:	4618      	mov	r0, r3
 8001024:	3708      	adds	r7, #8
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	e000e010 	.word	0xe000e010

08001030 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f7ff ff47 	bl	8000ecc <__NVIC_SetPriorityGrouping>
}
 800103e:	bf00      	nop
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001046:	b580      	push	{r7, lr}
 8001048:	b086      	sub	sp, #24
 800104a:	af00      	add	r7, sp, #0
 800104c:	4603      	mov	r3, r0
 800104e:	60b9      	str	r1, [r7, #8]
 8001050:	607a      	str	r2, [r7, #4]
 8001052:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001054:	2300      	movs	r3, #0
 8001056:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001058:	f7ff ff5c 	bl	8000f14 <__NVIC_GetPriorityGrouping>
 800105c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800105e:	687a      	ldr	r2, [r7, #4]
 8001060:	68b9      	ldr	r1, [r7, #8]
 8001062:	6978      	ldr	r0, [r7, #20]
 8001064:	f7ff ff8e 	bl	8000f84 <NVIC_EncodePriority>
 8001068:	4602      	mov	r2, r0
 800106a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800106e:	4611      	mov	r1, r2
 8001070:	4618      	mov	r0, r3
 8001072:	f7ff ff5d 	bl	8000f30 <__NVIC_SetPriority>
}
 8001076:	bf00      	nop
 8001078:	3718      	adds	r7, #24
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}

0800107e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800107e:	b580      	push	{r7, lr}
 8001080:	b082      	sub	sp, #8
 8001082:	af00      	add	r7, sp, #0
 8001084:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001086:	6878      	ldr	r0, [r7, #4]
 8001088:	f7ff ffb0 	bl	8000fec <SysTick_Config>
 800108c:	4603      	mov	r3, r0
}
 800108e:	4618      	mov	r0, r3
 8001090:	3708      	adds	r7, #8
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
	...

08001098 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001098:	b480      	push	{r7}
 800109a:	b089      	sub	sp, #36	; 0x24
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80010a2:	2300      	movs	r3, #0
 80010a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010a6:	2300      	movs	r3, #0
 80010a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80010aa:	2300      	movs	r3, #0
 80010ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010ae:	2300      	movs	r3, #0
 80010b0:	61fb      	str	r3, [r7, #28]
 80010b2:	e177      	b.n	80013a4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80010b4:	2201      	movs	r2, #1
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	fa02 f303 	lsl.w	r3, r2, r3
 80010bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	697a      	ldr	r2, [r7, #20]
 80010c4:	4013      	ands	r3, r2
 80010c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80010c8:	693a      	ldr	r2, [r7, #16]
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	429a      	cmp	r2, r3
 80010ce:	f040 8166 	bne.w	800139e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	f003 0303 	and.w	r3, r3, #3
 80010da:	2b01      	cmp	r3, #1
 80010dc:	d005      	beq.n	80010ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010e6:	2b02      	cmp	r3, #2
 80010e8:	d130      	bne.n	800114c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	689b      	ldr	r3, [r3, #8]
 80010ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	005b      	lsls	r3, r3, #1
 80010f4:	2203      	movs	r2, #3
 80010f6:	fa02 f303 	lsl.w	r3, r2, r3
 80010fa:	43db      	mvns	r3, r3
 80010fc:	69ba      	ldr	r2, [r7, #24]
 80010fe:	4013      	ands	r3, r2
 8001100:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	68da      	ldr	r2, [r3, #12]
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	005b      	lsls	r3, r3, #1
 800110a:	fa02 f303 	lsl.w	r3, r2, r3
 800110e:	69ba      	ldr	r2, [r7, #24]
 8001110:	4313      	orrs	r3, r2
 8001112:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	69ba      	ldr	r2, [r7, #24]
 8001118:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001120:	2201      	movs	r2, #1
 8001122:	69fb      	ldr	r3, [r7, #28]
 8001124:	fa02 f303 	lsl.w	r3, r2, r3
 8001128:	43db      	mvns	r3, r3
 800112a:	69ba      	ldr	r2, [r7, #24]
 800112c:	4013      	ands	r3, r2
 800112e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	091b      	lsrs	r3, r3, #4
 8001136:	f003 0201 	and.w	r2, r3, #1
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	fa02 f303 	lsl.w	r3, r2, r3
 8001140:	69ba      	ldr	r2, [r7, #24]
 8001142:	4313      	orrs	r3, r2
 8001144:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	69ba      	ldr	r2, [r7, #24]
 800114a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	f003 0303 	and.w	r3, r3, #3
 8001154:	2b03      	cmp	r3, #3
 8001156:	d017      	beq.n	8001188 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	68db      	ldr	r3, [r3, #12]
 800115c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800115e:	69fb      	ldr	r3, [r7, #28]
 8001160:	005b      	lsls	r3, r3, #1
 8001162:	2203      	movs	r2, #3
 8001164:	fa02 f303 	lsl.w	r3, r2, r3
 8001168:	43db      	mvns	r3, r3
 800116a:	69ba      	ldr	r2, [r7, #24]
 800116c:	4013      	ands	r3, r2
 800116e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	689a      	ldr	r2, [r3, #8]
 8001174:	69fb      	ldr	r3, [r7, #28]
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	fa02 f303 	lsl.w	r3, r2, r3
 800117c:	69ba      	ldr	r2, [r7, #24]
 800117e:	4313      	orrs	r3, r2
 8001180:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	69ba      	ldr	r2, [r7, #24]
 8001186:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	f003 0303 	and.w	r3, r3, #3
 8001190:	2b02      	cmp	r3, #2
 8001192:	d123      	bne.n	80011dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001194:	69fb      	ldr	r3, [r7, #28]
 8001196:	08da      	lsrs	r2, r3, #3
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	3208      	adds	r2, #8
 800119c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011a2:	69fb      	ldr	r3, [r7, #28]
 80011a4:	f003 0307 	and.w	r3, r3, #7
 80011a8:	009b      	lsls	r3, r3, #2
 80011aa:	220f      	movs	r2, #15
 80011ac:	fa02 f303 	lsl.w	r3, r2, r3
 80011b0:	43db      	mvns	r3, r3
 80011b2:	69ba      	ldr	r2, [r7, #24]
 80011b4:	4013      	ands	r3, r2
 80011b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	691a      	ldr	r2, [r3, #16]
 80011bc:	69fb      	ldr	r3, [r7, #28]
 80011be:	f003 0307 	and.w	r3, r3, #7
 80011c2:	009b      	lsls	r3, r3, #2
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	69ba      	ldr	r2, [r7, #24]
 80011ca:	4313      	orrs	r3, r2
 80011cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80011ce:	69fb      	ldr	r3, [r7, #28]
 80011d0:	08da      	lsrs	r2, r3, #3
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	3208      	adds	r2, #8
 80011d6:	69b9      	ldr	r1, [r7, #24]
 80011d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011e2:	69fb      	ldr	r3, [r7, #28]
 80011e4:	005b      	lsls	r3, r3, #1
 80011e6:	2203      	movs	r2, #3
 80011e8:	fa02 f303 	lsl.w	r3, r2, r3
 80011ec:	43db      	mvns	r3, r3
 80011ee:	69ba      	ldr	r2, [r7, #24]
 80011f0:	4013      	ands	r3, r2
 80011f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	f003 0203 	and.w	r2, r3, #3
 80011fc:	69fb      	ldr	r3, [r7, #28]
 80011fe:	005b      	lsls	r3, r3, #1
 8001200:	fa02 f303 	lsl.w	r3, r2, r3
 8001204:	69ba      	ldr	r2, [r7, #24]
 8001206:	4313      	orrs	r3, r2
 8001208:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001218:	2b00      	cmp	r3, #0
 800121a:	f000 80c0 	beq.w	800139e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800121e:	2300      	movs	r3, #0
 8001220:	60fb      	str	r3, [r7, #12]
 8001222:	4b66      	ldr	r3, [pc, #408]	; (80013bc <HAL_GPIO_Init+0x324>)
 8001224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001226:	4a65      	ldr	r2, [pc, #404]	; (80013bc <HAL_GPIO_Init+0x324>)
 8001228:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800122c:	6453      	str	r3, [r2, #68]	; 0x44
 800122e:	4b63      	ldr	r3, [pc, #396]	; (80013bc <HAL_GPIO_Init+0x324>)
 8001230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001232:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001236:	60fb      	str	r3, [r7, #12]
 8001238:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800123a:	4a61      	ldr	r2, [pc, #388]	; (80013c0 <HAL_GPIO_Init+0x328>)
 800123c:	69fb      	ldr	r3, [r7, #28]
 800123e:	089b      	lsrs	r3, r3, #2
 8001240:	3302      	adds	r3, #2
 8001242:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001246:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001248:	69fb      	ldr	r3, [r7, #28]
 800124a:	f003 0303 	and.w	r3, r3, #3
 800124e:	009b      	lsls	r3, r3, #2
 8001250:	220f      	movs	r2, #15
 8001252:	fa02 f303 	lsl.w	r3, r2, r3
 8001256:	43db      	mvns	r3, r3
 8001258:	69ba      	ldr	r2, [r7, #24]
 800125a:	4013      	ands	r3, r2
 800125c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4a58      	ldr	r2, [pc, #352]	; (80013c4 <HAL_GPIO_Init+0x32c>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d037      	beq.n	80012d6 <HAL_GPIO_Init+0x23e>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4a57      	ldr	r2, [pc, #348]	; (80013c8 <HAL_GPIO_Init+0x330>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d031      	beq.n	80012d2 <HAL_GPIO_Init+0x23a>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4a56      	ldr	r2, [pc, #344]	; (80013cc <HAL_GPIO_Init+0x334>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d02b      	beq.n	80012ce <HAL_GPIO_Init+0x236>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4a55      	ldr	r2, [pc, #340]	; (80013d0 <HAL_GPIO_Init+0x338>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d025      	beq.n	80012ca <HAL_GPIO_Init+0x232>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4a54      	ldr	r2, [pc, #336]	; (80013d4 <HAL_GPIO_Init+0x33c>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d01f      	beq.n	80012c6 <HAL_GPIO_Init+0x22e>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4a53      	ldr	r2, [pc, #332]	; (80013d8 <HAL_GPIO_Init+0x340>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d019      	beq.n	80012c2 <HAL_GPIO_Init+0x22a>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	4a52      	ldr	r2, [pc, #328]	; (80013dc <HAL_GPIO_Init+0x344>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d013      	beq.n	80012be <HAL_GPIO_Init+0x226>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	4a51      	ldr	r2, [pc, #324]	; (80013e0 <HAL_GPIO_Init+0x348>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d00d      	beq.n	80012ba <HAL_GPIO_Init+0x222>
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4a50      	ldr	r2, [pc, #320]	; (80013e4 <HAL_GPIO_Init+0x34c>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d007      	beq.n	80012b6 <HAL_GPIO_Init+0x21e>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	4a4f      	ldr	r2, [pc, #316]	; (80013e8 <HAL_GPIO_Init+0x350>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d101      	bne.n	80012b2 <HAL_GPIO_Init+0x21a>
 80012ae:	2309      	movs	r3, #9
 80012b0:	e012      	b.n	80012d8 <HAL_GPIO_Init+0x240>
 80012b2:	230a      	movs	r3, #10
 80012b4:	e010      	b.n	80012d8 <HAL_GPIO_Init+0x240>
 80012b6:	2308      	movs	r3, #8
 80012b8:	e00e      	b.n	80012d8 <HAL_GPIO_Init+0x240>
 80012ba:	2307      	movs	r3, #7
 80012bc:	e00c      	b.n	80012d8 <HAL_GPIO_Init+0x240>
 80012be:	2306      	movs	r3, #6
 80012c0:	e00a      	b.n	80012d8 <HAL_GPIO_Init+0x240>
 80012c2:	2305      	movs	r3, #5
 80012c4:	e008      	b.n	80012d8 <HAL_GPIO_Init+0x240>
 80012c6:	2304      	movs	r3, #4
 80012c8:	e006      	b.n	80012d8 <HAL_GPIO_Init+0x240>
 80012ca:	2303      	movs	r3, #3
 80012cc:	e004      	b.n	80012d8 <HAL_GPIO_Init+0x240>
 80012ce:	2302      	movs	r3, #2
 80012d0:	e002      	b.n	80012d8 <HAL_GPIO_Init+0x240>
 80012d2:	2301      	movs	r3, #1
 80012d4:	e000      	b.n	80012d8 <HAL_GPIO_Init+0x240>
 80012d6:	2300      	movs	r3, #0
 80012d8:	69fa      	ldr	r2, [r7, #28]
 80012da:	f002 0203 	and.w	r2, r2, #3
 80012de:	0092      	lsls	r2, r2, #2
 80012e0:	4093      	lsls	r3, r2
 80012e2:	69ba      	ldr	r2, [r7, #24]
 80012e4:	4313      	orrs	r3, r2
 80012e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80012e8:	4935      	ldr	r1, [pc, #212]	; (80013c0 <HAL_GPIO_Init+0x328>)
 80012ea:	69fb      	ldr	r3, [r7, #28]
 80012ec:	089b      	lsrs	r3, r3, #2
 80012ee:	3302      	adds	r3, #2
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012f6:	4b3d      	ldr	r3, [pc, #244]	; (80013ec <HAL_GPIO_Init+0x354>)
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	43db      	mvns	r3, r3
 8001300:	69ba      	ldr	r2, [r7, #24]
 8001302:	4013      	ands	r3, r2
 8001304:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800130e:	2b00      	cmp	r3, #0
 8001310:	d003      	beq.n	800131a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001312:	69ba      	ldr	r2, [r7, #24]
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	4313      	orrs	r3, r2
 8001318:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800131a:	4a34      	ldr	r2, [pc, #208]	; (80013ec <HAL_GPIO_Init+0x354>)
 800131c:	69bb      	ldr	r3, [r7, #24]
 800131e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001320:	4b32      	ldr	r3, [pc, #200]	; (80013ec <HAL_GPIO_Init+0x354>)
 8001322:	68db      	ldr	r3, [r3, #12]
 8001324:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	43db      	mvns	r3, r3
 800132a:	69ba      	ldr	r2, [r7, #24]
 800132c:	4013      	ands	r3, r2
 800132e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001338:	2b00      	cmp	r3, #0
 800133a:	d003      	beq.n	8001344 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800133c:	69ba      	ldr	r2, [r7, #24]
 800133e:	693b      	ldr	r3, [r7, #16]
 8001340:	4313      	orrs	r3, r2
 8001342:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001344:	4a29      	ldr	r2, [pc, #164]	; (80013ec <HAL_GPIO_Init+0x354>)
 8001346:	69bb      	ldr	r3, [r7, #24]
 8001348:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800134a:	4b28      	ldr	r3, [pc, #160]	; (80013ec <HAL_GPIO_Init+0x354>)
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	43db      	mvns	r3, r3
 8001354:	69ba      	ldr	r2, [r7, #24]
 8001356:	4013      	ands	r3, r2
 8001358:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001362:	2b00      	cmp	r3, #0
 8001364:	d003      	beq.n	800136e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001366:	69ba      	ldr	r2, [r7, #24]
 8001368:	693b      	ldr	r3, [r7, #16]
 800136a:	4313      	orrs	r3, r2
 800136c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800136e:	4a1f      	ldr	r2, [pc, #124]	; (80013ec <HAL_GPIO_Init+0x354>)
 8001370:	69bb      	ldr	r3, [r7, #24]
 8001372:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001374:	4b1d      	ldr	r3, [pc, #116]	; (80013ec <HAL_GPIO_Init+0x354>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	43db      	mvns	r3, r3
 800137e:	69ba      	ldr	r2, [r7, #24]
 8001380:	4013      	ands	r3, r2
 8001382:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800138c:	2b00      	cmp	r3, #0
 800138e:	d003      	beq.n	8001398 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001390:	69ba      	ldr	r2, [r7, #24]
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	4313      	orrs	r3, r2
 8001396:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001398:	4a14      	ldr	r2, [pc, #80]	; (80013ec <HAL_GPIO_Init+0x354>)
 800139a:	69bb      	ldr	r3, [r7, #24]
 800139c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800139e:	69fb      	ldr	r3, [r7, #28]
 80013a0:	3301      	adds	r3, #1
 80013a2:	61fb      	str	r3, [r7, #28]
 80013a4:	69fb      	ldr	r3, [r7, #28]
 80013a6:	2b0f      	cmp	r3, #15
 80013a8:	f67f ae84 	bls.w	80010b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80013ac:	bf00      	nop
 80013ae:	bf00      	nop
 80013b0:	3724      	adds	r7, #36	; 0x24
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	40023800 	.word	0x40023800
 80013c0:	40013800 	.word	0x40013800
 80013c4:	40020000 	.word	0x40020000
 80013c8:	40020400 	.word	0x40020400
 80013cc:	40020800 	.word	0x40020800
 80013d0:	40020c00 	.word	0x40020c00
 80013d4:	40021000 	.word	0x40021000
 80013d8:	40021400 	.word	0x40021400
 80013dc:	40021800 	.word	0x40021800
 80013e0:	40021c00 	.word	0x40021c00
 80013e4:	40022000 	.word	0x40022000
 80013e8:	40022400 	.word	0x40022400
 80013ec:	40013c00 	.word	0x40013c00

080013f0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80013f6:	2300      	movs	r3, #0
 80013f8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80013fa:	2300      	movs	r3, #0
 80013fc:	603b      	str	r3, [r7, #0]
 80013fe:	4b20      	ldr	r3, [pc, #128]	; (8001480 <HAL_PWREx_EnableOverDrive+0x90>)
 8001400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001402:	4a1f      	ldr	r2, [pc, #124]	; (8001480 <HAL_PWREx_EnableOverDrive+0x90>)
 8001404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001408:	6413      	str	r3, [r2, #64]	; 0x40
 800140a:	4b1d      	ldr	r3, [pc, #116]	; (8001480 <HAL_PWREx_EnableOverDrive+0x90>)
 800140c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001412:	603b      	str	r3, [r7, #0]
 8001414:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001416:	4b1b      	ldr	r3, [pc, #108]	; (8001484 <HAL_PWREx_EnableOverDrive+0x94>)
 8001418:	2201      	movs	r2, #1
 800141a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800141c:	f7ff fd26 	bl	8000e6c <HAL_GetTick>
 8001420:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001422:	e009      	b.n	8001438 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001424:	f7ff fd22 	bl	8000e6c <HAL_GetTick>
 8001428:	4602      	mov	r2, r0
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001432:	d901      	bls.n	8001438 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001434:	2303      	movs	r3, #3
 8001436:	e01f      	b.n	8001478 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001438:	4b13      	ldr	r3, [pc, #76]	; (8001488 <HAL_PWREx_EnableOverDrive+0x98>)
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001440:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001444:	d1ee      	bne.n	8001424 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001446:	4b11      	ldr	r3, [pc, #68]	; (800148c <HAL_PWREx_EnableOverDrive+0x9c>)
 8001448:	2201      	movs	r2, #1
 800144a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800144c:	f7ff fd0e 	bl	8000e6c <HAL_GetTick>
 8001450:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001452:	e009      	b.n	8001468 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001454:	f7ff fd0a 	bl	8000e6c <HAL_GetTick>
 8001458:	4602      	mov	r2, r0
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	1ad3      	subs	r3, r2, r3
 800145e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001462:	d901      	bls.n	8001468 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001464:	2303      	movs	r3, #3
 8001466:	e007      	b.n	8001478 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001468:	4b07      	ldr	r3, [pc, #28]	; (8001488 <HAL_PWREx_EnableOverDrive+0x98>)
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001470:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001474:	d1ee      	bne.n	8001454 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001476:	2300      	movs	r3, #0
}
 8001478:	4618      	mov	r0, r3
 800147a:	3708      	adds	r7, #8
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	40023800 	.word	0x40023800
 8001484:	420e0040 	.word	0x420e0040
 8001488:	40007000 	.word	0x40007000
 800148c:	420e0044 	.word	0x420e0044

08001490 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b086      	sub	sp, #24
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d101      	bne.n	80014a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800149e:	2301      	movs	r3, #1
 80014a0:	e267      	b.n	8001972 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f003 0301 	and.w	r3, r3, #1
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d075      	beq.n	800159a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80014ae:	4b88      	ldr	r3, [pc, #544]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 80014b0:	689b      	ldr	r3, [r3, #8]
 80014b2:	f003 030c 	and.w	r3, r3, #12
 80014b6:	2b04      	cmp	r3, #4
 80014b8:	d00c      	beq.n	80014d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014ba:	4b85      	ldr	r3, [pc, #532]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 80014bc:	689b      	ldr	r3, [r3, #8]
 80014be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80014c2:	2b08      	cmp	r3, #8
 80014c4:	d112      	bne.n	80014ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014c6:	4b82      	ldr	r3, [pc, #520]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80014d2:	d10b      	bne.n	80014ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014d4:	4b7e      	ldr	r3, [pc, #504]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d05b      	beq.n	8001598 <HAL_RCC_OscConfig+0x108>
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d157      	bne.n	8001598 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80014e8:	2301      	movs	r3, #1
 80014ea:	e242      	b.n	8001972 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014f4:	d106      	bne.n	8001504 <HAL_RCC_OscConfig+0x74>
 80014f6:	4b76      	ldr	r3, [pc, #472]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a75      	ldr	r2, [pc, #468]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 80014fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001500:	6013      	str	r3, [r2, #0]
 8001502:	e01d      	b.n	8001540 <HAL_RCC_OscConfig+0xb0>
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800150c:	d10c      	bne.n	8001528 <HAL_RCC_OscConfig+0x98>
 800150e:	4b70      	ldr	r3, [pc, #448]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4a6f      	ldr	r2, [pc, #444]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 8001514:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001518:	6013      	str	r3, [r2, #0]
 800151a:	4b6d      	ldr	r3, [pc, #436]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4a6c      	ldr	r2, [pc, #432]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 8001520:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001524:	6013      	str	r3, [r2, #0]
 8001526:	e00b      	b.n	8001540 <HAL_RCC_OscConfig+0xb0>
 8001528:	4b69      	ldr	r3, [pc, #420]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a68      	ldr	r2, [pc, #416]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 800152e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001532:	6013      	str	r3, [r2, #0]
 8001534:	4b66      	ldr	r3, [pc, #408]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a65      	ldr	r2, [pc, #404]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 800153a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800153e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d013      	beq.n	8001570 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001548:	f7ff fc90 	bl	8000e6c <HAL_GetTick>
 800154c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800154e:	e008      	b.n	8001562 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001550:	f7ff fc8c 	bl	8000e6c <HAL_GetTick>
 8001554:	4602      	mov	r2, r0
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	2b64      	cmp	r3, #100	; 0x64
 800155c:	d901      	bls.n	8001562 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800155e:	2303      	movs	r3, #3
 8001560:	e207      	b.n	8001972 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001562:	4b5b      	ldr	r3, [pc, #364]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800156a:	2b00      	cmp	r3, #0
 800156c:	d0f0      	beq.n	8001550 <HAL_RCC_OscConfig+0xc0>
 800156e:	e014      	b.n	800159a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001570:	f7ff fc7c 	bl	8000e6c <HAL_GetTick>
 8001574:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001576:	e008      	b.n	800158a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001578:	f7ff fc78 	bl	8000e6c <HAL_GetTick>
 800157c:	4602      	mov	r2, r0
 800157e:	693b      	ldr	r3, [r7, #16]
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	2b64      	cmp	r3, #100	; 0x64
 8001584:	d901      	bls.n	800158a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001586:	2303      	movs	r3, #3
 8001588:	e1f3      	b.n	8001972 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800158a:	4b51      	ldr	r3, [pc, #324]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001592:	2b00      	cmp	r3, #0
 8001594:	d1f0      	bne.n	8001578 <HAL_RCC_OscConfig+0xe8>
 8001596:	e000      	b.n	800159a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001598:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f003 0302 	and.w	r3, r3, #2
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d063      	beq.n	800166e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80015a6:	4b4a      	ldr	r3, [pc, #296]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	f003 030c 	and.w	r3, r3, #12
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d00b      	beq.n	80015ca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015b2:	4b47      	ldr	r3, [pc, #284]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80015ba:	2b08      	cmp	r3, #8
 80015bc:	d11c      	bne.n	80015f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015be:	4b44      	ldr	r3, [pc, #272]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d116      	bne.n	80015f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015ca:	4b41      	ldr	r3, [pc, #260]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f003 0302 	and.w	r3, r3, #2
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d005      	beq.n	80015e2 <HAL_RCC_OscConfig+0x152>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	68db      	ldr	r3, [r3, #12]
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d001      	beq.n	80015e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e1c7      	b.n	8001972 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015e2:	4b3b      	ldr	r3, [pc, #236]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	691b      	ldr	r3, [r3, #16]
 80015ee:	00db      	lsls	r3, r3, #3
 80015f0:	4937      	ldr	r1, [pc, #220]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 80015f2:	4313      	orrs	r3, r2
 80015f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015f6:	e03a      	b.n	800166e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	68db      	ldr	r3, [r3, #12]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d020      	beq.n	8001642 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001600:	4b34      	ldr	r3, [pc, #208]	; (80016d4 <HAL_RCC_OscConfig+0x244>)
 8001602:	2201      	movs	r2, #1
 8001604:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001606:	f7ff fc31 	bl	8000e6c <HAL_GetTick>
 800160a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800160c:	e008      	b.n	8001620 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800160e:	f7ff fc2d 	bl	8000e6c <HAL_GetTick>
 8001612:	4602      	mov	r2, r0
 8001614:	693b      	ldr	r3, [r7, #16]
 8001616:	1ad3      	subs	r3, r2, r3
 8001618:	2b02      	cmp	r3, #2
 800161a:	d901      	bls.n	8001620 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800161c:	2303      	movs	r3, #3
 800161e:	e1a8      	b.n	8001972 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001620:	4b2b      	ldr	r3, [pc, #172]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f003 0302 	and.w	r3, r3, #2
 8001628:	2b00      	cmp	r3, #0
 800162a:	d0f0      	beq.n	800160e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800162c:	4b28      	ldr	r3, [pc, #160]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	691b      	ldr	r3, [r3, #16]
 8001638:	00db      	lsls	r3, r3, #3
 800163a:	4925      	ldr	r1, [pc, #148]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 800163c:	4313      	orrs	r3, r2
 800163e:	600b      	str	r3, [r1, #0]
 8001640:	e015      	b.n	800166e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001642:	4b24      	ldr	r3, [pc, #144]	; (80016d4 <HAL_RCC_OscConfig+0x244>)
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001648:	f7ff fc10 	bl	8000e6c <HAL_GetTick>
 800164c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800164e:	e008      	b.n	8001662 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001650:	f7ff fc0c 	bl	8000e6c <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	2b02      	cmp	r3, #2
 800165c:	d901      	bls.n	8001662 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800165e:	2303      	movs	r3, #3
 8001660:	e187      	b.n	8001972 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001662:	4b1b      	ldr	r3, [pc, #108]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 0302 	and.w	r3, r3, #2
 800166a:	2b00      	cmp	r3, #0
 800166c:	d1f0      	bne.n	8001650 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 0308 	and.w	r3, r3, #8
 8001676:	2b00      	cmp	r3, #0
 8001678:	d036      	beq.n	80016e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	695b      	ldr	r3, [r3, #20]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d016      	beq.n	80016b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001682:	4b15      	ldr	r3, [pc, #84]	; (80016d8 <HAL_RCC_OscConfig+0x248>)
 8001684:	2201      	movs	r2, #1
 8001686:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001688:	f7ff fbf0 	bl	8000e6c <HAL_GetTick>
 800168c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800168e:	e008      	b.n	80016a2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001690:	f7ff fbec 	bl	8000e6c <HAL_GetTick>
 8001694:	4602      	mov	r2, r0
 8001696:	693b      	ldr	r3, [r7, #16]
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	2b02      	cmp	r3, #2
 800169c:	d901      	bls.n	80016a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800169e:	2303      	movs	r3, #3
 80016a0:	e167      	b.n	8001972 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016a2:	4b0b      	ldr	r3, [pc, #44]	; (80016d0 <HAL_RCC_OscConfig+0x240>)
 80016a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016a6:	f003 0302 	and.w	r3, r3, #2
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d0f0      	beq.n	8001690 <HAL_RCC_OscConfig+0x200>
 80016ae:	e01b      	b.n	80016e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016b0:	4b09      	ldr	r3, [pc, #36]	; (80016d8 <HAL_RCC_OscConfig+0x248>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016b6:	f7ff fbd9 	bl	8000e6c <HAL_GetTick>
 80016ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016bc:	e00e      	b.n	80016dc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016be:	f7ff fbd5 	bl	8000e6c <HAL_GetTick>
 80016c2:	4602      	mov	r2, r0
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d907      	bls.n	80016dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80016cc:	2303      	movs	r3, #3
 80016ce:	e150      	b.n	8001972 <HAL_RCC_OscConfig+0x4e2>
 80016d0:	40023800 	.word	0x40023800
 80016d4:	42470000 	.word	0x42470000
 80016d8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016dc:	4b88      	ldr	r3, [pc, #544]	; (8001900 <HAL_RCC_OscConfig+0x470>)
 80016de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016e0:	f003 0302 	and.w	r3, r3, #2
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d1ea      	bne.n	80016be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f003 0304 	and.w	r3, r3, #4
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	f000 8097 	beq.w	8001824 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016f6:	2300      	movs	r3, #0
 80016f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016fa:	4b81      	ldr	r3, [pc, #516]	; (8001900 <HAL_RCC_OscConfig+0x470>)
 80016fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001702:	2b00      	cmp	r3, #0
 8001704:	d10f      	bne.n	8001726 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001706:	2300      	movs	r3, #0
 8001708:	60bb      	str	r3, [r7, #8]
 800170a:	4b7d      	ldr	r3, [pc, #500]	; (8001900 <HAL_RCC_OscConfig+0x470>)
 800170c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170e:	4a7c      	ldr	r2, [pc, #496]	; (8001900 <HAL_RCC_OscConfig+0x470>)
 8001710:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001714:	6413      	str	r3, [r2, #64]	; 0x40
 8001716:	4b7a      	ldr	r3, [pc, #488]	; (8001900 <HAL_RCC_OscConfig+0x470>)
 8001718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800171a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800171e:	60bb      	str	r3, [r7, #8]
 8001720:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001722:	2301      	movs	r3, #1
 8001724:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001726:	4b77      	ldr	r3, [pc, #476]	; (8001904 <HAL_RCC_OscConfig+0x474>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800172e:	2b00      	cmp	r3, #0
 8001730:	d118      	bne.n	8001764 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001732:	4b74      	ldr	r3, [pc, #464]	; (8001904 <HAL_RCC_OscConfig+0x474>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a73      	ldr	r2, [pc, #460]	; (8001904 <HAL_RCC_OscConfig+0x474>)
 8001738:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800173c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800173e:	f7ff fb95 	bl	8000e6c <HAL_GetTick>
 8001742:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001744:	e008      	b.n	8001758 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001746:	f7ff fb91 	bl	8000e6c <HAL_GetTick>
 800174a:	4602      	mov	r2, r0
 800174c:	693b      	ldr	r3, [r7, #16]
 800174e:	1ad3      	subs	r3, r2, r3
 8001750:	2b02      	cmp	r3, #2
 8001752:	d901      	bls.n	8001758 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001754:	2303      	movs	r3, #3
 8001756:	e10c      	b.n	8001972 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001758:	4b6a      	ldr	r3, [pc, #424]	; (8001904 <HAL_RCC_OscConfig+0x474>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001760:	2b00      	cmp	r3, #0
 8001762:	d0f0      	beq.n	8001746 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	2b01      	cmp	r3, #1
 800176a:	d106      	bne.n	800177a <HAL_RCC_OscConfig+0x2ea>
 800176c:	4b64      	ldr	r3, [pc, #400]	; (8001900 <HAL_RCC_OscConfig+0x470>)
 800176e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001770:	4a63      	ldr	r2, [pc, #396]	; (8001900 <HAL_RCC_OscConfig+0x470>)
 8001772:	f043 0301 	orr.w	r3, r3, #1
 8001776:	6713      	str	r3, [r2, #112]	; 0x70
 8001778:	e01c      	b.n	80017b4 <HAL_RCC_OscConfig+0x324>
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	689b      	ldr	r3, [r3, #8]
 800177e:	2b05      	cmp	r3, #5
 8001780:	d10c      	bne.n	800179c <HAL_RCC_OscConfig+0x30c>
 8001782:	4b5f      	ldr	r3, [pc, #380]	; (8001900 <HAL_RCC_OscConfig+0x470>)
 8001784:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001786:	4a5e      	ldr	r2, [pc, #376]	; (8001900 <HAL_RCC_OscConfig+0x470>)
 8001788:	f043 0304 	orr.w	r3, r3, #4
 800178c:	6713      	str	r3, [r2, #112]	; 0x70
 800178e:	4b5c      	ldr	r3, [pc, #368]	; (8001900 <HAL_RCC_OscConfig+0x470>)
 8001790:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001792:	4a5b      	ldr	r2, [pc, #364]	; (8001900 <HAL_RCC_OscConfig+0x470>)
 8001794:	f043 0301 	orr.w	r3, r3, #1
 8001798:	6713      	str	r3, [r2, #112]	; 0x70
 800179a:	e00b      	b.n	80017b4 <HAL_RCC_OscConfig+0x324>
 800179c:	4b58      	ldr	r3, [pc, #352]	; (8001900 <HAL_RCC_OscConfig+0x470>)
 800179e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017a0:	4a57      	ldr	r2, [pc, #348]	; (8001900 <HAL_RCC_OscConfig+0x470>)
 80017a2:	f023 0301 	bic.w	r3, r3, #1
 80017a6:	6713      	str	r3, [r2, #112]	; 0x70
 80017a8:	4b55      	ldr	r3, [pc, #340]	; (8001900 <HAL_RCC_OscConfig+0x470>)
 80017aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017ac:	4a54      	ldr	r2, [pc, #336]	; (8001900 <HAL_RCC_OscConfig+0x470>)
 80017ae:	f023 0304 	bic.w	r3, r3, #4
 80017b2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d015      	beq.n	80017e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017bc:	f7ff fb56 	bl	8000e6c <HAL_GetTick>
 80017c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017c2:	e00a      	b.n	80017da <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017c4:	f7ff fb52 	bl	8000e6c <HAL_GetTick>
 80017c8:	4602      	mov	r2, r0
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	1ad3      	subs	r3, r2, r3
 80017ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d901      	bls.n	80017da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80017d6:	2303      	movs	r3, #3
 80017d8:	e0cb      	b.n	8001972 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017da:	4b49      	ldr	r3, [pc, #292]	; (8001900 <HAL_RCC_OscConfig+0x470>)
 80017dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017de:	f003 0302 	and.w	r3, r3, #2
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d0ee      	beq.n	80017c4 <HAL_RCC_OscConfig+0x334>
 80017e6:	e014      	b.n	8001812 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017e8:	f7ff fb40 	bl	8000e6c <HAL_GetTick>
 80017ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017ee:	e00a      	b.n	8001806 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017f0:	f7ff fb3c 	bl	8000e6c <HAL_GetTick>
 80017f4:	4602      	mov	r2, r0
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80017fe:	4293      	cmp	r3, r2
 8001800:	d901      	bls.n	8001806 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001802:	2303      	movs	r3, #3
 8001804:	e0b5      	b.n	8001972 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001806:	4b3e      	ldr	r3, [pc, #248]	; (8001900 <HAL_RCC_OscConfig+0x470>)
 8001808:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800180a:	f003 0302 	and.w	r3, r3, #2
 800180e:	2b00      	cmp	r3, #0
 8001810:	d1ee      	bne.n	80017f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001812:	7dfb      	ldrb	r3, [r7, #23]
 8001814:	2b01      	cmp	r3, #1
 8001816:	d105      	bne.n	8001824 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001818:	4b39      	ldr	r3, [pc, #228]	; (8001900 <HAL_RCC_OscConfig+0x470>)
 800181a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800181c:	4a38      	ldr	r2, [pc, #224]	; (8001900 <HAL_RCC_OscConfig+0x470>)
 800181e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001822:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	699b      	ldr	r3, [r3, #24]
 8001828:	2b00      	cmp	r3, #0
 800182a:	f000 80a1 	beq.w	8001970 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800182e:	4b34      	ldr	r3, [pc, #208]	; (8001900 <HAL_RCC_OscConfig+0x470>)
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	f003 030c 	and.w	r3, r3, #12
 8001836:	2b08      	cmp	r3, #8
 8001838:	d05c      	beq.n	80018f4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	699b      	ldr	r3, [r3, #24]
 800183e:	2b02      	cmp	r3, #2
 8001840:	d141      	bne.n	80018c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001842:	4b31      	ldr	r3, [pc, #196]	; (8001908 <HAL_RCC_OscConfig+0x478>)
 8001844:	2200      	movs	r2, #0
 8001846:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001848:	f7ff fb10 	bl	8000e6c <HAL_GetTick>
 800184c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800184e:	e008      	b.n	8001862 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001850:	f7ff fb0c 	bl	8000e6c <HAL_GetTick>
 8001854:	4602      	mov	r2, r0
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	2b02      	cmp	r3, #2
 800185c:	d901      	bls.n	8001862 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800185e:	2303      	movs	r3, #3
 8001860:	e087      	b.n	8001972 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001862:	4b27      	ldr	r3, [pc, #156]	; (8001900 <HAL_RCC_OscConfig+0x470>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800186a:	2b00      	cmp	r3, #0
 800186c:	d1f0      	bne.n	8001850 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	69da      	ldr	r2, [r3, #28]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6a1b      	ldr	r3, [r3, #32]
 8001876:	431a      	orrs	r2, r3
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800187c:	019b      	lsls	r3, r3, #6
 800187e:	431a      	orrs	r2, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001884:	085b      	lsrs	r3, r3, #1
 8001886:	3b01      	subs	r3, #1
 8001888:	041b      	lsls	r3, r3, #16
 800188a:	431a      	orrs	r2, r3
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001890:	061b      	lsls	r3, r3, #24
 8001892:	491b      	ldr	r1, [pc, #108]	; (8001900 <HAL_RCC_OscConfig+0x470>)
 8001894:	4313      	orrs	r3, r2
 8001896:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001898:	4b1b      	ldr	r3, [pc, #108]	; (8001908 <HAL_RCC_OscConfig+0x478>)
 800189a:	2201      	movs	r2, #1
 800189c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800189e:	f7ff fae5 	bl	8000e6c <HAL_GetTick>
 80018a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018a4:	e008      	b.n	80018b8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018a6:	f7ff fae1 	bl	8000e6c <HAL_GetTick>
 80018aa:	4602      	mov	r2, r0
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	1ad3      	subs	r3, r2, r3
 80018b0:	2b02      	cmp	r3, #2
 80018b2:	d901      	bls.n	80018b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80018b4:	2303      	movs	r3, #3
 80018b6:	e05c      	b.n	8001972 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018b8:	4b11      	ldr	r3, [pc, #68]	; (8001900 <HAL_RCC_OscConfig+0x470>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d0f0      	beq.n	80018a6 <HAL_RCC_OscConfig+0x416>
 80018c4:	e054      	b.n	8001970 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018c6:	4b10      	ldr	r3, [pc, #64]	; (8001908 <HAL_RCC_OscConfig+0x478>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018cc:	f7ff face 	bl	8000e6c <HAL_GetTick>
 80018d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018d2:	e008      	b.n	80018e6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018d4:	f7ff faca 	bl	8000e6c <HAL_GetTick>
 80018d8:	4602      	mov	r2, r0
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	1ad3      	subs	r3, r2, r3
 80018de:	2b02      	cmp	r3, #2
 80018e0:	d901      	bls.n	80018e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80018e2:	2303      	movs	r3, #3
 80018e4:	e045      	b.n	8001972 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018e6:	4b06      	ldr	r3, [pc, #24]	; (8001900 <HAL_RCC_OscConfig+0x470>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d1f0      	bne.n	80018d4 <HAL_RCC_OscConfig+0x444>
 80018f2:	e03d      	b.n	8001970 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	699b      	ldr	r3, [r3, #24]
 80018f8:	2b01      	cmp	r3, #1
 80018fa:	d107      	bne.n	800190c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80018fc:	2301      	movs	r3, #1
 80018fe:	e038      	b.n	8001972 <HAL_RCC_OscConfig+0x4e2>
 8001900:	40023800 	.word	0x40023800
 8001904:	40007000 	.word	0x40007000
 8001908:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800190c:	4b1b      	ldr	r3, [pc, #108]	; (800197c <HAL_RCC_OscConfig+0x4ec>)
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	699b      	ldr	r3, [r3, #24]
 8001916:	2b01      	cmp	r3, #1
 8001918:	d028      	beq.n	800196c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001924:	429a      	cmp	r2, r3
 8001926:	d121      	bne.n	800196c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001932:	429a      	cmp	r2, r3
 8001934:	d11a      	bne.n	800196c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001936:	68fa      	ldr	r2, [r7, #12]
 8001938:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800193c:	4013      	ands	r3, r2
 800193e:	687a      	ldr	r2, [r7, #4]
 8001940:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001942:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001944:	4293      	cmp	r3, r2
 8001946:	d111      	bne.n	800196c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001952:	085b      	lsrs	r3, r3, #1
 8001954:	3b01      	subs	r3, #1
 8001956:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001958:	429a      	cmp	r2, r3
 800195a:	d107      	bne.n	800196c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001966:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001968:	429a      	cmp	r2, r3
 800196a:	d001      	beq.n	8001970 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800196c:	2301      	movs	r3, #1
 800196e:	e000      	b.n	8001972 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001970:	2300      	movs	r3, #0
}
 8001972:	4618      	mov	r0, r3
 8001974:	3718      	adds	r7, #24
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	40023800 	.word	0x40023800

08001980 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d101      	bne.n	8001994 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	e0cc      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001994:	4b68      	ldr	r3, [pc, #416]	; (8001b38 <HAL_RCC_ClockConfig+0x1b8>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f003 030f 	and.w	r3, r3, #15
 800199c:	683a      	ldr	r2, [r7, #0]
 800199e:	429a      	cmp	r2, r3
 80019a0:	d90c      	bls.n	80019bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019a2:	4b65      	ldr	r3, [pc, #404]	; (8001b38 <HAL_RCC_ClockConfig+0x1b8>)
 80019a4:	683a      	ldr	r2, [r7, #0]
 80019a6:	b2d2      	uxtb	r2, r2
 80019a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019aa:	4b63      	ldr	r3, [pc, #396]	; (8001b38 <HAL_RCC_ClockConfig+0x1b8>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f003 030f 	and.w	r3, r3, #15
 80019b2:	683a      	ldr	r2, [r7, #0]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d001      	beq.n	80019bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	e0b8      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0302 	and.w	r3, r3, #2
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d020      	beq.n	8001a0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f003 0304 	and.w	r3, r3, #4
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d005      	beq.n	80019e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019d4:	4b59      	ldr	r3, [pc, #356]	; (8001b3c <HAL_RCC_ClockConfig+0x1bc>)
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	4a58      	ldr	r2, [pc, #352]	; (8001b3c <HAL_RCC_ClockConfig+0x1bc>)
 80019da:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80019de:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 0308 	and.w	r3, r3, #8
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d005      	beq.n	80019f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019ec:	4b53      	ldr	r3, [pc, #332]	; (8001b3c <HAL_RCC_ClockConfig+0x1bc>)
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	4a52      	ldr	r2, [pc, #328]	; (8001b3c <HAL_RCC_ClockConfig+0x1bc>)
 80019f2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80019f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019f8:	4b50      	ldr	r3, [pc, #320]	; (8001b3c <HAL_RCC_ClockConfig+0x1bc>)
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	494d      	ldr	r1, [pc, #308]	; (8001b3c <HAL_RCC_ClockConfig+0x1bc>)
 8001a06:	4313      	orrs	r3, r2
 8001a08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 0301 	and.w	r3, r3, #1
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d044      	beq.n	8001aa0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d107      	bne.n	8001a2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a1e:	4b47      	ldr	r3, [pc, #284]	; (8001b3c <HAL_RCC_ClockConfig+0x1bc>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d119      	bne.n	8001a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e07f      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	2b02      	cmp	r3, #2
 8001a34:	d003      	beq.n	8001a3e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a3a:	2b03      	cmp	r3, #3
 8001a3c:	d107      	bne.n	8001a4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a3e:	4b3f      	ldr	r3, [pc, #252]	; (8001b3c <HAL_RCC_ClockConfig+0x1bc>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d109      	bne.n	8001a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e06f      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a4e:	4b3b      	ldr	r3, [pc, #236]	; (8001b3c <HAL_RCC_ClockConfig+0x1bc>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f003 0302 	and.w	r3, r3, #2
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d101      	bne.n	8001a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e067      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a5e:	4b37      	ldr	r3, [pc, #220]	; (8001b3c <HAL_RCC_ClockConfig+0x1bc>)
 8001a60:	689b      	ldr	r3, [r3, #8]
 8001a62:	f023 0203 	bic.w	r2, r3, #3
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	4934      	ldr	r1, [pc, #208]	; (8001b3c <HAL_RCC_ClockConfig+0x1bc>)
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a70:	f7ff f9fc 	bl	8000e6c <HAL_GetTick>
 8001a74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a76:	e00a      	b.n	8001a8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a78:	f7ff f9f8 	bl	8000e6c <HAL_GetTick>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d901      	bls.n	8001a8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	e04f      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a8e:	4b2b      	ldr	r3, [pc, #172]	; (8001b3c <HAL_RCC_ClockConfig+0x1bc>)
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	f003 020c 	and.w	r2, r3, #12
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	009b      	lsls	r3, r3, #2
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d1eb      	bne.n	8001a78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001aa0:	4b25      	ldr	r3, [pc, #148]	; (8001b38 <HAL_RCC_ClockConfig+0x1b8>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f003 030f 	and.w	r3, r3, #15
 8001aa8:	683a      	ldr	r2, [r7, #0]
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	d20c      	bcs.n	8001ac8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aae:	4b22      	ldr	r3, [pc, #136]	; (8001b38 <HAL_RCC_ClockConfig+0x1b8>)
 8001ab0:	683a      	ldr	r2, [r7, #0]
 8001ab2:	b2d2      	uxtb	r2, r2
 8001ab4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ab6:	4b20      	ldr	r3, [pc, #128]	; (8001b38 <HAL_RCC_ClockConfig+0x1b8>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f003 030f 	and.w	r3, r3, #15
 8001abe:	683a      	ldr	r2, [r7, #0]
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d001      	beq.n	8001ac8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	e032      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f003 0304 	and.w	r3, r3, #4
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d008      	beq.n	8001ae6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ad4:	4b19      	ldr	r3, [pc, #100]	; (8001b3c <HAL_RCC_ClockConfig+0x1bc>)
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	4916      	ldr	r1, [pc, #88]	; (8001b3c <HAL_RCC_ClockConfig+0x1bc>)
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0308 	and.w	r3, r3, #8
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d009      	beq.n	8001b06 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001af2:	4b12      	ldr	r3, [pc, #72]	; (8001b3c <HAL_RCC_ClockConfig+0x1bc>)
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	691b      	ldr	r3, [r3, #16]
 8001afe:	00db      	lsls	r3, r3, #3
 8001b00:	490e      	ldr	r1, [pc, #56]	; (8001b3c <HAL_RCC_ClockConfig+0x1bc>)
 8001b02:	4313      	orrs	r3, r2
 8001b04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b06:	f000 f821 	bl	8001b4c <HAL_RCC_GetSysClockFreq>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	4b0b      	ldr	r3, [pc, #44]	; (8001b3c <HAL_RCC_ClockConfig+0x1bc>)
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	091b      	lsrs	r3, r3, #4
 8001b12:	f003 030f 	and.w	r3, r3, #15
 8001b16:	490a      	ldr	r1, [pc, #40]	; (8001b40 <HAL_RCC_ClockConfig+0x1c0>)
 8001b18:	5ccb      	ldrb	r3, [r1, r3]
 8001b1a:	fa22 f303 	lsr.w	r3, r2, r3
 8001b1e:	4a09      	ldr	r2, [pc, #36]	; (8001b44 <HAL_RCC_ClockConfig+0x1c4>)
 8001b20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001b22:	4b09      	ldr	r3, [pc, #36]	; (8001b48 <HAL_RCC_ClockConfig+0x1c8>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4618      	mov	r0, r3
 8001b28:	f7ff f95c 	bl	8000de4 <HAL_InitTick>

  return HAL_OK;
 8001b2c:	2300      	movs	r3, #0
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3710      	adds	r7, #16
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	40023c00 	.word	0x40023c00
 8001b3c:	40023800 	.word	0x40023800
 8001b40:	0800304c 	.word	0x0800304c
 8001b44:	20000000 	.word	0x20000000
 8001b48:	20000004 	.word	0x20000004

08001b4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b50:	b094      	sub	sp, #80	; 0x50
 8001b52:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001b54:	2300      	movs	r3, #0
 8001b56:	647b      	str	r3, [r7, #68]	; 0x44
 8001b58:	2300      	movs	r3, #0
 8001b5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001b60:	2300      	movs	r3, #0
 8001b62:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b64:	4b79      	ldr	r3, [pc, #484]	; (8001d4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	f003 030c 	and.w	r3, r3, #12
 8001b6c:	2b08      	cmp	r3, #8
 8001b6e:	d00d      	beq.n	8001b8c <HAL_RCC_GetSysClockFreq+0x40>
 8001b70:	2b08      	cmp	r3, #8
 8001b72:	f200 80e1 	bhi.w	8001d38 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d002      	beq.n	8001b80 <HAL_RCC_GetSysClockFreq+0x34>
 8001b7a:	2b04      	cmp	r3, #4
 8001b7c:	d003      	beq.n	8001b86 <HAL_RCC_GetSysClockFreq+0x3a>
 8001b7e:	e0db      	b.n	8001d38 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b80:	4b73      	ldr	r3, [pc, #460]	; (8001d50 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b82:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001b84:	e0db      	b.n	8001d3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b86:	4b73      	ldr	r3, [pc, #460]	; (8001d54 <HAL_RCC_GetSysClockFreq+0x208>)
 8001b88:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b8a:	e0d8      	b.n	8001d3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b8c:	4b6f      	ldr	r3, [pc, #444]	; (8001d4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b94:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b96:	4b6d      	ldr	r3, [pc, #436]	; (8001d4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d063      	beq.n	8001c6a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ba2:	4b6a      	ldr	r3, [pc, #424]	; (8001d4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	099b      	lsrs	r3, r3, #6
 8001ba8:	2200      	movs	r2, #0
 8001baa:	63bb      	str	r3, [r7, #56]	; 0x38
 8001bac:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001bae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001bb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001bb4:	633b      	str	r3, [r7, #48]	; 0x30
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	637b      	str	r3, [r7, #52]	; 0x34
 8001bba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001bbe:	4622      	mov	r2, r4
 8001bc0:	462b      	mov	r3, r5
 8001bc2:	f04f 0000 	mov.w	r0, #0
 8001bc6:	f04f 0100 	mov.w	r1, #0
 8001bca:	0159      	lsls	r1, r3, #5
 8001bcc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001bd0:	0150      	lsls	r0, r2, #5
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	4621      	mov	r1, r4
 8001bd8:	1a51      	subs	r1, r2, r1
 8001bda:	6139      	str	r1, [r7, #16]
 8001bdc:	4629      	mov	r1, r5
 8001bde:	eb63 0301 	sbc.w	r3, r3, r1
 8001be2:	617b      	str	r3, [r7, #20]
 8001be4:	f04f 0200 	mov.w	r2, #0
 8001be8:	f04f 0300 	mov.w	r3, #0
 8001bec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001bf0:	4659      	mov	r1, fp
 8001bf2:	018b      	lsls	r3, r1, #6
 8001bf4:	4651      	mov	r1, sl
 8001bf6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001bfa:	4651      	mov	r1, sl
 8001bfc:	018a      	lsls	r2, r1, #6
 8001bfe:	4651      	mov	r1, sl
 8001c00:	ebb2 0801 	subs.w	r8, r2, r1
 8001c04:	4659      	mov	r1, fp
 8001c06:	eb63 0901 	sbc.w	r9, r3, r1
 8001c0a:	f04f 0200 	mov.w	r2, #0
 8001c0e:	f04f 0300 	mov.w	r3, #0
 8001c12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c16:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c1a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c1e:	4690      	mov	r8, r2
 8001c20:	4699      	mov	r9, r3
 8001c22:	4623      	mov	r3, r4
 8001c24:	eb18 0303 	adds.w	r3, r8, r3
 8001c28:	60bb      	str	r3, [r7, #8]
 8001c2a:	462b      	mov	r3, r5
 8001c2c:	eb49 0303 	adc.w	r3, r9, r3
 8001c30:	60fb      	str	r3, [r7, #12]
 8001c32:	f04f 0200 	mov.w	r2, #0
 8001c36:	f04f 0300 	mov.w	r3, #0
 8001c3a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001c3e:	4629      	mov	r1, r5
 8001c40:	024b      	lsls	r3, r1, #9
 8001c42:	4621      	mov	r1, r4
 8001c44:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001c48:	4621      	mov	r1, r4
 8001c4a:	024a      	lsls	r2, r1, #9
 8001c4c:	4610      	mov	r0, r2
 8001c4e:	4619      	mov	r1, r3
 8001c50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c52:	2200      	movs	r2, #0
 8001c54:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c56:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001c58:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001c5c:	f7fe fb18 	bl	8000290 <__aeabi_uldivmod>
 8001c60:	4602      	mov	r2, r0
 8001c62:	460b      	mov	r3, r1
 8001c64:	4613      	mov	r3, r2
 8001c66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001c68:	e058      	b.n	8001d1c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c6a:	4b38      	ldr	r3, [pc, #224]	; (8001d4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	099b      	lsrs	r3, r3, #6
 8001c70:	2200      	movs	r2, #0
 8001c72:	4618      	mov	r0, r3
 8001c74:	4611      	mov	r1, r2
 8001c76:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001c7a:	623b      	str	r3, [r7, #32]
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	627b      	str	r3, [r7, #36]	; 0x24
 8001c80:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001c84:	4642      	mov	r2, r8
 8001c86:	464b      	mov	r3, r9
 8001c88:	f04f 0000 	mov.w	r0, #0
 8001c8c:	f04f 0100 	mov.w	r1, #0
 8001c90:	0159      	lsls	r1, r3, #5
 8001c92:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c96:	0150      	lsls	r0, r2, #5
 8001c98:	4602      	mov	r2, r0
 8001c9a:	460b      	mov	r3, r1
 8001c9c:	4641      	mov	r1, r8
 8001c9e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001ca2:	4649      	mov	r1, r9
 8001ca4:	eb63 0b01 	sbc.w	fp, r3, r1
 8001ca8:	f04f 0200 	mov.w	r2, #0
 8001cac:	f04f 0300 	mov.w	r3, #0
 8001cb0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001cb4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001cb8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001cbc:	ebb2 040a 	subs.w	r4, r2, sl
 8001cc0:	eb63 050b 	sbc.w	r5, r3, fp
 8001cc4:	f04f 0200 	mov.w	r2, #0
 8001cc8:	f04f 0300 	mov.w	r3, #0
 8001ccc:	00eb      	lsls	r3, r5, #3
 8001cce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001cd2:	00e2      	lsls	r2, r4, #3
 8001cd4:	4614      	mov	r4, r2
 8001cd6:	461d      	mov	r5, r3
 8001cd8:	4643      	mov	r3, r8
 8001cda:	18e3      	adds	r3, r4, r3
 8001cdc:	603b      	str	r3, [r7, #0]
 8001cde:	464b      	mov	r3, r9
 8001ce0:	eb45 0303 	adc.w	r3, r5, r3
 8001ce4:	607b      	str	r3, [r7, #4]
 8001ce6:	f04f 0200 	mov.w	r2, #0
 8001cea:	f04f 0300 	mov.w	r3, #0
 8001cee:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001cf2:	4629      	mov	r1, r5
 8001cf4:	028b      	lsls	r3, r1, #10
 8001cf6:	4621      	mov	r1, r4
 8001cf8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001cfc:	4621      	mov	r1, r4
 8001cfe:	028a      	lsls	r2, r1, #10
 8001d00:	4610      	mov	r0, r2
 8001d02:	4619      	mov	r1, r3
 8001d04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d06:	2200      	movs	r2, #0
 8001d08:	61bb      	str	r3, [r7, #24]
 8001d0a:	61fa      	str	r2, [r7, #28]
 8001d0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d10:	f7fe fabe 	bl	8000290 <__aeabi_uldivmod>
 8001d14:	4602      	mov	r2, r0
 8001d16:	460b      	mov	r3, r1
 8001d18:	4613      	mov	r3, r2
 8001d1a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d1c:	4b0b      	ldr	r3, [pc, #44]	; (8001d4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	0c1b      	lsrs	r3, r3, #16
 8001d22:	f003 0303 	and.w	r3, r3, #3
 8001d26:	3301      	adds	r3, #1
 8001d28:	005b      	lsls	r3, r3, #1
 8001d2a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001d2c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001d2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001d30:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d34:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001d36:	e002      	b.n	8001d3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d38:	4b05      	ldr	r3, [pc, #20]	; (8001d50 <HAL_RCC_GetSysClockFreq+0x204>)
 8001d3a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001d3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3750      	adds	r7, #80	; 0x50
 8001d44:	46bd      	mov	sp, r7
 8001d46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d4a:	bf00      	nop
 8001d4c:	40023800 	.word	0x40023800
 8001d50:	00f42400 	.word	0x00f42400
 8001d54:	007a1200 	.word	0x007a1200

08001d58 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d101      	bne.n	8001d6c <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e025      	b.n	8001db8 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001d72:	b2db      	uxtb	r3, r3
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d106      	bne.n	8001d86 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8001d80:	6878      	ldr	r0, [r7, #4]
 8001d82:	f7fe fed8 	bl	8000b36 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2202      	movs	r2, #2
 8001d8a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	3304      	adds	r3, #4
 8001d96:	4619      	mov	r1, r3
 8001d98:	4610      	mov	r0, r2
 8001d9a:	f000 f86e 	bl	8001e7a <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6818      	ldr	r0, [r3, #0]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	461a      	mov	r2, r3
 8001da8:	6839      	ldr	r1, [r7, #0]
 8001daa:	f000 f8c3 	bl	8001f34 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2201      	movs	r2, #1
 8001db2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8001db6:	2300      	movs	r3, #0
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3708      	adds	r7, #8
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b086      	sub	sp, #24
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	60f8      	str	r0, [r7, #12]
 8001dc8:	60b9      	str	r1, [r7, #8]
 8001dca:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001dd2:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8001dd4:	7dfb      	ldrb	r3, [r7, #23]
 8001dd6:	2b02      	cmp	r3, #2
 8001dd8:	d101      	bne.n	8001dde <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8001dda:	2302      	movs	r3, #2
 8001ddc:	e021      	b.n	8001e22 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8001dde:	7dfb      	ldrb	r3, [r7, #23]
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d002      	beq.n	8001dea <HAL_SDRAM_SendCommand+0x2a>
 8001de4:	7dfb      	ldrb	r3, [r7, #23]
 8001de6:	2b05      	cmp	r3, #5
 8001de8:	d118      	bne.n	8001e1c <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	2202      	movs	r2, #2
 8001dee:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	687a      	ldr	r2, [r7, #4]
 8001df8:	68b9      	ldr	r1, [r7, #8]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f000 f903 	bl	8002006 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	2b02      	cmp	r3, #2
 8001e06:	d104      	bne.n	8001e12 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	2205      	movs	r2, #5
 8001e0c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8001e10:	e006      	b.n	8001e20 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	2201      	movs	r2, #1
 8001e16:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8001e1a:	e001      	b.n	8001e20 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e000      	b.n	8001e22 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8001e20:	2300      	movs	r3, #0
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3718      	adds	r7, #24
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}

08001e2a <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8001e2a:	b580      	push	{r7, lr}
 8001e2c:	b082      	sub	sp, #8
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
 8001e32:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	2b02      	cmp	r3, #2
 8001e3e:	d101      	bne.n	8001e44 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8001e40:	2302      	movs	r3, #2
 8001e42:	e016      	b.n	8001e72 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001e4a:	b2db      	uxtb	r3, r3
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d10f      	bne.n	8001e70 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2202      	movs	r2, #2
 8001e54:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	6839      	ldr	r1, [r7, #0]
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f000 f90e 	bl	8002080 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2201      	movs	r2, #1
 8001e68:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	e000      	b.n	8001e72 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3708      	adds	r7, #8
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8001e7a:	b480      	push	{r7}
 8001e7c:	b083      	sub	sp, #12
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
 8001e82:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d123      	bne.n	8001ed4 <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001e94:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001e98:	683a      	ldr	r2, [r7, #0]
 8001e9a:	6851      	ldr	r1, [r2, #4]
 8001e9c:	683a      	ldr	r2, [r7, #0]
 8001e9e:	6892      	ldr	r2, [r2, #8]
 8001ea0:	4311      	orrs	r1, r2
 8001ea2:	683a      	ldr	r2, [r7, #0]
 8001ea4:	68d2      	ldr	r2, [r2, #12]
 8001ea6:	4311      	orrs	r1, r2
 8001ea8:	683a      	ldr	r2, [r7, #0]
 8001eaa:	6912      	ldr	r2, [r2, #16]
 8001eac:	4311      	orrs	r1, r2
 8001eae:	683a      	ldr	r2, [r7, #0]
 8001eb0:	6952      	ldr	r2, [r2, #20]
 8001eb2:	4311      	orrs	r1, r2
 8001eb4:	683a      	ldr	r2, [r7, #0]
 8001eb6:	6992      	ldr	r2, [r2, #24]
 8001eb8:	4311      	orrs	r1, r2
 8001eba:	683a      	ldr	r2, [r7, #0]
 8001ebc:	69d2      	ldr	r2, [r2, #28]
 8001ebe:	4311      	orrs	r1, r2
 8001ec0:	683a      	ldr	r2, [r7, #0]
 8001ec2:	6a12      	ldr	r2, [r2, #32]
 8001ec4:	4311      	orrs	r1, r2
 8001ec6:	683a      	ldr	r2, [r7, #0]
 8001ec8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001eca:	430a      	orrs	r2, r1
 8001ecc:	431a      	orrs	r2, r3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	601a      	str	r2, [r3, #0]
 8001ed2:	e028      	b.n	8001f26 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	69d9      	ldr	r1, [r3, #28]
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	6a1b      	ldr	r3, [r3, #32]
 8001ee4:	4319      	orrs	r1, r3
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eea:	430b      	orrs	r3, r1
 8001eec:	431a      	orrs	r2, r3
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001efa:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001efe:	683a      	ldr	r2, [r7, #0]
 8001f00:	6851      	ldr	r1, [r2, #4]
 8001f02:	683a      	ldr	r2, [r7, #0]
 8001f04:	6892      	ldr	r2, [r2, #8]
 8001f06:	4311      	orrs	r1, r2
 8001f08:	683a      	ldr	r2, [r7, #0]
 8001f0a:	68d2      	ldr	r2, [r2, #12]
 8001f0c:	4311      	orrs	r1, r2
 8001f0e:	683a      	ldr	r2, [r7, #0]
 8001f10:	6912      	ldr	r2, [r2, #16]
 8001f12:	4311      	orrs	r1, r2
 8001f14:	683a      	ldr	r2, [r7, #0]
 8001f16:	6952      	ldr	r2, [r2, #20]
 8001f18:	4311      	orrs	r1, r2
 8001f1a:	683a      	ldr	r2, [r7, #0]
 8001f1c:	6992      	ldr	r2, [r2, #24]
 8001f1e:	430a      	orrs	r2, r1
 8001f20:	431a      	orrs	r2, r3
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8001f26:	2300      	movs	r3, #0
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	370c      	adds	r7, #12
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr

08001f34 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b085      	sub	sp, #20
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	60b9      	str	r1, [r7, #8]
 8001f3e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d128      	bne.n	8001f98 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8001f4e:	68bb      	ldr	r3, [r7, #8]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	1e59      	subs	r1, r3, #1
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	3b01      	subs	r3, #1
 8001f5a:	011b      	lsls	r3, r3, #4
 8001f5c:	4319      	orrs	r1, r3
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	3b01      	subs	r3, #1
 8001f64:	021b      	lsls	r3, r3, #8
 8001f66:	4319      	orrs	r1, r3
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	3b01      	subs	r3, #1
 8001f6e:	031b      	lsls	r3, r3, #12
 8001f70:	4319      	orrs	r1, r3
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	691b      	ldr	r3, [r3, #16]
 8001f76:	3b01      	subs	r3, #1
 8001f78:	041b      	lsls	r3, r3, #16
 8001f7a:	4319      	orrs	r1, r3
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	695b      	ldr	r3, [r3, #20]
 8001f80:	3b01      	subs	r3, #1
 8001f82:	051b      	lsls	r3, r3, #20
 8001f84:	4319      	orrs	r1, r3
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	699b      	ldr	r3, [r3, #24]
 8001f8a:	3b01      	subs	r3, #1
 8001f8c:	061b      	lsls	r3, r3, #24
 8001f8e:	430b      	orrs	r3, r1
 8001f90:	431a      	orrs	r2, r3
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	609a      	str	r2, [r3, #8]
 8001f96:	e02f      	b.n	8001ff8 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8001fa0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001fa4:	68ba      	ldr	r2, [r7, #8]
 8001fa6:	68d2      	ldr	r2, [r2, #12]
 8001fa8:	3a01      	subs	r2, #1
 8001faa:	0311      	lsls	r1, r2, #12
 8001fac:	68ba      	ldr	r2, [r7, #8]
 8001fae:	6952      	ldr	r2, [r2, #20]
 8001fb0:	3a01      	subs	r2, #1
 8001fb2:	0512      	lsls	r2, r2, #20
 8001fb4:	430a      	orrs	r2, r1
 8001fb6:	431a      	orrs	r2, r3
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	68db      	ldr	r3, [r3, #12]
 8001fc0:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	1e59      	subs	r1, r3, #1
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	3b01      	subs	r3, #1
 8001fd0:	011b      	lsls	r3, r3, #4
 8001fd2:	4319      	orrs	r1, r3
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	689b      	ldr	r3, [r3, #8]
 8001fd8:	3b01      	subs	r3, #1
 8001fda:	021b      	lsls	r3, r3, #8
 8001fdc:	4319      	orrs	r1, r3
 8001fde:	68bb      	ldr	r3, [r7, #8]
 8001fe0:	691b      	ldr	r3, [r3, #16]
 8001fe2:	3b01      	subs	r3, #1
 8001fe4:	041b      	lsls	r3, r3, #16
 8001fe6:	4319      	orrs	r1, r3
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	699b      	ldr	r3, [r3, #24]
 8001fec:	3b01      	subs	r3, #1
 8001fee:	061b      	lsls	r3, r3, #24
 8001ff0:	430b      	orrs	r3, r1
 8001ff2:	431a      	orrs	r2, r3
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8001ff8:	2300      	movs	r3, #0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3714      	adds	r7, #20
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr

08002006 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8002006:	b580      	push	{r7, lr}
 8002008:	b086      	sub	sp, #24
 800200a:	af00      	add	r7, sp, #0
 800200c:	60f8      	str	r0, [r7, #12]
 800200e:	60b9      	str	r1, [r7, #8]
 8002010:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8002012:	2300      	movs	r3, #0
 8002014:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	691b      	ldr	r3, [r3, #16]
 800201a:	0d9b      	lsrs	r3, r3, #22
 800201c:	059b      	lsls	r3, r3, #22
 800201e:	68ba      	ldr	r2, [r7, #8]
 8002020:	6811      	ldr	r1, [r2, #0]
 8002022:	68ba      	ldr	r2, [r7, #8]
 8002024:	6852      	ldr	r2, [r2, #4]
 8002026:	4311      	orrs	r1, r2
 8002028:	68ba      	ldr	r2, [r7, #8]
 800202a:	6892      	ldr	r2, [r2, #8]
 800202c:	3a01      	subs	r2, #1
 800202e:	0152      	lsls	r2, r2, #5
 8002030:	4311      	orrs	r1, r2
 8002032:	68ba      	ldr	r2, [r7, #8]
 8002034:	68d2      	ldr	r2, [r2, #12]
 8002036:	0252      	lsls	r2, r2, #9
 8002038:	430a      	orrs	r2, r1
 800203a:	431a      	orrs	r2, r3
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 8002040:	f7fe ff14 	bl	8000e6c <HAL_GetTick>
 8002044:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8002046:	e010      	b.n	800206a <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800204e:	d00c      	beq.n	800206a <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d007      	beq.n	8002066 <FMC_SDRAM_SendCommand+0x60>
 8002056:	f7fe ff09 	bl	8000e6c <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	429a      	cmp	r2, r3
 8002064:	d201      	bcs.n	800206a <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 8002066:	2303      	movs	r3, #3
 8002068:	e006      	b.n	8002078 <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	699b      	ldr	r3, [r3, #24]
 800206e:	f003 0320 	and.w	r3, r3, #32
 8002072:	2b20      	cmp	r3, #32
 8002074:	d0e8      	beq.n	8002048 <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 8002076:	2300      	movs	r3, #0
}
 8002078:	4618      	mov	r0, r3
 800207a:	3718      	adds	r7, #24
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}

08002080 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	695b      	ldr	r3, [r3, #20]
 800208e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002092:	f023 033e 	bic.w	r3, r3, #62	; 0x3e
 8002096:	683a      	ldr	r2, [r7, #0]
 8002098:	0052      	lsls	r2, r2, #1
 800209a:	431a      	orrs	r2, r3
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 80020a0:	2300      	movs	r3, #0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	370c      	adds	r7, #12
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
	...

080020b0 <srand>:
 80020b0:	b538      	push	{r3, r4, r5, lr}
 80020b2:	4b10      	ldr	r3, [pc, #64]	; (80020f4 <srand+0x44>)
 80020b4:	681d      	ldr	r5, [r3, #0]
 80020b6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80020b8:	4604      	mov	r4, r0
 80020ba:	b9b3      	cbnz	r3, 80020ea <srand+0x3a>
 80020bc:	2018      	movs	r0, #24
 80020be:	f000 f9fd 	bl	80024bc <malloc>
 80020c2:	4602      	mov	r2, r0
 80020c4:	6328      	str	r0, [r5, #48]	; 0x30
 80020c6:	b920      	cbnz	r0, 80020d2 <srand+0x22>
 80020c8:	4b0b      	ldr	r3, [pc, #44]	; (80020f8 <srand+0x48>)
 80020ca:	480c      	ldr	r0, [pc, #48]	; (80020fc <srand+0x4c>)
 80020cc:	2146      	movs	r1, #70	; 0x46
 80020ce:	f000 f98b 	bl	80023e8 <__assert_func>
 80020d2:	490b      	ldr	r1, [pc, #44]	; (8002100 <srand+0x50>)
 80020d4:	4b0b      	ldr	r3, [pc, #44]	; (8002104 <srand+0x54>)
 80020d6:	e9c0 1300 	strd	r1, r3, [r0]
 80020da:	4b0b      	ldr	r3, [pc, #44]	; (8002108 <srand+0x58>)
 80020dc:	6083      	str	r3, [r0, #8]
 80020de:	230b      	movs	r3, #11
 80020e0:	8183      	strh	r3, [r0, #12]
 80020e2:	2100      	movs	r1, #0
 80020e4:	2001      	movs	r0, #1
 80020e6:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80020ea:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80020ec:	2200      	movs	r2, #0
 80020ee:	611c      	str	r4, [r3, #16]
 80020f0:	615a      	str	r2, [r3, #20]
 80020f2:	bd38      	pop	{r3, r4, r5, pc}
 80020f4:	20000064 	.word	0x20000064
 80020f8:	0800305c 	.word	0x0800305c
 80020fc:	08003073 	.word	0x08003073
 8002100:	abcd330e 	.word	0xabcd330e
 8002104:	e66d1234 	.word	0xe66d1234
 8002108:	0005deec 	.word	0x0005deec

0800210c <std>:
 800210c:	2300      	movs	r3, #0
 800210e:	b510      	push	{r4, lr}
 8002110:	4604      	mov	r4, r0
 8002112:	e9c0 3300 	strd	r3, r3, [r0]
 8002116:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800211a:	6083      	str	r3, [r0, #8]
 800211c:	8181      	strh	r1, [r0, #12]
 800211e:	6643      	str	r3, [r0, #100]	; 0x64
 8002120:	81c2      	strh	r2, [r0, #14]
 8002122:	6183      	str	r3, [r0, #24]
 8002124:	4619      	mov	r1, r3
 8002126:	2208      	movs	r2, #8
 8002128:	305c      	adds	r0, #92	; 0x5c
 800212a:	f000 f8e2 	bl	80022f2 <memset>
 800212e:	4b05      	ldr	r3, [pc, #20]	; (8002144 <std+0x38>)
 8002130:	6263      	str	r3, [r4, #36]	; 0x24
 8002132:	4b05      	ldr	r3, [pc, #20]	; (8002148 <std+0x3c>)
 8002134:	62a3      	str	r3, [r4, #40]	; 0x28
 8002136:	4b05      	ldr	r3, [pc, #20]	; (800214c <std+0x40>)
 8002138:	62e3      	str	r3, [r4, #44]	; 0x2c
 800213a:	4b05      	ldr	r3, [pc, #20]	; (8002150 <std+0x44>)
 800213c:	6224      	str	r4, [r4, #32]
 800213e:	6323      	str	r3, [r4, #48]	; 0x30
 8002140:	bd10      	pop	{r4, pc}
 8002142:	bf00      	nop
 8002144:	0800226d 	.word	0x0800226d
 8002148:	0800228f 	.word	0x0800228f
 800214c:	080022c7 	.word	0x080022c7
 8002150:	080022eb 	.word	0x080022eb

08002154 <stdio_exit_handler>:
 8002154:	4a02      	ldr	r2, [pc, #8]	; (8002160 <stdio_exit_handler+0xc>)
 8002156:	4903      	ldr	r1, [pc, #12]	; (8002164 <stdio_exit_handler+0x10>)
 8002158:	4803      	ldr	r0, [pc, #12]	; (8002168 <stdio_exit_handler+0x14>)
 800215a:	f000 b869 	b.w	8002230 <_fwalk_sglue>
 800215e:	bf00      	nop
 8002160:	2000000c 	.word	0x2000000c
 8002164:	08002731 	.word	0x08002731
 8002168:	20000018 	.word	0x20000018

0800216c <cleanup_stdio>:
 800216c:	6841      	ldr	r1, [r0, #4]
 800216e:	4b0c      	ldr	r3, [pc, #48]	; (80021a0 <cleanup_stdio+0x34>)
 8002170:	4299      	cmp	r1, r3
 8002172:	b510      	push	{r4, lr}
 8002174:	4604      	mov	r4, r0
 8002176:	d001      	beq.n	800217c <cleanup_stdio+0x10>
 8002178:	f000 fada 	bl	8002730 <_fflush_r>
 800217c:	68a1      	ldr	r1, [r4, #8]
 800217e:	4b09      	ldr	r3, [pc, #36]	; (80021a4 <cleanup_stdio+0x38>)
 8002180:	4299      	cmp	r1, r3
 8002182:	d002      	beq.n	800218a <cleanup_stdio+0x1e>
 8002184:	4620      	mov	r0, r4
 8002186:	f000 fad3 	bl	8002730 <_fflush_r>
 800218a:	68e1      	ldr	r1, [r4, #12]
 800218c:	4b06      	ldr	r3, [pc, #24]	; (80021a8 <cleanup_stdio+0x3c>)
 800218e:	4299      	cmp	r1, r3
 8002190:	d004      	beq.n	800219c <cleanup_stdio+0x30>
 8002192:	4620      	mov	r0, r4
 8002194:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002198:	f000 baca 	b.w	8002730 <_fflush_r>
 800219c:	bd10      	pop	{r4, pc}
 800219e:	bf00      	nop
 80021a0:	200000c0 	.word	0x200000c0
 80021a4:	20000128 	.word	0x20000128
 80021a8:	20000190 	.word	0x20000190

080021ac <global_stdio_init.part.0>:
 80021ac:	b510      	push	{r4, lr}
 80021ae:	4b0b      	ldr	r3, [pc, #44]	; (80021dc <global_stdio_init.part.0+0x30>)
 80021b0:	4c0b      	ldr	r4, [pc, #44]	; (80021e0 <global_stdio_init.part.0+0x34>)
 80021b2:	4a0c      	ldr	r2, [pc, #48]	; (80021e4 <global_stdio_init.part.0+0x38>)
 80021b4:	601a      	str	r2, [r3, #0]
 80021b6:	4620      	mov	r0, r4
 80021b8:	2200      	movs	r2, #0
 80021ba:	2104      	movs	r1, #4
 80021bc:	f7ff ffa6 	bl	800210c <std>
 80021c0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80021c4:	2201      	movs	r2, #1
 80021c6:	2109      	movs	r1, #9
 80021c8:	f7ff ffa0 	bl	800210c <std>
 80021cc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80021d0:	2202      	movs	r2, #2
 80021d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80021d6:	2112      	movs	r1, #18
 80021d8:	f7ff bf98 	b.w	800210c <std>
 80021dc:	200001f8 	.word	0x200001f8
 80021e0:	200000c0 	.word	0x200000c0
 80021e4:	08002155 	.word	0x08002155

080021e8 <__sfp_lock_acquire>:
 80021e8:	4801      	ldr	r0, [pc, #4]	; (80021f0 <__sfp_lock_acquire+0x8>)
 80021ea:	f000 b8fb 	b.w	80023e4 <__retarget_lock_acquire_recursive>
 80021ee:	bf00      	nop
 80021f0:	20000201 	.word	0x20000201

080021f4 <__sfp_lock_release>:
 80021f4:	4801      	ldr	r0, [pc, #4]	; (80021fc <__sfp_lock_release+0x8>)
 80021f6:	f000 b8f6 	b.w	80023e6 <__retarget_lock_release_recursive>
 80021fa:	bf00      	nop
 80021fc:	20000201 	.word	0x20000201

08002200 <__sinit>:
 8002200:	b510      	push	{r4, lr}
 8002202:	4604      	mov	r4, r0
 8002204:	f7ff fff0 	bl	80021e8 <__sfp_lock_acquire>
 8002208:	6a23      	ldr	r3, [r4, #32]
 800220a:	b11b      	cbz	r3, 8002214 <__sinit+0x14>
 800220c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002210:	f7ff bff0 	b.w	80021f4 <__sfp_lock_release>
 8002214:	4b04      	ldr	r3, [pc, #16]	; (8002228 <__sinit+0x28>)
 8002216:	6223      	str	r3, [r4, #32]
 8002218:	4b04      	ldr	r3, [pc, #16]	; (800222c <__sinit+0x2c>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d1f5      	bne.n	800220c <__sinit+0xc>
 8002220:	f7ff ffc4 	bl	80021ac <global_stdio_init.part.0>
 8002224:	e7f2      	b.n	800220c <__sinit+0xc>
 8002226:	bf00      	nop
 8002228:	0800216d 	.word	0x0800216d
 800222c:	200001f8 	.word	0x200001f8

08002230 <_fwalk_sglue>:
 8002230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002234:	4607      	mov	r7, r0
 8002236:	4688      	mov	r8, r1
 8002238:	4614      	mov	r4, r2
 800223a:	2600      	movs	r6, #0
 800223c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002240:	f1b9 0901 	subs.w	r9, r9, #1
 8002244:	d505      	bpl.n	8002252 <_fwalk_sglue+0x22>
 8002246:	6824      	ldr	r4, [r4, #0]
 8002248:	2c00      	cmp	r4, #0
 800224a:	d1f7      	bne.n	800223c <_fwalk_sglue+0xc>
 800224c:	4630      	mov	r0, r6
 800224e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002252:	89ab      	ldrh	r3, [r5, #12]
 8002254:	2b01      	cmp	r3, #1
 8002256:	d907      	bls.n	8002268 <_fwalk_sglue+0x38>
 8002258:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800225c:	3301      	adds	r3, #1
 800225e:	d003      	beq.n	8002268 <_fwalk_sglue+0x38>
 8002260:	4629      	mov	r1, r5
 8002262:	4638      	mov	r0, r7
 8002264:	47c0      	blx	r8
 8002266:	4306      	orrs	r6, r0
 8002268:	3568      	adds	r5, #104	; 0x68
 800226a:	e7e9      	b.n	8002240 <_fwalk_sglue+0x10>

0800226c <__sread>:
 800226c:	b510      	push	{r4, lr}
 800226e:	460c      	mov	r4, r1
 8002270:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002274:	f000 f868 	bl	8002348 <_read_r>
 8002278:	2800      	cmp	r0, #0
 800227a:	bfab      	itete	ge
 800227c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800227e:	89a3      	ldrhlt	r3, [r4, #12]
 8002280:	181b      	addge	r3, r3, r0
 8002282:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002286:	bfac      	ite	ge
 8002288:	6563      	strge	r3, [r4, #84]	; 0x54
 800228a:	81a3      	strhlt	r3, [r4, #12]
 800228c:	bd10      	pop	{r4, pc}

0800228e <__swrite>:
 800228e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002292:	461f      	mov	r7, r3
 8002294:	898b      	ldrh	r3, [r1, #12]
 8002296:	05db      	lsls	r3, r3, #23
 8002298:	4605      	mov	r5, r0
 800229a:	460c      	mov	r4, r1
 800229c:	4616      	mov	r6, r2
 800229e:	d505      	bpl.n	80022ac <__swrite+0x1e>
 80022a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80022a4:	2302      	movs	r3, #2
 80022a6:	2200      	movs	r2, #0
 80022a8:	f000 f83c 	bl	8002324 <_lseek_r>
 80022ac:	89a3      	ldrh	r3, [r4, #12]
 80022ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80022b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80022b6:	81a3      	strh	r3, [r4, #12]
 80022b8:	4632      	mov	r2, r6
 80022ba:	463b      	mov	r3, r7
 80022bc:	4628      	mov	r0, r5
 80022be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80022c2:	f000 b853 	b.w	800236c <_write_r>

080022c6 <__sseek>:
 80022c6:	b510      	push	{r4, lr}
 80022c8:	460c      	mov	r4, r1
 80022ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80022ce:	f000 f829 	bl	8002324 <_lseek_r>
 80022d2:	1c43      	adds	r3, r0, #1
 80022d4:	89a3      	ldrh	r3, [r4, #12]
 80022d6:	bf15      	itete	ne
 80022d8:	6560      	strne	r0, [r4, #84]	; 0x54
 80022da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80022de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80022e2:	81a3      	strheq	r3, [r4, #12]
 80022e4:	bf18      	it	ne
 80022e6:	81a3      	strhne	r3, [r4, #12]
 80022e8:	bd10      	pop	{r4, pc}

080022ea <__sclose>:
 80022ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80022ee:	f000 b809 	b.w	8002304 <_close_r>

080022f2 <memset>:
 80022f2:	4402      	add	r2, r0
 80022f4:	4603      	mov	r3, r0
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d100      	bne.n	80022fc <memset+0xa>
 80022fa:	4770      	bx	lr
 80022fc:	f803 1b01 	strb.w	r1, [r3], #1
 8002300:	e7f9      	b.n	80022f6 <memset+0x4>
	...

08002304 <_close_r>:
 8002304:	b538      	push	{r3, r4, r5, lr}
 8002306:	4d06      	ldr	r5, [pc, #24]	; (8002320 <_close_r+0x1c>)
 8002308:	2300      	movs	r3, #0
 800230a:	4604      	mov	r4, r0
 800230c:	4608      	mov	r0, r1
 800230e:	602b      	str	r3, [r5, #0]
 8002310:	f7fe fca0 	bl	8000c54 <_close>
 8002314:	1c43      	adds	r3, r0, #1
 8002316:	d102      	bne.n	800231e <_close_r+0x1a>
 8002318:	682b      	ldr	r3, [r5, #0]
 800231a:	b103      	cbz	r3, 800231e <_close_r+0x1a>
 800231c:	6023      	str	r3, [r4, #0]
 800231e:	bd38      	pop	{r3, r4, r5, pc}
 8002320:	200001fc 	.word	0x200001fc

08002324 <_lseek_r>:
 8002324:	b538      	push	{r3, r4, r5, lr}
 8002326:	4d07      	ldr	r5, [pc, #28]	; (8002344 <_lseek_r+0x20>)
 8002328:	4604      	mov	r4, r0
 800232a:	4608      	mov	r0, r1
 800232c:	4611      	mov	r1, r2
 800232e:	2200      	movs	r2, #0
 8002330:	602a      	str	r2, [r5, #0]
 8002332:	461a      	mov	r2, r3
 8002334:	f7fe fcb5 	bl	8000ca2 <_lseek>
 8002338:	1c43      	adds	r3, r0, #1
 800233a:	d102      	bne.n	8002342 <_lseek_r+0x1e>
 800233c:	682b      	ldr	r3, [r5, #0]
 800233e:	b103      	cbz	r3, 8002342 <_lseek_r+0x1e>
 8002340:	6023      	str	r3, [r4, #0]
 8002342:	bd38      	pop	{r3, r4, r5, pc}
 8002344:	200001fc 	.word	0x200001fc

08002348 <_read_r>:
 8002348:	b538      	push	{r3, r4, r5, lr}
 800234a:	4d07      	ldr	r5, [pc, #28]	; (8002368 <_read_r+0x20>)
 800234c:	4604      	mov	r4, r0
 800234e:	4608      	mov	r0, r1
 8002350:	4611      	mov	r1, r2
 8002352:	2200      	movs	r2, #0
 8002354:	602a      	str	r2, [r5, #0]
 8002356:	461a      	mov	r2, r3
 8002358:	f7fe fc43 	bl	8000be2 <_read>
 800235c:	1c43      	adds	r3, r0, #1
 800235e:	d102      	bne.n	8002366 <_read_r+0x1e>
 8002360:	682b      	ldr	r3, [r5, #0]
 8002362:	b103      	cbz	r3, 8002366 <_read_r+0x1e>
 8002364:	6023      	str	r3, [r4, #0]
 8002366:	bd38      	pop	{r3, r4, r5, pc}
 8002368:	200001fc 	.word	0x200001fc

0800236c <_write_r>:
 800236c:	b538      	push	{r3, r4, r5, lr}
 800236e:	4d07      	ldr	r5, [pc, #28]	; (800238c <_write_r+0x20>)
 8002370:	4604      	mov	r4, r0
 8002372:	4608      	mov	r0, r1
 8002374:	4611      	mov	r1, r2
 8002376:	2200      	movs	r2, #0
 8002378:	602a      	str	r2, [r5, #0]
 800237a:	461a      	mov	r2, r3
 800237c:	f7fe fc4e 	bl	8000c1c <_write>
 8002380:	1c43      	adds	r3, r0, #1
 8002382:	d102      	bne.n	800238a <_write_r+0x1e>
 8002384:	682b      	ldr	r3, [r5, #0]
 8002386:	b103      	cbz	r3, 800238a <_write_r+0x1e>
 8002388:	6023      	str	r3, [r4, #0]
 800238a:	bd38      	pop	{r3, r4, r5, pc}
 800238c:	200001fc 	.word	0x200001fc

08002390 <__errno>:
 8002390:	4b01      	ldr	r3, [pc, #4]	; (8002398 <__errno+0x8>)
 8002392:	6818      	ldr	r0, [r3, #0]
 8002394:	4770      	bx	lr
 8002396:	bf00      	nop
 8002398:	20000064 	.word	0x20000064

0800239c <__libc_init_array>:
 800239c:	b570      	push	{r4, r5, r6, lr}
 800239e:	4d0d      	ldr	r5, [pc, #52]	; (80023d4 <__libc_init_array+0x38>)
 80023a0:	4c0d      	ldr	r4, [pc, #52]	; (80023d8 <__libc_init_array+0x3c>)
 80023a2:	1b64      	subs	r4, r4, r5
 80023a4:	10a4      	asrs	r4, r4, #2
 80023a6:	2600      	movs	r6, #0
 80023a8:	42a6      	cmp	r6, r4
 80023aa:	d109      	bne.n	80023c0 <__libc_init_array+0x24>
 80023ac:	4d0b      	ldr	r5, [pc, #44]	; (80023dc <__libc_init_array+0x40>)
 80023ae:	4c0c      	ldr	r4, [pc, #48]	; (80023e0 <__libc_init_array+0x44>)
 80023b0:	f000 fe40 	bl	8003034 <_init>
 80023b4:	1b64      	subs	r4, r4, r5
 80023b6:	10a4      	asrs	r4, r4, #2
 80023b8:	2600      	movs	r6, #0
 80023ba:	42a6      	cmp	r6, r4
 80023bc:	d105      	bne.n	80023ca <__libc_init_array+0x2e>
 80023be:	bd70      	pop	{r4, r5, r6, pc}
 80023c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80023c4:	4798      	blx	r3
 80023c6:	3601      	adds	r6, #1
 80023c8:	e7ee      	b.n	80023a8 <__libc_init_array+0xc>
 80023ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80023ce:	4798      	blx	r3
 80023d0:	3601      	adds	r6, #1
 80023d2:	e7f2      	b.n	80023ba <__libc_init_array+0x1e>
 80023d4:	08003144 	.word	0x08003144
 80023d8:	08003144 	.word	0x08003144
 80023dc:	08003144 	.word	0x08003144
 80023e0:	08003148 	.word	0x08003148

080023e4 <__retarget_lock_acquire_recursive>:
 80023e4:	4770      	bx	lr

080023e6 <__retarget_lock_release_recursive>:
 80023e6:	4770      	bx	lr

080023e8 <__assert_func>:
 80023e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80023ea:	4614      	mov	r4, r2
 80023ec:	461a      	mov	r2, r3
 80023ee:	4b09      	ldr	r3, [pc, #36]	; (8002414 <__assert_func+0x2c>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4605      	mov	r5, r0
 80023f4:	68d8      	ldr	r0, [r3, #12]
 80023f6:	b14c      	cbz	r4, 800240c <__assert_func+0x24>
 80023f8:	4b07      	ldr	r3, [pc, #28]	; (8002418 <__assert_func+0x30>)
 80023fa:	9100      	str	r1, [sp, #0]
 80023fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8002400:	4906      	ldr	r1, [pc, #24]	; (800241c <__assert_func+0x34>)
 8002402:	462b      	mov	r3, r5
 8002404:	f000 f9bc 	bl	8002780 <fiprintf>
 8002408:	f000 f9dc 	bl	80027c4 <abort>
 800240c:	4b04      	ldr	r3, [pc, #16]	; (8002420 <__assert_func+0x38>)
 800240e:	461c      	mov	r4, r3
 8002410:	e7f3      	b.n	80023fa <__assert_func+0x12>
 8002412:	bf00      	nop
 8002414:	20000064 	.word	0x20000064
 8002418:	080030cb 	.word	0x080030cb
 800241c:	080030d8 	.word	0x080030d8
 8002420:	08003106 	.word	0x08003106

08002424 <_free_r>:
 8002424:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002426:	2900      	cmp	r1, #0
 8002428:	d044      	beq.n	80024b4 <_free_r+0x90>
 800242a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800242e:	9001      	str	r0, [sp, #4]
 8002430:	2b00      	cmp	r3, #0
 8002432:	f1a1 0404 	sub.w	r4, r1, #4
 8002436:	bfb8      	it	lt
 8002438:	18e4      	addlt	r4, r4, r3
 800243a:	f000 f8e7 	bl	800260c <__malloc_lock>
 800243e:	4a1e      	ldr	r2, [pc, #120]	; (80024b8 <_free_r+0x94>)
 8002440:	9801      	ldr	r0, [sp, #4]
 8002442:	6813      	ldr	r3, [r2, #0]
 8002444:	b933      	cbnz	r3, 8002454 <_free_r+0x30>
 8002446:	6063      	str	r3, [r4, #4]
 8002448:	6014      	str	r4, [r2, #0]
 800244a:	b003      	add	sp, #12
 800244c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002450:	f000 b8e2 	b.w	8002618 <__malloc_unlock>
 8002454:	42a3      	cmp	r3, r4
 8002456:	d908      	bls.n	800246a <_free_r+0x46>
 8002458:	6825      	ldr	r5, [r4, #0]
 800245a:	1961      	adds	r1, r4, r5
 800245c:	428b      	cmp	r3, r1
 800245e:	bf01      	itttt	eq
 8002460:	6819      	ldreq	r1, [r3, #0]
 8002462:	685b      	ldreq	r3, [r3, #4]
 8002464:	1949      	addeq	r1, r1, r5
 8002466:	6021      	streq	r1, [r4, #0]
 8002468:	e7ed      	b.n	8002446 <_free_r+0x22>
 800246a:	461a      	mov	r2, r3
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	b10b      	cbz	r3, 8002474 <_free_r+0x50>
 8002470:	42a3      	cmp	r3, r4
 8002472:	d9fa      	bls.n	800246a <_free_r+0x46>
 8002474:	6811      	ldr	r1, [r2, #0]
 8002476:	1855      	adds	r5, r2, r1
 8002478:	42a5      	cmp	r5, r4
 800247a:	d10b      	bne.n	8002494 <_free_r+0x70>
 800247c:	6824      	ldr	r4, [r4, #0]
 800247e:	4421      	add	r1, r4
 8002480:	1854      	adds	r4, r2, r1
 8002482:	42a3      	cmp	r3, r4
 8002484:	6011      	str	r1, [r2, #0]
 8002486:	d1e0      	bne.n	800244a <_free_r+0x26>
 8002488:	681c      	ldr	r4, [r3, #0]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	6053      	str	r3, [r2, #4]
 800248e:	440c      	add	r4, r1
 8002490:	6014      	str	r4, [r2, #0]
 8002492:	e7da      	b.n	800244a <_free_r+0x26>
 8002494:	d902      	bls.n	800249c <_free_r+0x78>
 8002496:	230c      	movs	r3, #12
 8002498:	6003      	str	r3, [r0, #0]
 800249a:	e7d6      	b.n	800244a <_free_r+0x26>
 800249c:	6825      	ldr	r5, [r4, #0]
 800249e:	1961      	adds	r1, r4, r5
 80024a0:	428b      	cmp	r3, r1
 80024a2:	bf04      	itt	eq
 80024a4:	6819      	ldreq	r1, [r3, #0]
 80024a6:	685b      	ldreq	r3, [r3, #4]
 80024a8:	6063      	str	r3, [r4, #4]
 80024aa:	bf04      	itt	eq
 80024ac:	1949      	addeq	r1, r1, r5
 80024ae:	6021      	streq	r1, [r4, #0]
 80024b0:	6054      	str	r4, [r2, #4]
 80024b2:	e7ca      	b.n	800244a <_free_r+0x26>
 80024b4:	b003      	add	sp, #12
 80024b6:	bd30      	pop	{r4, r5, pc}
 80024b8:	20000204 	.word	0x20000204

080024bc <malloc>:
 80024bc:	4b02      	ldr	r3, [pc, #8]	; (80024c8 <malloc+0xc>)
 80024be:	4601      	mov	r1, r0
 80024c0:	6818      	ldr	r0, [r3, #0]
 80024c2:	f000 b823 	b.w	800250c <_malloc_r>
 80024c6:	bf00      	nop
 80024c8:	20000064 	.word	0x20000064

080024cc <sbrk_aligned>:
 80024cc:	b570      	push	{r4, r5, r6, lr}
 80024ce:	4e0e      	ldr	r6, [pc, #56]	; (8002508 <sbrk_aligned+0x3c>)
 80024d0:	460c      	mov	r4, r1
 80024d2:	6831      	ldr	r1, [r6, #0]
 80024d4:	4605      	mov	r5, r0
 80024d6:	b911      	cbnz	r1, 80024de <sbrk_aligned+0x12>
 80024d8:	f000 f964 	bl	80027a4 <_sbrk_r>
 80024dc:	6030      	str	r0, [r6, #0]
 80024de:	4621      	mov	r1, r4
 80024e0:	4628      	mov	r0, r5
 80024e2:	f000 f95f 	bl	80027a4 <_sbrk_r>
 80024e6:	1c43      	adds	r3, r0, #1
 80024e8:	d00a      	beq.n	8002500 <sbrk_aligned+0x34>
 80024ea:	1cc4      	adds	r4, r0, #3
 80024ec:	f024 0403 	bic.w	r4, r4, #3
 80024f0:	42a0      	cmp	r0, r4
 80024f2:	d007      	beq.n	8002504 <sbrk_aligned+0x38>
 80024f4:	1a21      	subs	r1, r4, r0
 80024f6:	4628      	mov	r0, r5
 80024f8:	f000 f954 	bl	80027a4 <_sbrk_r>
 80024fc:	3001      	adds	r0, #1
 80024fe:	d101      	bne.n	8002504 <sbrk_aligned+0x38>
 8002500:	f04f 34ff 	mov.w	r4, #4294967295
 8002504:	4620      	mov	r0, r4
 8002506:	bd70      	pop	{r4, r5, r6, pc}
 8002508:	20000208 	.word	0x20000208

0800250c <_malloc_r>:
 800250c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002510:	1ccd      	adds	r5, r1, #3
 8002512:	f025 0503 	bic.w	r5, r5, #3
 8002516:	3508      	adds	r5, #8
 8002518:	2d0c      	cmp	r5, #12
 800251a:	bf38      	it	cc
 800251c:	250c      	movcc	r5, #12
 800251e:	2d00      	cmp	r5, #0
 8002520:	4607      	mov	r7, r0
 8002522:	db01      	blt.n	8002528 <_malloc_r+0x1c>
 8002524:	42a9      	cmp	r1, r5
 8002526:	d905      	bls.n	8002534 <_malloc_r+0x28>
 8002528:	230c      	movs	r3, #12
 800252a:	603b      	str	r3, [r7, #0]
 800252c:	2600      	movs	r6, #0
 800252e:	4630      	mov	r0, r6
 8002530:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002534:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002608 <_malloc_r+0xfc>
 8002538:	f000 f868 	bl	800260c <__malloc_lock>
 800253c:	f8d8 3000 	ldr.w	r3, [r8]
 8002540:	461c      	mov	r4, r3
 8002542:	bb5c      	cbnz	r4, 800259c <_malloc_r+0x90>
 8002544:	4629      	mov	r1, r5
 8002546:	4638      	mov	r0, r7
 8002548:	f7ff ffc0 	bl	80024cc <sbrk_aligned>
 800254c:	1c43      	adds	r3, r0, #1
 800254e:	4604      	mov	r4, r0
 8002550:	d155      	bne.n	80025fe <_malloc_r+0xf2>
 8002552:	f8d8 4000 	ldr.w	r4, [r8]
 8002556:	4626      	mov	r6, r4
 8002558:	2e00      	cmp	r6, #0
 800255a:	d145      	bne.n	80025e8 <_malloc_r+0xdc>
 800255c:	2c00      	cmp	r4, #0
 800255e:	d048      	beq.n	80025f2 <_malloc_r+0xe6>
 8002560:	6823      	ldr	r3, [r4, #0]
 8002562:	4631      	mov	r1, r6
 8002564:	4638      	mov	r0, r7
 8002566:	eb04 0903 	add.w	r9, r4, r3
 800256a:	f000 f91b 	bl	80027a4 <_sbrk_r>
 800256e:	4581      	cmp	r9, r0
 8002570:	d13f      	bne.n	80025f2 <_malloc_r+0xe6>
 8002572:	6821      	ldr	r1, [r4, #0]
 8002574:	1a6d      	subs	r5, r5, r1
 8002576:	4629      	mov	r1, r5
 8002578:	4638      	mov	r0, r7
 800257a:	f7ff ffa7 	bl	80024cc <sbrk_aligned>
 800257e:	3001      	adds	r0, #1
 8002580:	d037      	beq.n	80025f2 <_malloc_r+0xe6>
 8002582:	6823      	ldr	r3, [r4, #0]
 8002584:	442b      	add	r3, r5
 8002586:	6023      	str	r3, [r4, #0]
 8002588:	f8d8 3000 	ldr.w	r3, [r8]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d038      	beq.n	8002602 <_malloc_r+0xf6>
 8002590:	685a      	ldr	r2, [r3, #4]
 8002592:	42a2      	cmp	r2, r4
 8002594:	d12b      	bne.n	80025ee <_malloc_r+0xe2>
 8002596:	2200      	movs	r2, #0
 8002598:	605a      	str	r2, [r3, #4]
 800259a:	e00f      	b.n	80025bc <_malloc_r+0xb0>
 800259c:	6822      	ldr	r2, [r4, #0]
 800259e:	1b52      	subs	r2, r2, r5
 80025a0:	d41f      	bmi.n	80025e2 <_malloc_r+0xd6>
 80025a2:	2a0b      	cmp	r2, #11
 80025a4:	d917      	bls.n	80025d6 <_malloc_r+0xca>
 80025a6:	1961      	adds	r1, r4, r5
 80025a8:	42a3      	cmp	r3, r4
 80025aa:	6025      	str	r5, [r4, #0]
 80025ac:	bf18      	it	ne
 80025ae:	6059      	strne	r1, [r3, #4]
 80025b0:	6863      	ldr	r3, [r4, #4]
 80025b2:	bf08      	it	eq
 80025b4:	f8c8 1000 	streq.w	r1, [r8]
 80025b8:	5162      	str	r2, [r4, r5]
 80025ba:	604b      	str	r3, [r1, #4]
 80025bc:	4638      	mov	r0, r7
 80025be:	f104 060b 	add.w	r6, r4, #11
 80025c2:	f000 f829 	bl	8002618 <__malloc_unlock>
 80025c6:	f026 0607 	bic.w	r6, r6, #7
 80025ca:	1d23      	adds	r3, r4, #4
 80025cc:	1af2      	subs	r2, r6, r3
 80025ce:	d0ae      	beq.n	800252e <_malloc_r+0x22>
 80025d0:	1b9b      	subs	r3, r3, r6
 80025d2:	50a3      	str	r3, [r4, r2]
 80025d4:	e7ab      	b.n	800252e <_malloc_r+0x22>
 80025d6:	42a3      	cmp	r3, r4
 80025d8:	6862      	ldr	r2, [r4, #4]
 80025da:	d1dd      	bne.n	8002598 <_malloc_r+0x8c>
 80025dc:	f8c8 2000 	str.w	r2, [r8]
 80025e0:	e7ec      	b.n	80025bc <_malloc_r+0xb0>
 80025e2:	4623      	mov	r3, r4
 80025e4:	6864      	ldr	r4, [r4, #4]
 80025e6:	e7ac      	b.n	8002542 <_malloc_r+0x36>
 80025e8:	4634      	mov	r4, r6
 80025ea:	6876      	ldr	r6, [r6, #4]
 80025ec:	e7b4      	b.n	8002558 <_malloc_r+0x4c>
 80025ee:	4613      	mov	r3, r2
 80025f0:	e7cc      	b.n	800258c <_malloc_r+0x80>
 80025f2:	230c      	movs	r3, #12
 80025f4:	603b      	str	r3, [r7, #0]
 80025f6:	4638      	mov	r0, r7
 80025f8:	f000 f80e 	bl	8002618 <__malloc_unlock>
 80025fc:	e797      	b.n	800252e <_malloc_r+0x22>
 80025fe:	6025      	str	r5, [r4, #0]
 8002600:	e7dc      	b.n	80025bc <_malloc_r+0xb0>
 8002602:	605b      	str	r3, [r3, #4]
 8002604:	deff      	udf	#255	; 0xff
 8002606:	bf00      	nop
 8002608:	20000204 	.word	0x20000204

0800260c <__malloc_lock>:
 800260c:	4801      	ldr	r0, [pc, #4]	; (8002614 <__malloc_lock+0x8>)
 800260e:	f7ff bee9 	b.w	80023e4 <__retarget_lock_acquire_recursive>
 8002612:	bf00      	nop
 8002614:	20000200 	.word	0x20000200

08002618 <__malloc_unlock>:
 8002618:	4801      	ldr	r0, [pc, #4]	; (8002620 <__malloc_unlock+0x8>)
 800261a:	f7ff bee4 	b.w	80023e6 <__retarget_lock_release_recursive>
 800261e:	bf00      	nop
 8002620:	20000200 	.word	0x20000200

08002624 <__sflush_r>:
 8002624:	898a      	ldrh	r2, [r1, #12]
 8002626:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800262a:	4605      	mov	r5, r0
 800262c:	0710      	lsls	r0, r2, #28
 800262e:	460c      	mov	r4, r1
 8002630:	d458      	bmi.n	80026e4 <__sflush_r+0xc0>
 8002632:	684b      	ldr	r3, [r1, #4]
 8002634:	2b00      	cmp	r3, #0
 8002636:	dc05      	bgt.n	8002644 <__sflush_r+0x20>
 8002638:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800263a:	2b00      	cmp	r3, #0
 800263c:	dc02      	bgt.n	8002644 <__sflush_r+0x20>
 800263e:	2000      	movs	r0, #0
 8002640:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002644:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002646:	2e00      	cmp	r6, #0
 8002648:	d0f9      	beq.n	800263e <__sflush_r+0x1a>
 800264a:	2300      	movs	r3, #0
 800264c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002650:	682f      	ldr	r7, [r5, #0]
 8002652:	6a21      	ldr	r1, [r4, #32]
 8002654:	602b      	str	r3, [r5, #0]
 8002656:	d032      	beq.n	80026be <__sflush_r+0x9a>
 8002658:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800265a:	89a3      	ldrh	r3, [r4, #12]
 800265c:	075a      	lsls	r2, r3, #29
 800265e:	d505      	bpl.n	800266c <__sflush_r+0x48>
 8002660:	6863      	ldr	r3, [r4, #4]
 8002662:	1ac0      	subs	r0, r0, r3
 8002664:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002666:	b10b      	cbz	r3, 800266c <__sflush_r+0x48>
 8002668:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800266a:	1ac0      	subs	r0, r0, r3
 800266c:	2300      	movs	r3, #0
 800266e:	4602      	mov	r2, r0
 8002670:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002672:	6a21      	ldr	r1, [r4, #32]
 8002674:	4628      	mov	r0, r5
 8002676:	47b0      	blx	r6
 8002678:	1c43      	adds	r3, r0, #1
 800267a:	89a3      	ldrh	r3, [r4, #12]
 800267c:	d106      	bne.n	800268c <__sflush_r+0x68>
 800267e:	6829      	ldr	r1, [r5, #0]
 8002680:	291d      	cmp	r1, #29
 8002682:	d82b      	bhi.n	80026dc <__sflush_r+0xb8>
 8002684:	4a29      	ldr	r2, [pc, #164]	; (800272c <__sflush_r+0x108>)
 8002686:	410a      	asrs	r2, r1
 8002688:	07d6      	lsls	r6, r2, #31
 800268a:	d427      	bmi.n	80026dc <__sflush_r+0xb8>
 800268c:	2200      	movs	r2, #0
 800268e:	6062      	str	r2, [r4, #4]
 8002690:	04d9      	lsls	r1, r3, #19
 8002692:	6922      	ldr	r2, [r4, #16]
 8002694:	6022      	str	r2, [r4, #0]
 8002696:	d504      	bpl.n	80026a2 <__sflush_r+0x7e>
 8002698:	1c42      	adds	r2, r0, #1
 800269a:	d101      	bne.n	80026a0 <__sflush_r+0x7c>
 800269c:	682b      	ldr	r3, [r5, #0]
 800269e:	b903      	cbnz	r3, 80026a2 <__sflush_r+0x7e>
 80026a0:	6560      	str	r0, [r4, #84]	; 0x54
 80026a2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80026a4:	602f      	str	r7, [r5, #0]
 80026a6:	2900      	cmp	r1, #0
 80026a8:	d0c9      	beq.n	800263e <__sflush_r+0x1a>
 80026aa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80026ae:	4299      	cmp	r1, r3
 80026b0:	d002      	beq.n	80026b8 <__sflush_r+0x94>
 80026b2:	4628      	mov	r0, r5
 80026b4:	f7ff feb6 	bl	8002424 <_free_r>
 80026b8:	2000      	movs	r0, #0
 80026ba:	6360      	str	r0, [r4, #52]	; 0x34
 80026bc:	e7c0      	b.n	8002640 <__sflush_r+0x1c>
 80026be:	2301      	movs	r3, #1
 80026c0:	4628      	mov	r0, r5
 80026c2:	47b0      	blx	r6
 80026c4:	1c41      	adds	r1, r0, #1
 80026c6:	d1c8      	bne.n	800265a <__sflush_r+0x36>
 80026c8:	682b      	ldr	r3, [r5, #0]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d0c5      	beq.n	800265a <__sflush_r+0x36>
 80026ce:	2b1d      	cmp	r3, #29
 80026d0:	d001      	beq.n	80026d6 <__sflush_r+0xb2>
 80026d2:	2b16      	cmp	r3, #22
 80026d4:	d101      	bne.n	80026da <__sflush_r+0xb6>
 80026d6:	602f      	str	r7, [r5, #0]
 80026d8:	e7b1      	b.n	800263e <__sflush_r+0x1a>
 80026da:	89a3      	ldrh	r3, [r4, #12]
 80026dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026e0:	81a3      	strh	r3, [r4, #12]
 80026e2:	e7ad      	b.n	8002640 <__sflush_r+0x1c>
 80026e4:	690f      	ldr	r7, [r1, #16]
 80026e6:	2f00      	cmp	r7, #0
 80026e8:	d0a9      	beq.n	800263e <__sflush_r+0x1a>
 80026ea:	0793      	lsls	r3, r2, #30
 80026ec:	680e      	ldr	r6, [r1, #0]
 80026ee:	bf08      	it	eq
 80026f0:	694b      	ldreq	r3, [r1, #20]
 80026f2:	600f      	str	r7, [r1, #0]
 80026f4:	bf18      	it	ne
 80026f6:	2300      	movne	r3, #0
 80026f8:	eba6 0807 	sub.w	r8, r6, r7
 80026fc:	608b      	str	r3, [r1, #8]
 80026fe:	f1b8 0f00 	cmp.w	r8, #0
 8002702:	dd9c      	ble.n	800263e <__sflush_r+0x1a>
 8002704:	6a21      	ldr	r1, [r4, #32]
 8002706:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002708:	4643      	mov	r3, r8
 800270a:	463a      	mov	r2, r7
 800270c:	4628      	mov	r0, r5
 800270e:	47b0      	blx	r6
 8002710:	2800      	cmp	r0, #0
 8002712:	dc06      	bgt.n	8002722 <__sflush_r+0xfe>
 8002714:	89a3      	ldrh	r3, [r4, #12]
 8002716:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800271a:	81a3      	strh	r3, [r4, #12]
 800271c:	f04f 30ff 	mov.w	r0, #4294967295
 8002720:	e78e      	b.n	8002640 <__sflush_r+0x1c>
 8002722:	4407      	add	r7, r0
 8002724:	eba8 0800 	sub.w	r8, r8, r0
 8002728:	e7e9      	b.n	80026fe <__sflush_r+0xda>
 800272a:	bf00      	nop
 800272c:	dfbffffe 	.word	0xdfbffffe

08002730 <_fflush_r>:
 8002730:	b538      	push	{r3, r4, r5, lr}
 8002732:	690b      	ldr	r3, [r1, #16]
 8002734:	4605      	mov	r5, r0
 8002736:	460c      	mov	r4, r1
 8002738:	b913      	cbnz	r3, 8002740 <_fflush_r+0x10>
 800273a:	2500      	movs	r5, #0
 800273c:	4628      	mov	r0, r5
 800273e:	bd38      	pop	{r3, r4, r5, pc}
 8002740:	b118      	cbz	r0, 800274a <_fflush_r+0x1a>
 8002742:	6a03      	ldr	r3, [r0, #32]
 8002744:	b90b      	cbnz	r3, 800274a <_fflush_r+0x1a>
 8002746:	f7ff fd5b 	bl	8002200 <__sinit>
 800274a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d0f3      	beq.n	800273a <_fflush_r+0xa>
 8002752:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002754:	07d0      	lsls	r0, r2, #31
 8002756:	d404      	bmi.n	8002762 <_fflush_r+0x32>
 8002758:	0599      	lsls	r1, r3, #22
 800275a:	d402      	bmi.n	8002762 <_fflush_r+0x32>
 800275c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800275e:	f7ff fe41 	bl	80023e4 <__retarget_lock_acquire_recursive>
 8002762:	4628      	mov	r0, r5
 8002764:	4621      	mov	r1, r4
 8002766:	f7ff ff5d 	bl	8002624 <__sflush_r>
 800276a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800276c:	07da      	lsls	r2, r3, #31
 800276e:	4605      	mov	r5, r0
 8002770:	d4e4      	bmi.n	800273c <_fflush_r+0xc>
 8002772:	89a3      	ldrh	r3, [r4, #12]
 8002774:	059b      	lsls	r3, r3, #22
 8002776:	d4e1      	bmi.n	800273c <_fflush_r+0xc>
 8002778:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800277a:	f7ff fe34 	bl	80023e6 <__retarget_lock_release_recursive>
 800277e:	e7dd      	b.n	800273c <_fflush_r+0xc>

08002780 <fiprintf>:
 8002780:	b40e      	push	{r1, r2, r3}
 8002782:	b503      	push	{r0, r1, lr}
 8002784:	4601      	mov	r1, r0
 8002786:	ab03      	add	r3, sp, #12
 8002788:	4805      	ldr	r0, [pc, #20]	; (80027a0 <fiprintf+0x20>)
 800278a:	f853 2b04 	ldr.w	r2, [r3], #4
 800278e:	6800      	ldr	r0, [r0, #0]
 8002790:	9301      	str	r3, [sp, #4]
 8002792:	f000 f847 	bl	8002824 <_vfiprintf_r>
 8002796:	b002      	add	sp, #8
 8002798:	f85d eb04 	ldr.w	lr, [sp], #4
 800279c:	b003      	add	sp, #12
 800279e:	4770      	bx	lr
 80027a0:	20000064 	.word	0x20000064

080027a4 <_sbrk_r>:
 80027a4:	b538      	push	{r3, r4, r5, lr}
 80027a6:	4d06      	ldr	r5, [pc, #24]	; (80027c0 <_sbrk_r+0x1c>)
 80027a8:	2300      	movs	r3, #0
 80027aa:	4604      	mov	r4, r0
 80027ac:	4608      	mov	r0, r1
 80027ae:	602b      	str	r3, [r5, #0]
 80027b0:	f7fe fa84 	bl	8000cbc <_sbrk>
 80027b4:	1c43      	adds	r3, r0, #1
 80027b6:	d102      	bne.n	80027be <_sbrk_r+0x1a>
 80027b8:	682b      	ldr	r3, [r5, #0]
 80027ba:	b103      	cbz	r3, 80027be <_sbrk_r+0x1a>
 80027bc:	6023      	str	r3, [r4, #0]
 80027be:	bd38      	pop	{r3, r4, r5, pc}
 80027c0:	200001fc 	.word	0x200001fc

080027c4 <abort>:
 80027c4:	b508      	push	{r3, lr}
 80027c6:	2006      	movs	r0, #6
 80027c8:	f000 fb94 	bl	8002ef4 <raise>
 80027cc:	2001      	movs	r0, #1
 80027ce:	f7fe f9fe 	bl	8000bce <_exit>

080027d2 <__sfputc_r>:
 80027d2:	6893      	ldr	r3, [r2, #8]
 80027d4:	3b01      	subs	r3, #1
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	b410      	push	{r4}
 80027da:	6093      	str	r3, [r2, #8]
 80027dc:	da08      	bge.n	80027f0 <__sfputc_r+0x1e>
 80027de:	6994      	ldr	r4, [r2, #24]
 80027e0:	42a3      	cmp	r3, r4
 80027e2:	db01      	blt.n	80027e8 <__sfputc_r+0x16>
 80027e4:	290a      	cmp	r1, #10
 80027e6:	d103      	bne.n	80027f0 <__sfputc_r+0x1e>
 80027e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80027ec:	f000 bac4 	b.w	8002d78 <__swbuf_r>
 80027f0:	6813      	ldr	r3, [r2, #0]
 80027f2:	1c58      	adds	r0, r3, #1
 80027f4:	6010      	str	r0, [r2, #0]
 80027f6:	7019      	strb	r1, [r3, #0]
 80027f8:	4608      	mov	r0, r1
 80027fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80027fe:	4770      	bx	lr

08002800 <__sfputs_r>:
 8002800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002802:	4606      	mov	r6, r0
 8002804:	460f      	mov	r7, r1
 8002806:	4614      	mov	r4, r2
 8002808:	18d5      	adds	r5, r2, r3
 800280a:	42ac      	cmp	r4, r5
 800280c:	d101      	bne.n	8002812 <__sfputs_r+0x12>
 800280e:	2000      	movs	r0, #0
 8002810:	e007      	b.n	8002822 <__sfputs_r+0x22>
 8002812:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002816:	463a      	mov	r2, r7
 8002818:	4630      	mov	r0, r6
 800281a:	f7ff ffda 	bl	80027d2 <__sfputc_r>
 800281e:	1c43      	adds	r3, r0, #1
 8002820:	d1f3      	bne.n	800280a <__sfputs_r+0xa>
 8002822:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002824 <_vfiprintf_r>:
 8002824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002828:	460d      	mov	r5, r1
 800282a:	b09d      	sub	sp, #116	; 0x74
 800282c:	4614      	mov	r4, r2
 800282e:	4698      	mov	r8, r3
 8002830:	4606      	mov	r6, r0
 8002832:	b118      	cbz	r0, 800283c <_vfiprintf_r+0x18>
 8002834:	6a03      	ldr	r3, [r0, #32]
 8002836:	b90b      	cbnz	r3, 800283c <_vfiprintf_r+0x18>
 8002838:	f7ff fce2 	bl	8002200 <__sinit>
 800283c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800283e:	07d9      	lsls	r1, r3, #31
 8002840:	d405      	bmi.n	800284e <_vfiprintf_r+0x2a>
 8002842:	89ab      	ldrh	r3, [r5, #12]
 8002844:	059a      	lsls	r2, r3, #22
 8002846:	d402      	bmi.n	800284e <_vfiprintf_r+0x2a>
 8002848:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800284a:	f7ff fdcb 	bl	80023e4 <__retarget_lock_acquire_recursive>
 800284e:	89ab      	ldrh	r3, [r5, #12]
 8002850:	071b      	lsls	r3, r3, #28
 8002852:	d501      	bpl.n	8002858 <_vfiprintf_r+0x34>
 8002854:	692b      	ldr	r3, [r5, #16]
 8002856:	b99b      	cbnz	r3, 8002880 <_vfiprintf_r+0x5c>
 8002858:	4629      	mov	r1, r5
 800285a:	4630      	mov	r0, r6
 800285c:	f000 faca 	bl	8002df4 <__swsetup_r>
 8002860:	b170      	cbz	r0, 8002880 <_vfiprintf_r+0x5c>
 8002862:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002864:	07dc      	lsls	r4, r3, #31
 8002866:	d504      	bpl.n	8002872 <_vfiprintf_r+0x4e>
 8002868:	f04f 30ff 	mov.w	r0, #4294967295
 800286c:	b01d      	add	sp, #116	; 0x74
 800286e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002872:	89ab      	ldrh	r3, [r5, #12]
 8002874:	0598      	lsls	r0, r3, #22
 8002876:	d4f7      	bmi.n	8002868 <_vfiprintf_r+0x44>
 8002878:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800287a:	f7ff fdb4 	bl	80023e6 <__retarget_lock_release_recursive>
 800287e:	e7f3      	b.n	8002868 <_vfiprintf_r+0x44>
 8002880:	2300      	movs	r3, #0
 8002882:	9309      	str	r3, [sp, #36]	; 0x24
 8002884:	2320      	movs	r3, #32
 8002886:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800288a:	f8cd 800c 	str.w	r8, [sp, #12]
 800288e:	2330      	movs	r3, #48	; 0x30
 8002890:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8002a44 <_vfiprintf_r+0x220>
 8002894:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002898:	f04f 0901 	mov.w	r9, #1
 800289c:	4623      	mov	r3, r4
 800289e:	469a      	mov	sl, r3
 80028a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80028a4:	b10a      	cbz	r2, 80028aa <_vfiprintf_r+0x86>
 80028a6:	2a25      	cmp	r2, #37	; 0x25
 80028a8:	d1f9      	bne.n	800289e <_vfiprintf_r+0x7a>
 80028aa:	ebba 0b04 	subs.w	fp, sl, r4
 80028ae:	d00b      	beq.n	80028c8 <_vfiprintf_r+0xa4>
 80028b0:	465b      	mov	r3, fp
 80028b2:	4622      	mov	r2, r4
 80028b4:	4629      	mov	r1, r5
 80028b6:	4630      	mov	r0, r6
 80028b8:	f7ff ffa2 	bl	8002800 <__sfputs_r>
 80028bc:	3001      	adds	r0, #1
 80028be:	f000 80a9 	beq.w	8002a14 <_vfiprintf_r+0x1f0>
 80028c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80028c4:	445a      	add	r2, fp
 80028c6:	9209      	str	r2, [sp, #36]	; 0x24
 80028c8:	f89a 3000 	ldrb.w	r3, [sl]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	f000 80a1 	beq.w	8002a14 <_vfiprintf_r+0x1f0>
 80028d2:	2300      	movs	r3, #0
 80028d4:	f04f 32ff 	mov.w	r2, #4294967295
 80028d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80028dc:	f10a 0a01 	add.w	sl, sl, #1
 80028e0:	9304      	str	r3, [sp, #16]
 80028e2:	9307      	str	r3, [sp, #28]
 80028e4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80028e8:	931a      	str	r3, [sp, #104]	; 0x68
 80028ea:	4654      	mov	r4, sl
 80028ec:	2205      	movs	r2, #5
 80028ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80028f2:	4854      	ldr	r0, [pc, #336]	; (8002a44 <_vfiprintf_r+0x220>)
 80028f4:	f7fd fc7c 	bl	80001f0 <memchr>
 80028f8:	9a04      	ldr	r2, [sp, #16]
 80028fa:	b9d8      	cbnz	r0, 8002934 <_vfiprintf_r+0x110>
 80028fc:	06d1      	lsls	r1, r2, #27
 80028fe:	bf44      	itt	mi
 8002900:	2320      	movmi	r3, #32
 8002902:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002906:	0713      	lsls	r3, r2, #28
 8002908:	bf44      	itt	mi
 800290a:	232b      	movmi	r3, #43	; 0x2b
 800290c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002910:	f89a 3000 	ldrb.w	r3, [sl]
 8002914:	2b2a      	cmp	r3, #42	; 0x2a
 8002916:	d015      	beq.n	8002944 <_vfiprintf_r+0x120>
 8002918:	9a07      	ldr	r2, [sp, #28]
 800291a:	4654      	mov	r4, sl
 800291c:	2000      	movs	r0, #0
 800291e:	f04f 0c0a 	mov.w	ip, #10
 8002922:	4621      	mov	r1, r4
 8002924:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002928:	3b30      	subs	r3, #48	; 0x30
 800292a:	2b09      	cmp	r3, #9
 800292c:	d94d      	bls.n	80029ca <_vfiprintf_r+0x1a6>
 800292e:	b1b0      	cbz	r0, 800295e <_vfiprintf_r+0x13a>
 8002930:	9207      	str	r2, [sp, #28]
 8002932:	e014      	b.n	800295e <_vfiprintf_r+0x13a>
 8002934:	eba0 0308 	sub.w	r3, r0, r8
 8002938:	fa09 f303 	lsl.w	r3, r9, r3
 800293c:	4313      	orrs	r3, r2
 800293e:	9304      	str	r3, [sp, #16]
 8002940:	46a2      	mov	sl, r4
 8002942:	e7d2      	b.n	80028ea <_vfiprintf_r+0xc6>
 8002944:	9b03      	ldr	r3, [sp, #12]
 8002946:	1d19      	adds	r1, r3, #4
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	9103      	str	r1, [sp, #12]
 800294c:	2b00      	cmp	r3, #0
 800294e:	bfbb      	ittet	lt
 8002950:	425b      	neglt	r3, r3
 8002952:	f042 0202 	orrlt.w	r2, r2, #2
 8002956:	9307      	strge	r3, [sp, #28]
 8002958:	9307      	strlt	r3, [sp, #28]
 800295a:	bfb8      	it	lt
 800295c:	9204      	strlt	r2, [sp, #16]
 800295e:	7823      	ldrb	r3, [r4, #0]
 8002960:	2b2e      	cmp	r3, #46	; 0x2e
 8002962:	d10c      	bne.n	800297e <_vfiprintf_r+0x15a>
 8002964:	7863      	ldrb	r3, [r4, #1]
 8002966:	2b2a      	cmp	r3, #42	; 0x2a
 8002968:	d134      	bne.n	80029d4 <_vfiprintf_r+0x1b0>
 800296a:	9b03      	ldr	r3, [sp, #12]
 800296c:	1d1a      	adds	r2, r3, #4
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	9203      	str	r2, [sp, #12]
 8002972:	2b00      	cmp	r3, #0
 8002974:	bfb8      	it	lt
 8002976:	f04f 33ff 	movlt.w	r3, #4294967295
 800297a:	3402      	adds	r4, #2
 800297c:	9305      	str	r3, [sp, #20]
 800297e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8002a54 <_vfiprintf_r+0x230>
 8002982:	7821      	ldrb	r1, [r4, #0]
 8002984:	2203      	movs	r2, #3
 8002986:	4650      	mov	r0, sl
 8002988:	f7fd fc32 	bl	80001f0 <memchr>
 800298c:	b138      	cbz	r0, 800299e <_vfiprintf_r+0x17a>
 800298e:	9b04      	ldr	r3, [sp, #16]
 8002990:	eba0 000a 	sub.w	r0, r0, sl
 8002994:	2240      	movs	r2, #64	; 0x40
 8002996:	4082      	lsls	r2, r0
 8002998:	4313      	orrs	r3, r2
 800299a:	3401      	adds	r4, #1
 800299c:	9304      	str	r3, [sp, #16]
 800299e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80029a2:	4829      	ldr	r0, [pc, #164]	; (8002a48 <_vfiprintf_r+0x224>)
 80029a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80029a8:	2206      	movs	r2, #6
 80029aa:	f7fd fc21 	bl	80001f0 <memchr>
 80029ae:	2800      	cmp	r0, #0
 80029b0:	d03f      	beq.n	8002a32 <_vfiprintf_r+0x20e>
 80029b2:	4b26      	ldr	r3, [pc, #152]	; (8002a4c <_vfiprintf_r+0x228>)
 80029b4:	bb1b      	cbnz	r3, 80029fe <_vfiprintf_r+0x1da>
 80029b6:	9b03      	ldr	r3, [sp, #12]
 80029b8:	3307      	adds	r3, #7
 80029ba:	f023 0307 	bic.w	r3, r3, #7
 80029be:	3308      	adds	r3, #8
 80029c0:	9303      	str	r3, [sp, #12]
 80029c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80029c4:	443b      	add	r3, r7
 80029c6:	9309      	str	r3, [sp, #36]	; 0x24
 80029c8:	e768      	b.n	800289c <_vfiprintf_r+0x78>
 80029ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80029ce:	460c      	mov	r4, r1
 80029d0:	2001      	movs	r0, #1
 80029d2:	e7a6      	b.n	8002922 <_vfiprintf_r+0xfe>
 80029d4:	2300      	movs	r3, #0
 80029d6:	3401      	adds	r4, #1
 80029d8:	9305      	str	r3, [sp, #20]
 80029da:	4619      	mov	r1, r3
 80029dc:	f04f 0c0a 	mov.w	ip, #10
 80029e0:	4620      	mov	r0, r4
 80029e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80029e6:	3a30      	subs	r2, #48	; 0x30
 80029e8:	2a09      	cmp	r2, #9
 80029ea:	d903      	bls.n	80029f4 <_vfiprintf_r+0x1d0>
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d0c6      	beq.n	800297e <_vfiprintf_r+0x15a>
 80029f0:	9105      	str	r1, [sp, #20]
 80029f2:	e7c4      	b.n	800297e <_vfiprintf_r+0x15a>
 80029f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80029f8:	4604      	mov	r4, r0
 80029fa:	2301      	movs	r3, #1
 80029fc:	e7f0      	b.n	80029e0 <_vfiprintf_r+0x1bc>
 80029fe:	ab03      	add	r3, sp, #12
 8002a00:	9300      	str	r3, [sp, #0]
 8002a02:	462a      	mov	r2, r5
 8002a04:	4b12      	ldr	r3, [pc, #72]	; (8002a50 <_vfiprintf_r+0x22c>)
 8002a06:	a904      	add	r1, sp, #16
 8002a08:	4630      	mov	r0, r6
 8002a0a:	f3af 8000 	nop.w
 8002a0e:	4607      	mov	r7, r0
 8002a10:	1c78      	adds	r0, r7, #1
 8002a12:	d1d6      	bne.n	80029c2 <_vfiprintf_r+0x19e>
 8002a14:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002a16:	07d9      	lsls	r1, r3, #31
 8002a18:	d405      	bmi.n	8002a26 <_vfiprintf_r+0x202>
 8002a1a:	89ab      	ldrh	r3, [r5, #12]
 8002a1c:	059a      	lsls	r2, r3, #22
 8002a1e:	d402      	bmi.n	8002a26 <_vfiprintf_r+0x202>
 8002a20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002a22:	f7ff fce0 	bl	80023e6 <__retarget_lock_release_recursive>
 8002a26:	89ab      	ldrh	r3, [r5, #12]
 8002a28:	065b      	lsls	r3, r3, #25
 8002a2a:	f53f af1d 	bmi.w	8002868 <_vfiprintf_r+0x44>
 8002a2e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002a30:	e71c      	b.n	800286c <_vfiprintf_r+0x48>
 8002a32:	ab03      	add	r3, sp, #12
 8002a34:	9300      	str	r3, [sp, #0]
 8002a36:	462a      	mov	r2, r5
 8002a38:	4b05      	ldr	r3, [pc, #20]	; (8002a50 <_vfiprintf_r+0x22c>)
 8002a3a:	a904      	add	r1, sp, #16
 8002a3c:	4630      	mov	r0, r6
 8002a3e:	f000 f879 	bl	8002b34 <_printf_i>
 8002a42:	e7e4      	b.n	8002a0e <_vfiprintf_r+0x1ea>
 8002a44:	08003107 	.word	0x08003107
 8002a48:	08003111 	.word	0x08003111
 8002a4c:	00000000 	.word	0x00000000
 8002a50:	08002801 	.word	0x08002801
 8002a54:	0800310d 	.word	0x0800310d

08002a58 <_printf_common>:
 8002a58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a5c:	4616      	mov	r6, r2
 8002a5e:	4699      	mov	r9, r3
 8002a60:	688a      	ldr	r2, [r1, #8]
 8002a62:	690b      	ldr	r3, [r1, #16]
 8002a64:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	bfb8      	it	lt
 8002a6c:	4613      	movlt	r3, r2
 8002a6e:	6033      	str	r3, [r6, #0]
 8002a70:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002a74:	4607      	mov	r7, r0
 8002a76:	460c      	mov	r4, r1
 8002a78:	b10a      	cbz	r2, 8002a7e <_printf_common+0x26>
 8002a7a:	3301      	adds	r3, #1
 8002a7c:	6033      	str	r3, [r6, #0]
 8002a7e:	6823      	ldr	r3, [r4, #0]
 8002a80:	0699      	lsls	r1, r3, #26
 8002a82:	bf42      	ittt	mi
 8002a84:	6833      	ldrmi	r3, [r6, #0]
 8002a86:	3302      	addmi	r3, #2
 8002a88:	6033      	strmi	r3, [r6, #0]
 8002a8a:	6825      	ldr	r5, [r4, #0]
 8002a8c:	f015 0506 	ands.w	r5, r5, #6
 8002a90:	d106      	bne.n	8002aa0 <_printf_common+0x48>
 8002a92:	f104 0a19 	add.w	sl, r4, #25
 8002a96:	68e3      	ldr	r3, [r4, #12]
 8002a98:	6832      	ldr	r2, [r6, #0]
 8002a9a:	1a9b      	subs	r3, r3, r2
 8002a9c:	42ab      	cmp	r3, r5
 8002a9e:	dc26      	bgt.n	8002aee <_printf_common+0x96>
 8002aa0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002aa4:	1e13      	subs	r3, r2, #0
 8002aa6:	6822      	ldr	r2, [r4, #0]
 8002aa8:	bf18      	it	ne
 8002aaa:	2301      	movne	r3, #1
 8002aac:	0692      	lsls	r2, r2, #26
 8002aae:	d42b      	bmi.n	8002b08 <_printf_common+0xb0>
 8002ab0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002ab4:	4649      	mov	r1, r9
 8002ab6:	4638      	mov	r0, r7
 8002ab8:	47c0      	blx	r8
 8002aba:	3001      	adds	r0, #1
 8002abc:	d01e      	beq.n	8002afc <_printf_common+0xa4>
 8002abe:	6823      	ldr	r3, [r4, #0]
 8002ac0:	6922      	ldr	r2, [r4, #16]
 8002ac2:	f003 0306 	and.w	r3, r3, #6
 8002ac6:	2b04      	cmp	r3, #4
 8002ac8:	bf02      	ittt	eq
 8002aca:	68e5      	ldreq	r5, [r4, #12]
 8002acc:	6833      	ldreq	r3, [r6, #0]
 8002ace:	1aed      	subeq	r5, r5, r3
 8002ad0:	68a3      	ldr	r3, [r4, #8]
 8002ad2:	bf0c      	ite	eq
 8002ad4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002ad8:	2500      	movne	r5, #0
 8002ada:	4293      	cmp	r3, r2
 8002adc:	bfc4      	itt	gt
 8002ade:	1a9b      	subgt	r3, r3, r2
 8002ae0:	18ed      	addgt	r5, r5, r3
 8002ae2:	2600      	movs	r6, #0
 8002ae4:	341a      	adds	r4, #26
 8002ae6:	42b5      	cmp	r5, r6
 8002ae8:	d11a      	bne.n	8002b20 <_printf_common+0xc8>
 8002aea:	2000      	movs	r0, #0
 8002aec:	e008      	b.n	8002b00 <_printf_common+0xa8>
 8002aee:	2301      	movs	r3, #1
 8002af0:	4652      	mov	r2, sl
 8002af2:	4649      	mov	r1, r9
 8002af4:	4638      	mov	r0, r7
 8002af6:	47c0      	blx	r8
 8002af8:	3001      	adds	r0, #1
 8002afa:	d103      	bne.n	8002b04 <_printf_common+0xac>
 8002afc:	f04f 30ff 	mov.w	r0, #4294967295
 8002b00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b04:	3501      	adds	r5, #1
 8002b06:	e7c6      	b.n	8002a96 <_printf_common+0x3e>
 8002b08:	18e1      	adds	r1, r4, r3
 8002b0a:	1c5a      	adds	r2, r3, #1
 8002b0c:	2030      	movs	r0, #48	; 0x30
 8002b0e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002b12:	4422      	add	r2, r4
 8002b14:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002b18:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002b1c:	3302      	adds	r3, #2
 8002b1e:	e7c7      	b.n	8002ab0 <_printf_common+0x58>
 8002b20:	2301      	movs	r3, #1
 8002b22:	4622      	mov	r2, r4
 8002b24:	4649      	mov	r1, r9
 8002b26:	4638      	mov	r0, r7
 8002b28:	47c0      	blx	r8
 8002b2a:	3001      	adds	r0, #1
 8002b2c:	d0e6      	beq.n	8002afc <_printf_common+0xa4>
 8002b2e:	3601      	adds	r6, #1
 8002b30:	e7d9      	b.n	8002ae6 <_printf_common+0x8e>
	...

08002b34 <_printf_i>:
 8002b34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002b38:	7e0f      	ldrb	r7, [r1, #24]
 8002b3a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002b3c:	2f78      	cmp	r7, #120	; 0x78
 8002b3e:	4691      	mov	r9, r2
 8002b40:	4680      	mov	r8, r0
 8002b42:	460c      	mov	r4, r1
 8002b44:	469a      	mov	sl, r3
 8002b46:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002b4a:	d807      	bhi.n	8002b5c <_printf_i+0x28>
 8002b4c:	2f62      	cmp	r7, #98	; 0x62
 8002b4e:	d80a      	bhi.n	8002b66 <_printf_i+0x32>
 8002b50:	2f00      	cmp	r7, #0
 8002b52:	f000 80d4 	beq.w	8002cfe <_printf_i+0x1ca>
 8002b56:	2f58      	cmp	r7, #88	; 0x58
 8002b58:	f000 80c0 	beq.w	8002cdc <_printf_i+0x1a8>
 8002b5c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b60:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002b64:	e03a      	b.n	8002bdc <_printf_i+0xa8>
 8002b66:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002b6a:	2b15      	cmp	r3, #21
 8002b6c:	d8f6      	bhi.n	8002b5c <_printf_i+0x28>
 8002b6e:	a101      	add	r1, pc, #4	; (adr r1, 8002b74 <_printf_i+0x40>)
 8002b70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002b74:	08002bcd 	.word	0x08002bcd
 8002b78:	08002be1 	.word	0x08002be1
 8002b7c:	08002b5d 	.word	0x08002b5d
 8002b80:	08002b5d 	.word	0x08002b5d
 8002b84:	08002b5d 	.word	0x08002b5d
 8002b88:	08002b5d 	.word	0x08002b5d
 8002b8c:	08002be1 	.word	0x08002be1
 8002b90:	08002b5d 	.word	0x08002b5d
 8002b94:	08002b5d 	.word	0x08002b5d
 8002b98:	08002b5d 	.word	0x08002b5d
 8002b9c:	08002b5d 	.word	0x08002b5d
 8002ba0:	08002ce5 	.word	0x08002ce5
 8002ba4:	08002c0d 	.word	0x08002c0d
 8002ba8:	08002c9f 	.word	0x08002c9f
 8002bac:	08002b5d 	.word	0x08002b5d
 8002bb0:	08002b5d 	.word	0x08002b5d
 8002bb4:	08002d07 	.word	0x08002d07
 8002bb8:	08002b5d 	.word	0x08002b5d
 8002bbc:	08002c0d 	.word	0x08002c0d
 8002bc0:	08002b5d 	.word	0x08002b5d
 8002bc4:	08002b5d 	.word	0x08002b5d
 8002bc8:	08002ca7 	.word	0x08002ca7
 8002bcc:	682b      	ldr	r3, [r5, #0]
 8002bce:	1d1a      	adds	r2, r3, #4
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	602a      	str	r2, [r5, #0]
 8002bd4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002bd8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e09f      	b.n	8002d20 <_printf_i+0x1ec>
 8002be0:	6820      	ldr	r0, [r4, #0]
 8002be2:	682b      	ldr	r3, [r5, #0]
 8002be4:	0607      	lsls	r7, r0, #24
 8002be6:	f103 0104 	add.w	r1, r3, #4
 8002bea:	6029      	str	r1, [r5, #0]
 8002bec:	d501      	bpl.n	8002bf2 <_printf_i+0xbe>
 8002bee:	681e      	ldr	r6, [r3, #0]
 8002bf0:	e003      	b.n	8002bfa <_printf_i+0xc6>
 8002bf2:	0646      	lsls	r6, r0, #25
 8002bf4:	d5fb      	bpl.n	8002bee <_printf_i+0xba>
 8002bf6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002bfa:	2e00      	cmp	r6, #0
 8002bfc:	da03      	bge.n	8002c06 <_printf_i+0xd2>
 8002bfe:	232d      	movs	r3, #45	; 0x2d
 8002c00:	4276      	negs	r6, r6
 8002c02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c06:	485a      	ldr	r0, [pc, #360]	; (8002d70 <_printf_i+0x23c>)
 8002c08:	230a      	movs	r3, #10
 8002c0a:	e012      	b.n	8002c32 <_printf_i+0xfe>
 8002c0c:	682b      	ldr	r3, [r5, #0]
 8002c0e:	6820      	ldr	r0, [r4, #0]
 8002c10:	1d19      	adds	r1, r3, #4
 8002c12:	6029      	str	r1, [r5, #0]
 8002c14:	0605      	lsls	r5, r0, #24
 8002c16:	d501      	bpl.n	8002c1c <_printf_i+0xe8>
 8002c18:	681e      	ldr	r6, [r3, #0]
 8002c1a:	e002      	b.n	8002c22 <_printf_i+0xee>
 8002c1c:	0641      	lsls	r1, r0, #25
 8002c1e:	d5fb      	bpl.n	8002c18 <_printf_i+0xe4>
 8002c20:	881e      	ldrh	r6, [r3, #0]
 8002c22:	4853      	ldr	r0, [pc, #332]	; (8002d70 <_printf_i+0x23c>)
 8002c24:	2f6f      	cmp	r7, #111	; 0x6f
 8002c26:	bf0c      	ite	eq
 8002c28:	2308      	moveq	r3, #8
 8002c2a:	230a      	movne	r3, #10
 8002c2c:	2100      	movs	r1, #0
 8002c2e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002c32:	6865      	ldr	r5, [r4, #4]
 8002c34:	60a5      	str	r5, [r4, #8]
 8002c36:	2d00      	cmp	r5, #0
 8002c38:	bfa2      	ittt	ge
 8002c3a:	6821      	ldrge	r1, [r4, #0]
 8002c3c:	f021 0104 	bicge.w	r1, r1, #4
 8002c40:	6021      	strge	r1, [r4, #0]
 8002c42:	b90e      	cbnz	r6, 8002c48 <_printf_i+0x114>
 8002c44:	2d00      	cmp	r5, #0
 8002c46:	d04b      	beq.n	8002ce0 <_printf_i+0x1ac>
 8002c48:	4615      	mov	r5, r2
 8002c4a:	fbb6 f1f3 	udiv	r1, r6, r3
 8002c4e:	fb03 6711 	mls	r7, r3, r1, r6
 8002c52:	5dc7      	ldrb	r7, [r0, r7]
 8002c54:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002c58:	4637      	mov	r7, r6
 8002c5a:	42bb      	cmp	r3, r7
 8002c5c:	460e      	mov	r6, r1
 8002c5e:	d9f4      	bls.n	8002c4a <_printf_i+0x116>
 8002c60:	2b08      	cmp	r3, #8
 8002c62:	d10b      	bne.n	8002c7c <_printf_i+0x148>
 8002c64:	6823      	ldr	r3, [r4, #0]
 8002c66:	07de      	lsls	r6, r3, #31
 8002c68:	d508      	bpl.n	8002c7c <_printf_i+0x148>
 8002c6a:	6923      	ldr	r3, [r4, #16]
 8002c6c:	6861      	ldr	r1, [r4, #4]
 8002c6e:	4299      	cmp	r1, r3
 8002c70:	bfde      	ittt	le
 8002c72:	2330      	movle	r3, #48	; 0x30
 8002c74:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002c78:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002c7c:	1b52      	subs	r2, r2, r5
 8002c7e:	6122      	str	r2, [r4, #16]
 8002c80:	f8cd a000 	str.w	sl, [sp]
 8002c84:	464b      	mov	r3, r9
 8002c86:	aa03      	add	r2, sp, #12
 8002c88:	4621      	mov	r1, r4
 8002c8a:	4640      	mov	r0, r8
 8002c8c:	f7ff fee4 	bl	8002a58 <_printf_common>
 8002c90:	3001      	adds	r0, #1
 8002c92:	d14a      	bne.n	8002d2a <_printf_i+0x1f6>
 8002c94:	f04f 30ff 	mov.w	r0, #4294967295
 8002c98:	b004      	add	sp, #16
 8002c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c9e:	6823      	ldr	r3, [r4, #0]
 8002ca0:	f043 0320 	orr.w	r3, r3, #32
 8002ca4:	6023      	str	r3, [r4, #0]
 8002ca6:	4833      	ldr	r0, [pc, #204]	; (8002d74 <_printf_i+0x240>)
 8002ca8:	2778      	movs	r7, #120	; 0x78
 8002caa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002cae:	6823      	ldr	r3, [r4, #0]
 8002cb0:	6829      	ldr	r1, [r5, #0]
 8002cb2:	061f      	lsls	r7, r3, #24
 8002cb4:	f851 6b04 	ldr.w	r6, [r1], #4
 8002cb8:	d402      	bmi.n	8002cc0 <_printf_i+0x18c>
 8002cba:	065f      	lsls	r7, r3, #25
 8002cbc:	bf48      	it	mi
 8002cbe:	b2b6      	uxthmi	r6, r6
 8002cc0:	07df      	lsls	r7, r3, #31
 8002cc2:	bf48      	it	mi
 8002cc4:	f043 0320 	orrmi.w	r3, r3, #32
 8002cc8:	6029      	str	r1, [r5, #0]
 8002cca:	bf48      	it	mi
 8002ccc:	6023      	strmi	r3, [r4, #0]
 8002cce:	b91e      	cbnz	r6, 8002cd8 <_printf_i+0x1a4>
 8002cd0:	6823      	ldr	r3, [r4, #0]
 8002cd2:	f023 0320 	bic.w	r3, r3, #32
 8002cd6:	6023      	str	r3, [r4, #0]
 8002cd8:	2310      	movs	r3, #16
 8002cda:	e7a7      	b.n	8002c2c <_printf_i+0xf8>
 8002cdc:	4824      	ldr	r0, [pc, #144]	; (8002d70 <_printf_i+0x23c>)
 8002cde:	e7e4      	b.n	8002caa <_printf_i+0x176>
 8002ce0:	4615      	mov	r5, r2
 8002ce2:	e7bd      	b.n	8002c60 <_printf_i+0x12c>
 8002ce4:	682b      	ldr	r3, [r5, #0]
 8002ce6:	6826      	ldr	r6, [r4, #0]
 8002ce8:	6961      	ldr	r1, [r4, #20]
 8002cea:	1d18      	adds	r0, r3, #4
 8002cec:	6028      	str	r0, [r5, #0]
 8002cee:	0635      	lsls	r5, r6, #24
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	d501      	bpl.n	8002cf8 <_printf_i+0x1c4>
 8002cf4:	6019      	str	r1, [r3, #0]
 8002cf6:	e002      	b.n	8002cfe <_printf_i+0x1ca>
 8002cf8:	0670      	lsls	r0, r6, #25
 8002cfa:	d5fb      	bpl.n	8002cf4 <_printf_i+0x1c0>
 8002cfc:	8019      	strh	r1, [r3, #0]
 8002cfe:	2300      	movs	r3, #0
 8002d00:	6123      	str	r3, [r4, #16]
 8002d02:	4615      	mov	r5, r2
 8002d04:	e7bc      	b.n	8002c80 <_printf_i+0x14c>
 8002d06:	682b      	ldr	r3, [r5, #0]
 8002d08:	1d1a      	adds	r2, r3, #4
 8002d0a:	602a      	str	r2, [r5, #0]
 8002d0c:	681d      	ldr	r5, [r3, #0]
 8002d0e:	6862      	ldr	r2, [r4, #4]
 8002d10:	2100      	movs	r1, #0
 8002d12:	4628      	mov	r0, r5
 8002d14:	f7fd fa6c 	bl	80001f0 <memchr>
 8002d18:	b108      	cbz	r0, 8002d1e <_printf_i+0x1ea>
 8002d1a:	1b40      	subs	r0, r0, r5
 8002d1c:	6060      	str	r0, [r4, #4]
 8002d1e:	6863      	ldr	r3, [r4, #4]
 8002d20:	6123      	str	r3, [r4, #16]
 8002d22:	2300      	movs	r3, #0
 8002d24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002d28:	e7aa      	b.n	8002c80 <_printf_i+0x14c>
 8002d2a:	6923      	ldr	r3, [r4, #16]
 8002d2c:	462a      	mov	r2, r5
 8002d2e:	4649      	mov	r1, r9
 8002d30:	4640      	mov	r0, r8
 8002d32:	47d0      	blx	sl
 8002d34:	3001      	adds	r0, #1
 8002d36:	d0ad      	beq.n	8002c94 <_printf_i+0x160>
 8002d38:	6823      	ldr	r3, [r4, #0]
 8002d3a:	079b      	lsls	r3, r3, #30
 8002d3c:	d413      	bmi.n	8002d66 <_printf_i+0x232>
 8002d3e:	68e0      	ldr	r0, [r4, #12]
 8002d40:	9b03      	ldr	r3, [sp, #12]
 8002d42:	4298      	cmp	r0, r3
 8002d44:	bfb8      	it	lt
 8002d46:	4618      	movlt	r0, r3
 8002d48:	e7a6      	b.n	8002c98 <_printf_i+0x164>
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	4632      	mov	r2, r6
 8002d4e:	4649      	mov	r1, r9
 8002d50:	4640      	mov	r0, r8
 8002d52:	47d0      	blx	sl
 8002d54:	3001      	adds	r0, #1
 8002d56:	d09d      	beq.n	8002c94 <_printf_i+0x160>
 8002d58:	3501      	adds	r5, #1
 8002d5a:	68e3      	ldr	r3, [r4, #12]
 8002d5c:	9903      	ldr	r1, [sp, #12]
 8002d5e:	1a5b      	subs	r3, r3, r1
 8002d60:	42ab      	cmp	r3, r5
 8002d62:	dcf2      	bgt.n	8002d4a <_printf_i+0x216>
 8002d64:	e7eb      	b.n	8002d3e <_printf_i+0x20a>
 8002d66:	2500      	movs	r5, #0
 8002d68:	f104 0619 	add.w	r6, r4, #25
 8002d6c:	e7f5      	b.n	8002d5a <_printf_i+0x226>
 8002d6e:	bf00      	nop
 8002d70:	08003118 	.word	0x08003118
 8002d74:	08003129 	.word	0x08003129

08002d78 <__swbuf_r>:
 8002d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d7a:	460e      	mov	r6, r1
 8002d7c:	4614      	mov	r4, r2
 8002d7e:	4605      	mov	r5, r0
 8002d80:	b118      	cbz	r0, 8002d8a <__swbuf_r+0x12>
 8002d82:	6a03      	ldr	r3, [r0, #32]
 8002d84:	b90b      	cbnz	r3, 8002d8a <__swbuf_r+0x12>
 8002d86:	f7ff fa3b 	bl	8002200 <__sinit>
 8002d8a:	69a3      	ldr	r3, [r4, #24]
 8002d8c:	60a3      	str	r3, [r4, #8]
 8002d8e:	89a3      	ldrh	r3, [r4, #12]
 8002d90:	071a      	lsls	r2, r3, #28
 8002d92:	d525      	bpl.n	8002de0 <__swbuf_r+0x68>
 8002d94:	6923      	ldr	r3, [r4, #16]
 8002d96:	b31b      	cbz	r3, 8002de0 <__swbuf_r+0x68>
 8002d98:	6823      	ldr	r3, [r4, #0]
 8002d9a:	6922      	ldr	r2, [r4, #16]
 8002d9c:	1a98      	subs	r0, r3, r2
 8002d9e:	6963      	ldr	r3, [r4, #20]
 8002da0:	b2f6      	uxtb	r6, r6
 8002da2:	4283      	cmp	r3, r0
 8002da4:	4637      	mov	r7, r6
 8002da6:	dc04      	bgt.n	8002db2 <__swbuf_r+0x3a>
 8002da8:	4621      	mov	r1, r4
 8002daa:	4628      	mov	r0, r5
 8002dac:	f7ff fcc0 	bl	8002730 <_fflush_r>
 8002db0:	b9e0      	cbnz	r0, 8002dec <__swbuf_r+0x74>
 8002db2:	68a3      	ldr	r3, [r4, #8]
 8002db4:	3b01      	subs	r3, #1
 8002db6:	60a3      	str	r3, [r4, #8]
 8002db8:	6823      	ldr	r3, [r4, #0]
 8002dba:	1c5a      	adds	r2, r3, #1
 8002dbc:	6022      	str	r2, [r4, #0]
 8002dbe:	701e      	strb	r6, [r3, #0]
 8002dc0:	6962      	ldr	r2, [r4, #20]
 8002dc2:	1c43      	adds	r3, r0, #1
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d004      	beq.n	8002dd2 <__swbuf_r+0x5a>
 8002dc8:	89a3      	ldrh	r3, [r4, #12]
 8002dca:	07db      	lsls	r3, r3, #31
 8002dcc:	d506      	bpl.n	8002ddc <__swbuf_r+0x64>
 8002dce:	2e0a      	cmp	r6, #10
 8002dd0:	d104      	bne.n	8002ddc <__swbuf_r+0x64>
 8002dd2:	4621      	mov	r1, r4
 8002dd4:	4628      	mov	r0, r5
 8002dd6:	f7ff fcab 	bl	8002730 <_fflush_r>
 8002dda:	b938      	cbnz	r0, 8002dec <__swbuf_r+0x74>
 8002ddc:	4638      	mov	r0, r7
 8002dde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002de0:	4621      	mov	r1, r4
 8002de2:	4628      	mov	r0, r5
 8002de4:	f000 f806 	bl	8002df4 <__swsetup_r>
 8002de8:	2800      	cmp	r0, #0
 8002dea:	d0d5      	beq.n	8002d98 <__swbuf_r+0x20>
 8002dec:	f04f 37ff 	mov.w	r7, #4294967295
 8002df0:	e7f4      	b.n	8002ddc <__swbuf_r+0x64>
	...

08002df4 <__swsetup_r>:
 8002df4:	b538      	push	{r3, r4, r5, lr}
 8002df6:	4b2a      	ldr	r3, [pc, #168]	; (8002ea0 <__swsetup_r+0xac>)
 8002df8:	4605      	mov	r5, r0
 8002dfa:	6818      	ldr	r0, [r3, #0]
 8002dfc:	460c      	mov	r4, r1
 8002dfe:	b118      	cbz	r0, 8002e08 <__swsetup_r+0x14>
 8002e00:	6a03      	ldr	r3, [r0, #32]
 8002e02:	b90b      	cbnz	r3, 8002e08 <__swsetup_r+0x14>
 8002e04:	f7ff f9fc 	bl	8002200 <__sinit>
 8002e08:	89a3      	ldrh	r3, [r4, #12]
 8002e0a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002e0e:	0718      	lsls	r0, r3, #28
 8002e10:	d422      	bmi.n	8002e58 <__swsetup_r+0x64>
 8002e12:	06d9      	lsls	r1, r3, #27
 8002e14:	d407      	bmi.n	8002e26 <__swsetup_r+0x32>
 8002e16:	2309      	movs	r3, #9
 8002e18:	602b      	str	r3, [r5, #0]
 8002e1a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002e1e:	81a3      	strh	r3, [r4, #12]
 8002e20:	f04f 30ff 	mov.w	r0, #4294967295
 8002e24:	e034      	b.n	8002e90 <__swsetup_r+0x9c>
 8002e26:	0758      	lsls	r0, r3, #29
 8002e28:	d512      	bpl.n	8002e50 <__swsetup_r+0x5c>
 8002e2a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002e2c:	b141      	cbz	r1, 8002e40 <__swsetup_r+0x4c>
 8002e2e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002e32:	4299      	cmp	r1, r3
 8002e34:	d002      	beq.n	8002e3c <__swsetup_r+0x48>
 8002e36:	4628      	mov	r0, r5
 8002e38:	f7ff faf4 	bl	8002424 <_free_r>
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	6363      	str	r3, [r4, #52]	; 0x34
 8002e40:	89a3      	ldrh	r3, [r4, #12]
 8002e42:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002e46:	81a3      	strh	r3, [r4, #12]
 8002e48:	2300      	movs	r3, #0
 8002e4a:	6063      	str	r3, [r4, #4]
 8002e4c:	6923      	ldr	r3, [r4, #16]
 8002e4e:	6023      	str	r3, [r4, #0]
 8002e50:	89a3      	ldrh	r3, [r4, #12]
 8002e52:	f043 0308 	orr.w	r3, r3, #8
 8002e56:	81a3      	strh	r3, [r4, #12]
 8002e58:	6923      	ldr	r3, [r4, #16]
 8002e5a:	b94b      	cbnz	r3, 8002e70 <__swsetup_r+0x7c>
 8002e5c:	89a3      	ldrh	r3, [r4, #12]
 8002e5e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002e62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e66:	d003      	beq.n	8002e70 <__swsetup_r+0x7c>
 8002e68:	4621      	mov	r1, r4
 8002e6a:	4628      	mov	r0, r5
 8002e6c:	f000 f884 	bl	8002f78 <__smakebuf_r>
 8002e70:	89a0      	ldrh	r0, [r4, #12]
 8002e72:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002e76:	f010 0301 	ands.w	r3, r0, #1
 8002e7a:	d00a      	beq.n	8002e92 <__swsetup_r+0x9e>
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	60a3      	str	r3, [r4, #8]
 8002e80:	6963      	ldr	r3, [r4, #20]
 8002e82:	425b      	negs	r3, r3
 8002e84:	61a3      	str	r3, [r4, #24]
 8002e86:	6923      	ldr	r3, [r4, #16]
 8002e88:	b943      	cbnz	r3, 8002e9c <__swsetup_r+0xa8>
 8002e8a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002e8e:	d1c4      	bne.n	8002e1a <__swsetup_r+0x26>
 8002e90:	bd38      	pop	{r3, r4, r5, pc}
 8002e92:	0781      	lsls	r1, r0, #30
 8002e94:	bf58      	it	pl
 8002e96:	6963      	ldrpl	r3, [r4, #20]
 8002e98:	60a3      	str	r3, [r4, #8]
 8002e9a:	e7f4      	b.n	8002e86 <__swsetup_r+0x92>
 8002e9c:	2000      	movs	r0, #0
 8002e9e:	e7f7      	b.n	8002e90 <__swsetup_r+0x9c>
 8002ea0:	20000064 	.word	0x20000064

08002ea4 <_raise_r>:
 8002ea4:	291f      	cmp	r1, #31
 8002ea6:	b538      	push	{r3, r4, r5, lr}
 8002ea8:	4604      	mov	r4, r0
 8002eaa:	460d      	mov	r5, r1
 8002eac:	d904      	bls.n	8002eb8 <_raise_r+0x14>
 8002eae:	2316      	movs	r3, #22
 8002eb0:	6003      	str	r3, [r0, #0]
 8002eb2:	f04f 30ff 	mov.w	r0, #4294967295
 8002eb6:	bd38      	pop	{r3, r4, r5, pc}
 8002eb8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8002eba:	b112      	cbz	r2, 8002ec2 <_raise_r+0x1e>
 8002ebc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8002ec0:	b94b      	cbnz	r3, 8002ed6 <_raise_r+0x32>
 8002ec2:	4620      	mov	r0, r4
 8002ec4:	f000 f830 	bl	8002f28 <_getpid_r>
 8002ec8:	462a      	mov	r2, r5
 8002eca:	4601      	mov	r1, r0
 8002ecc:	4620      	mov	r0, r4
 8002ece:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002ed2:	f000 b817 	b.w	8002f04 <_kill_r>
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d00a      	beq.n	8002ef0 <_raise_r+0x4c>
 8002eda:	1c59      	adds	r1, r3, #1
 8002edc:	d103      	bne.n	8002ee6 <_raise_r+0x42>
 8002ede:	2316      	movs	r3, #22
 8002ee0:	6003      	str	r3, [r0, #0]
 8002ee2:	2001      	movs	r0, #1
 8002ee4:	e7e7      	b.n	8002eb6 <_raise_r+0x12>
 8002ee6:	2400      	movs	r4, #0
 8002ee8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8002eec:	4628      	mov	r0, r5
 8002eee:	4798      	blx	r3
 8002ef0:	2000      	movs	r0, #0
 8002ef2:	e7e0      	b.n	8002eb6 <_raise_r+0x12>

08002ef4 <raise>:
 8002ef4:	4b02      	ldr	r3, [pc, #8]	; (8002f00 <raise+0xc>)
 8002ef6:	4601      	mov	r1, r0
 8002ef8:	6818      	ldr	r0, [r3, #0]
 8002efa:	f7ff bfd3 	b.w	8002ea4 <_raise_r>
 8002efe:	bf00      	nop
 8002f00:	20000064 	.word	0x20000064

08002f04 <_kill_r>:
 8002f04:	b538      	push	{r3, r4, r5, lr}
 8002f06:	4d07      	ldr	r5, [pc, #28]	; (8002f24 <_kill_r+0x20>)
 8002f08:	2300      	movs	r3, #0
 8002f0a:	4604      	mov	r4, r0
 8002f0c:	4608      	mov	r0, r1
 8002f0e:	4611      	mov	r1, r2
 8002f10:	602b      	str	r3, [r5, #0]
 8002f12:	f7fd fe4c 	bl	8000bae <_kill>
 8002f16:	1c43      	adds	r3, r0, #1
 8002f18:	d102      	bne.n	8002f20 <_kill_r+0x1c>
 8002f1a:	682b      	ldr	r3, [r5, #0]
 8002f1c:	b103      	cbz	r3, 8002f20 <_kill_r+0x1c>
 8002f1e:	6023      	str	r3, [r4, #0]
 8002f20:	bd38      	pop	{r3, r4, r5, pc}
 8002f22:	bf00      	nop
 8002f24:	200001fc 	.word	0x200001fc

08002f28 <_getpid_r>:
 8002f28:	f7fd be39 	b.w	8000b9e <_getpid>

08002f2c <__swhatbuf_r>:
 8002f2c:	b570      	push	{r4, r5, r6, lr}
 8002f2e:	460c      	mov	r4, r1
 8002f30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f34:	2900      	cmp	r1, #0
 8002f36:	b096      	sub	sp, #88	; 0x58
 8002f38:	4615      	mov	r5, r2
 8002f3a:	461e      	mov	r6, r3
 8002f3c:	da0d      	bge.n	8002f5a <__swhatbuf_r+0x2e>
 8002f3e:	89a3      	ldrh	r3, [r4, #12]
 8002f40:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002f44:	f04f 0100 	mov.w	r1, #0
 8002f48:	bf0c      	ite	eq
 8002f4a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8002f4e:	2340      	movne	r3, #64	; 0x40
 8002f50:	2000      	movs	r0, #0
 8002f52:	6031      	str	r1, [r6, #0]
 8002f54:	602b      	str	r3, [r5, #0]
 8002f56:	b016      	add	sp, #88	; 0x58
 8002f58:	bd70      	pop	{r4, r5, r6, pc}
 8002f5a:	466a      	mov	r2, sp
 8002f5c:	f000 f848 	bl	8002ff0 <_fstat_r>
 8002f60:	2800      	cmp	r0, #0
 8002f62:	dbec      	blt.n	8002f3e <__swhatbuf_r+0x12>
 8002f64:	9901      	ldr	r1, [sp, #4]
 8002f66:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8002f6a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8002f6e:	4259      	negs	r1, r3
 8002f70:	4159      	adcs	r1, r3
 8002f72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f76:	e7eb      	b.n	8002f50 <__swhatbuf_r+0x24>

08002f78 <__smakebuf_r>:
 8002f78:	898b      	ldrh	r3, [r1, #12]
 8002f7a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002f7c:	079d      	lsls	r5, r3, #30
 8002f7e:	4606      	mov	r6, r0
 8002f80:	460c      	mov	r4, r1
 8002f82:	d507      	bpl.n	8002f94 <__smakebuf_r+0x1c>
 8002f84:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002f88:	6023      	str	r3, [r4, #0]
 8002f8a:	6123      	str	r3, [r4, #16]
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	6163      	str	r3, [r4, #20]
 8002f90:	b002      	add	sp, #8
 8002f92:	bd70      	pop	{r4, r5, r6, pc}
 8002f94:	ab01      	add	r3, sp, #4
 8002f96:	466a      	mov	r2, sp
 8002f98:	f7ff ffc8 	bl	8002f2c <__swhatbuf_r>
 8002f9c:	9900      	ldr	r1, [sp, #0]
 8002f9e:	4605      	mov	r5, r0
 8002fa0:	4630      	mov	r0, r6
 8002fa2:	f7ff fab3 	bl	800250c <_malloc_r>
 8002fa6:	b948      	cbnz	r0, 8002fbc <__smakebuf_r+0x44>
 8002fa8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002fac:	059a      	lsls	r2, r3, #22
 8002fae:	d4ef      	bmi.n	8002f90 <__smakebuf_r+0x18>
 8002fb0:	f023 0303 	bic.w	r3, r3, #3
 8002fb4:	f043 0302 	orr.w	r3, r3, #2
 8002fb8:	81a3      	strh	r3, [r4, #12]
 8002fba:	e7e3      	b.n	8002f84 <__smakebuf_r+0xc>
 8002fbc:	89a3      	ldrh	r3, [r4, #12]
 8002fbe:	6020      	str	r0, [r4, #0]
 8002fc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fc4:	81a3      	strh	r3, [r4, #12]
 8002fc6:	9b00      	ldr	r3, [sp, #0]
 8002fc8:	6163      	str	r3, [r4, #20]
 8002fca:	9b01      	ldr	r3, [sp, #4]
 8002fcc:	6120      	str	r0, [r4, #16]
 8002fce:	b15b      	cbz	r3, 8002fe8 <__smakebuf_r+0x70>
 8002fd0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002fd4:	4630      	mov	r0, r6
 8002fd6:	f000 f81d 	bl	8003014 <_isatty_r>
 8002fda:	b128      	cbz	r0, 8002fe8 <__smakebuf_r+0x70>
 8002fdc:	89a3      	ldrh	r3, [r4, #12]
 8002fde:	f023 0303 	bic.w	r3, r3, #3
 8002fe2:	f043 0301 	orr.w	r3, r3, #1
 8002fe6:	81a3      	strh	r3, [r4, #12]
 8002fe8:	89a3      	ldrh	r3, [r4, #12]
 8002fea:	431d      	orrs	r5, r3
 8002fec:	81a5      	strh	r5, [r4, #12]
 8002fee:	e7cf      	b.n	8002f90 <__smakebuf_r+0x18>

08002ff0 <_fstat_r>:
 8002ff0:	b538      	push	{r3, r4, r5, lr}
 8002ff2:	4d07      	ldr	r5, [pc, #28]	; (8003010 <_fstat_r+0x20>)
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	4604      	mov	r4, r0
 8002ff8:	4608      	mov	r0, r1
 8002ffa:	4611      	mov	r1, r2
 8002ffc:	602b      	str	r3, [r5, #0]
 8002ffe:	f7fd fe35 	bl	8000c6c <_fstat>
 8003002:	1c43      	adds	r3, r0, #1
 8003004:	d102      	bne.n	800300c <_fstat_r+0x1c>
 8003006:	682b      	ldr	r3, [r5, #0]
 8003008:	b103      	cbz	r3, 800300c <_fstat_r+0x1c>
 800300a:	6023      	str	r3, [r4, #0]
 800300c:	bd38      	pop	{r3, r4, r5, pc}
 800300e:	bf00      	nop
 8003010:	200001fc 	.word	0x200001fc

08003014 <_isatty_r>:
 8003014:	b538      	push	{r3, r4, r5, lr}
 8003016:	4d06      	ldr	r5, [pc, #24]	; (8003030 <_isatty_r+0x1c>)
 8003018:	2300      	movs	r3, #0
 800301a:	4604      	mov	r4, r0
 800301c:	4608      	mov	r0, r1
 800301e:	602b      	str	r3, [r5, #0]
 8003020:	f7fd fe34 	bl	8000c8c <_isatty>
 8003024:	1c43      	adds	r3, r0, #1
 8003026:	d102      	bne.n	800302e <_isatty_r+0x1a>
 8003028:	682b      	ldr	r3, [r5, #0]
 800302a:	b103      	cbz	r3, 800302e <_isatty_r+0x1a>
 800302c:	6023      	str	r3, [r4, #0]
 800302e:	bd38      	pop	{r3, r4, r5, pc}
 8003030:	200001fc 	.word	0x200001fc

08003034 <_init>:
 8003034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003036:	bf00      	nop
 8003038:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800303a:	bc08      	pop	{r3}
 800303c:	469e      	mov	lr, r3
 800303e:	4770      	bx	lr

08003040 <_fini>:
 8003040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003042:	bf00      	nop
 8003044:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003046:	bc08      	pop	{r3}
 8003048:	469e      	mov	lr, r3
 800304a:	4770      	bx	lr
