PASS 0
PASS 1 - name gt_ini gt_fni: input list
 _f1_1       OR   F_CF:	 IX0.0,		link count = 1
 _f2_1       OR   F_CF:	 IX0.1,		link count = 2
 IB1					link count = 2
 IB2					link count = 3
 IX0					link count = 4
 IX0.0					link count = 4
 IX0.1					link count = 6
 QB1        ARN  ARITH:	IB1,	IB2,		link count = 10
 QB1_0      ARN   OUTW:	QB1,		link count = 12
 QB2					link count = 12
 QB2_0      ARN   OUTW:	QB2,		link count = 14
 QB3					link count = 14
 QB3_0      ARN   OUTW:	QB3,		link count = 16
 QB4					link count = 16
 QB4_0      ARN   OUTW:	QB4,		link count = 18
 a					link count = 18
 b					link count = 19
 iClock					link count = 20
 link count = 20
PASS 2 - symbol table: name inputs outputs delay-references
 _f1_1      1   1
 _f2_1      1   1
 IB1       -1   1   1
 IB2       -1   1   1
 IX0        0   3
 IX0.0      0   1
 IX0.1      0   1
 QB1        2   1
 QB1_0      1   0
 QB2        1   1
 QB2_0      1   0
 QB3        1   1
 QB3_0      1   0
 QB4        1   1
 QB4_0      1   0
 a          2   0   2
 b          2   0   2
 iClock    -1   2
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 _f1_1       OR   F_CF:	0x0(),	:iClock,	C2 QB2 =,	C3 IB1  v,	C4 IB2  v,	C5 QB3 =,	C6 a =v,	C7 QB4 =,	C8 b =v,
 _f2_1       OR   F_CF:	0x0(),	:iClock,	C2 a =v,	C3 b =v,
 IB1       INPW  ARITH:	QB1,
 IB2       INPW  ARITH:	QB1,
 IX0       INPW   TRAB:
 IX0.0     INPX   GATE:	_f1_1,
 IX0.1     INPX   GATE:	_f2_1,
 QB1        ARN  ARITH:	0x0()	QB1_0,
 QB1_0      ARN   OUTW:	0x0()	0x101
 QB2       ARNC  ARITH:	QB2_0,
 QB2_0      ARN   OUTW:	0x0()	0x101
 QB3       ARNC  ARITH:	QB3_0,
 QB3_0      ARN   OUTW:	0x0()	0x101
 QB4       ARNC  ARITH:	QB4_0,
 QB4_0      ARN   OUTW:	0x0()	0x101
 a         ARNC  ARITH:
 b         ARNC  ARITH:
 iClock     CLK  CLCKL:

INITIALISATION

== Pass 1:
== Pass 2:
== Pass 3:
	    |	_f1_1:	1 inputs
	    |	_f2_1:	1 inputs
	    [	IB1:	0000 inputs
	    [	IB2:	0000 inputs
	    [	IX0:	0000 inputs
	    <	IX0.0:	0000 inputs
	    <	IX0.1:	0000 inputs
	    +	QB1:	2 inputs
	    +	QB1_0:	1 inputs
	    -	QB2:	0 inputs
	    +	QB2_0:	1 inputs
	    -	QB3:	0 inputs
	    +	QB3_0:	1 inputs
	    -	QB4:	0 inputs
	    +	QB4_0:	1 inputs
	    -	a:	0 inputs
	    -	b:	0 inputs
== Pass 4:
IB1:	0	QB1 0 ==> 0
IB2:	0	QB1 0 ==> 0
IX0.0:	+1
IX0.1:	+1
QB1:	0	QB1_0 0 ==> 0
QB2:	0	QB2_0 0 ==> 0
QB3:	0	QB3_0 0 ==> 0
QB4:	0	QB4_0 0 ==> 0
a:	0
b:	0
== Init complete =======
