// Seed: 2940710286
`timescale 1ps / 1 ps
`define pp_1 0
module module_0 (
    id_1
);
  input id_1;
  logic id_1;
  wand  id_2;
  logic id_3;
  logic id_4;
  assign id_4 = 1'b0;
  assign id_2[~1] = 1;
  logic id_5 = 1;
  assign id_3 = id_4;
  logic id_6;
  assign id_4 = 1;
  logic id_7;
  type_15(
      1, id_1, id_4, id_1, 1
  );
  assign id_5 = id_5;
endmodule
