module counter(
    input clk, //input clock signal
    input rst, //input reset signal
    input en, //input enable signal
    output reg [3:0] count //output 4-bit count register
);
    always @ (posedge clk or posedge rst) begin //clocked always block
        if (rst == 1) begin //if reset signal is high
            count <= 0; //reset count to 0
        end else if (en == 1) begin //if enable signal is high
            count <= count + 1; //increment count by 1
        end
    end
endmodule