# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do run.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:28 on Oct 04,2025
# vlog -reportprogress 300 tb_t_latch.v 
# -- Compiling module jk_latch
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:47:28 on Oct 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 14:47:28 on Oct 04,2025
# Loading work.top
# Loading work.jk_latch
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:05 on Oct 04,2025
# vlog -reportprogress 300 tb_t_latch.v 
# -- Compiling module jk_latch
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:49:05 on Oct 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:49:07 on Oct 04,2025, Elapsed time: 0:01:39
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 14:49:07 on Oct 04,2025
# Loading work.top
# Loading work.jk_latch
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:34 on Oct 04,2025
# vlog -reportprogress 300 tb_t_latch.v 
# -- Compiling module sr_latch
# -- Compiling module top
# 
# Top level modules:
# 	sr_latch
# 	top
# End time: 14:53:34 on Oct 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:53:37 on Oct 04,2025, Elapsed time: 0:04:30
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 14:53:37 on Oct 04,2025
# Loading work.top
# Loading work.jk_latch
# End time: 14:54:42 on Oct 04,2025, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0
