-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "05/27/2025 09:37:58"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	TopLevel IS
    PORT (
	CLOCK_50 : IN std_logic;
	CLOCK2_50 : IN std_logic;
	CLOCK3_50 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	LEDR : OUT std_logic_vector(9 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0)
	);
END TopLevel;

-- Design Ports Information
-- CLOCK2_50	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK3_50	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF TopLevel IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_CLOCK2_50 : std_logic;
SIGNAL ww_CLOCK3_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \asp_cor|Mult0~8_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \asp_cor|Mult0~8_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \asp_cor|Mult0~8_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \asp_cor|Mult0~8_AX_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \asp_cor|Mult0~8_AY_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \asp_cor|Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \asp_cor|Mult0~40\ : std_logic;
SIGNAL \asp_cor|Mult0~41\ : std_logic;
SIGNAL \asp_cor|Mult0~42\ : std_logic;
SIGNAL \asp_cor|Mult0~43\ : std_logic;
SIGNAL \asp_cor|Mult0~44\ : std_logic;
SIGNAL \asp_cor|Mult0~45\ : std_logic;
SIGNAL \asp_cor|Mult0~46\ : std_logic;
SIGNAL \asp_cor|Mult0~47\ : std_logic;
SIGNAL \asp_cor|Mult0~48\ : std_logic;
SIGNAL \asp_cor|Mult0~49\ : std_logic;
SIGNAL \asp_cor|Mult0~50\ : std_logic;
SIGNAL \asp_cor|Mult0~51\ : std_logic;
SIGNAL \asp_cor|Mult0~52\ : std_logic;
SIGNAL \asp_cor|Mult0~53\ : std_logic;
SIGNAL \asp_cor|Mult0~54\ : std_logic;
SIGNAL \asp_cor|Mult0~55\ : std_logic;
SIGNAL \asp_cor|Mult0~56\ : std_logic;
SIGNAL \asp_cor|Mult0~57\ : std_logic;
SIGNAL \asp_cor|Mult0~58\ : std_logic;
SIGNAL \asp_cor|Mult0~59\ : std_logic;
SIGNAL \asp_cor|Mult0~60\ : std_logic;
SIGNAL \asp_cor|Mult0~61\ : std_logic;
SIGNAL \asp_cor|Mult0~62\ : std_logic;
SIGNAL \asp_cor|Mult0~63\ : std_logic;
SIGNAL \asp_cor|Mult0~64\ : std_logic;
SIGNAL \asp_cor|Mult0~65\ : std_logic;
SIGNAL \asp_cor|Mult0~66\ : std_logic;
SIGNAL \asp_cor|Mult0~67\ : std_logic;
SIGNAL \asp_cor|Mult0~68\ : std_logic;
SIGNAL \asp_cor|Mult0~69\ : std_logic;
SIGNAL \asp_cor|Mult0~70\ : std_logic;
SIGNAL \asp_cor|Mult0~71\ : std_logic;
SIGNAL \CLOCK2_50~input_o\ : std_logic;
SIGNAL \CLOCK3_50~input_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \tdma_min|slots|count[0]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|recv.addr[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|slots|count[1]~0_combout\ : std_logic;
SIGNAL \tdma_min|slots|count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|slots|count[2]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|Equal0~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|Equal0~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|Equal0~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|Equal0~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[22]~26_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|Equal0~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|Equal0~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[22]~25_combout\ : std_logic;
SIGNAL \asp_cor|Add4~21_sumout\ : std_logic;
SIGNAL \asp_cor|Add4~6\ : std_logic;
SIGNAL \asp_cor|Add4~1_sumout\ : std_logic;
SIGNAL \asp_cor|state.S3~q\ : std_logic;
SIGNAL \asp_cor|LessThan0~2_combout\ : std_logic;
SIGNAL \asp_cor|counter[1]~0_combout\ : std_logic;
SIGNAL \asp_cor|Add4~2\ : std_logic;
SIGNAL \asp_cor|Add4~61_sumout\ : std_logic;
SIGNAL \asp_cor|Add4~62\ : std_logic;
SIGNAL \asp_cor|Add4~57_sumout\ : std_logic;
SIGNAL \asp_cor|Add4~58\ : std_logic;
SIGNAL \asp_cor|Add4~53_sumout\ : std_logic;
SIGNAL \asp_cor|Add4~54\ : std_logic;
SIGNAL \asp_cor|Add4~49_sumout\ : std_logic;
SIGNAL \asp_cor|Add4~50\ : std_logic;
SIGNAL \asp_cor|Add4~45_sumout\ : std_logic;
SIGNAL \asp_cor|Add4~46\ : std_logic;
SIGNAL \asp_cor|Add4~41_sumout\ : std_logic;
SIGNAL \asp_cor|Add4~42\ : std_logic;
SIGNAL \asp_cor|Add4~37_sumout\ : std_logic;
SIGNAL \asp_cor|Add4~38\ : std_logic;
SIGNAL \asp_cor|Add4~33_sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|Equal0~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|Equal0~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|recv.data[25]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|recv.data[25]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|recv.data[25]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \asp_cor|correlation_second_half~1_combout\ : std_logic;
SIGNAL \asp_cor|multiplicand_temp[1]~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[28]~1_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[28]~2_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[29]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[1]~9_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[1]~8_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[2]~15_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[2]~14_combout\ : std_logic;
SIGNAL \asp_cor|correlation[35]~0_combout\ : std_logic;
SIGNAL \asp_cor|correlation[7]~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[5]~15_combout\ : std_logic;
SIGNAL \asp_cor|correlation[8]~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[6]~19_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[6]~18_combout\ : std_logic;
SIGNAL \asp_cor|correlation[30]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|state.S1~q\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[8]~23_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[8]~22_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[3]~13_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[10]~22_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[10]~21_combout\ : std_logic;
SIGNAL \asp_cor|Add6~62\ : std_logic;
SIGNAL \asp_cor|Add6~53_sumout\ : std_logic;
SIGNAL \asp_cor|sendSignal.data[13]~feeder_combout\ : std_logic;
SIGNAL \asp_cor|correlation[34]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|Add6~54\ : std_logic;
SIGNAL \asp_cor|Add6~45_sumout\ : std_logic;
SIGNAL \asp_cor|sendSignal.data[14]~feeder_combout\ : std_logic;
SIGNAL \asp_cor|correlation[14]~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[12]~12_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~16_combout\ : std_logic;
SIGNAL \asp_pd|peak_type[1]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|peak_type[0]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|Equal4~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[9]~19_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[9]~20_combout\ : std_logic;
SIGNAL \asp_cor|Add6~46\ : std_logic;
SIGNAL \asp_cor|Add6~149_sumout\ : std_logic;
SIGNAL \asp_cor|sendSignal.data[15]~feeder_combout\ : std_logic;
SIGNAL \asp_cor|correlation[36]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|Add6~150\ : std_logic;
SIGNAL \asp_cor|Add6~25_sumout\ : std_logic;
SIGNAL \asp_cor|sendSignal.data[16]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[14]~10_combout\ : std_logic;
SIGNAL \asp_cor|Add6~26\ : std_logic;
SIGNAL \asp_cor|Add6~17_sumout\ : std_logic;
SIGNAL \asp_cor|sendSignal.data[17]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[15]~24_combout\ : std_logic;
SIGNAL \asp_cor|correlation[38]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|Add6~18\ : std_logic;
SIGNAL \asp_cor|Add6~157_sumout\ : std_logic;
SIGNAL \asp_cor|sendSignal.data[18]~feeder_combout\ : std_logic;
SIGNAL \asp_cor|multiplicand_temp[0]~SCLR_LUT_combout\ : std_logic;
SIGNAL \asp_cor|multiplicand_temp[1]~SCLR_LUT_combout\ : std_logic;
SIGNAL \asp_cor|multiplicand_temp[2]~SCLR_LUT_combout\ : std_logic;
SIGNAL \asp_cor|multiplicand_temp[3]~SCLR_LUT_combout\ : std_logic;
SIGNAL \asp_cor|multiplicand_temp[4]~SCLR_LUT_combout\ : std_logic;
SIGNAL \asp_cor|multiplicand_temp[5]~SCLR_LUT_combout\ : std_logic;
SIGNAL \asp_cor|multiplicand_temp[6]~SCLR_LUT_combout\ : std_logic;
SIGNAL \asp_cor|multiplicand_temp[7]~SCLR_LUT_combout\ : std_logic;
SIGNAL \asp_cor|multiplicand_temp[8]~SCLR_LUT_combout\ : std_logic;
SIGNAL \asp_cor|multiplicand_temp[9]~SCLR_LUT_combout\ : std_logic;
SIGNAL \asp_cor|multiplicand_temp[10]~SCLR_LUT_combout\ : std_logic;
SIGNAL \asp_cor|multiplicand_temp[11]~SCLR_LUT_combout\ : std_logic;
SIGNAL \asp_cor|multiplicand_temp[12]~SCLR_LUT_combout\ : std_logic;
SIGNAL \asp_cor|multiplicand_temp[13]~SCLR_LUT_combout\ : std_logic;
SIGNAL \asp_cor|multiplicand_temp[14]~SCLR_LUT_combout\ : std_logic;
SIGNAL \asp_cor|multiplicand_temp[15]~SCLR_LUT_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~26\ : std_logic;
SIGNAL \asp_cor|Selector23~0_combout\ : std_logic;
SIGNAL \asp_cor|correlation[18]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|Mult0~20\ : std_logic;
SIGNAL \asp_cor|Selector29~0_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~19\ : std_logic;
SIGNAL \asp_cor|Selector30~0_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~18\ : std_logic;
SIGNAL \asp_cor|Selector31~0_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~10\ : std_logic;
SIGNAL \asp_cor|Selector39~0_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~8_resulta\ : std_logic;
SIGNAL \asp_cor|Selector41~0_combout\ : std_logic;
SIGNAL \asp_cor|Add6~1_sumout\ : std_logic;
SIGNAL \asp_cor|Add6~2\ : std_logic;
SIGNAL \asp_cor|Add6~34\ : std_logic;
SIGNAL \asp_cor|Add6~77_sumout\ : std_logic;
SIGNAL \asp_cor|Add6~78\ : std_logic;
SIGNAL \asp_cor|Add6~70\ : std_logic;
SIGNAL \asp_cor|Add6~94\ : std_logic;
SIGNAL \asp_cor|Add6~86\ : std_logic;
SIGNAL \asp_cor|Add6~110\ : std_logic;
SIGNAL \asp_cor|Add6~102\ : std_logic;
SIGNAL \asp_cor|Add6~142\ : std_logic;
SIGNAL \asp_cor|Add6~118\ : std_logic;
SIGNAL \asp_cor|Add6~137_sumout\ : std_logic;
SIGNAL \asp_cor|Add6~138\ : std_logic;
SIGNAL \asp_cor|Add6~129_sumout\ : std_logic;
SIGNAL \asp_cor|Add6~130\ : std_logic;
SIGNAL \asp_cor|Add6~65_sumout\ : std_logic;
SIGNAL \asp_cor|correlation[12]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|Add6~66\ : std_logic;
SIGNAL \asp_cor|Add6~58\ : std_logic;
SIGNAL \asp_cor|Add6~50\ : std_logic;
SIGNAL \asp_cor|Add6~154\ : std_logic;
SIGNAL \asp_cor|Add6~30\ : std_logic;
SIGNAL \asp_cor|Add6~22\ : std_logic;
SIGNAL \asp_cor|Add6~13_sumout\ : std_logic;
SIGNAL \asp_cor|correlation_first_half~0_combout\ : std_logic;
SIGNAL \asp_cor|correlation_first_half~q\ : std_logic;
SIGNAL \asp_cor|sendSignal~0_combout\ : std_logic;
SIGNAL \asp_cor|Add6~158\ : std_logic;
SIGNAL \asp_cor|Add6~41_sumout\ : std_logic;
SIGNAL \asp_cor|sendSignal.data[19]~feeder_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~27\ : std_logic;
SIGNAL \asp_cor|Selector22~0_combout\ : std_logic;
SIGNAL \asp_cor|correlation[19]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|Add6~14\ : std_logic;
SIGNAL \asp_cor|Add6~9_sumout\ : std_logic;
SIGNAL \asp_cor|sendSignal~2_combout\ : std_logic;
SIGNAL \asp_cor|sendSignal.data[28]~0_combout\ : std_logic;
SIGNAL \asp_cor|sendSignal.data[31]~_wirecell_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[15]~23_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[15]~23_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[11]~21_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[11]~20_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[12]~12_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[12]~13_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[12]~12_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~9_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[17]~7_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[17]~6_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[17]~6_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[15]~23_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~35_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[16]~7_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[16]~8_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~23_combout\ : std_logic;
SIGNAL \asp_pd|last_correlation_value[16]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|sendSignal~5_combout\ : std_logic;
SIGNAL \asp_pd|counter[16]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|Add2~1_sumout\ : std_logic;
SIGNAL \asp_pd|counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|Add2~2\ : std_logic;
SIGNAL \asp_pd|Add2~13_sumout\ : std_logic;
SIGNAL \asp_pd|Add2~14\ : std_logic;
SIGNAL \asp_pd|Add2~37_sumout\ : std_logic;
SIGNAL \asp_pd|Add2~38\ : std_logic;
SIGNAL \asp_pd|Add2~33_sumout\ : std_logic;
SIGNAL \asp_pd|counter[3]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|Add2~34\ : std_logic;
SIGNAL \asp_pd|Add2~45_sumout\ : std_logic;
SIGNAL \asp_pd|Add2~46\ : std_logic;
SIGNAL \asp_pd|Add2~41_sumout\ : std_logic;
SIGNAL \asp_pd|counter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|Add2~42\ : std_logic;
SIGNAL \asp_pd|Add2~53_sumout\ : std_logic;
SIGNAL \asp_pd|counter[6]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|Add2~54\ : std_logic;
SIGNAL \asp_pd|Add2~49_sumout\ : std_logic;
SIGNAL \asp_pd|Add2~50\ : std_logic;
SIGNAL \asp_pd|Add2~69_sumout\ : std_logic;
SIGNAL \asp_pd|counter[8]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|Add2~70\ : std_logic;
SIGNAL \asp_pd|Add2~57_sumout\ : std_logic;
SIGNAL \asp_pd|Add2~58\ : std_logic;
SIGNAL \asp_pd|Add2~65_sumout\ : std_logic;
SIGNAL \asp_pd|Add2~66\ : std_logic;
SIGNAL \asp_pd|Add2~61_sumout\ : std_logic;
SIGNAL \asp_pd|counter[11]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|Add2~62\ : std_logic;
SIGNAL \asp_pd|Add2~29_sumout\ : std_logic;
SIGNAL \asp_pd|counter[12]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|Add2~30\ : std_logic;
SIGNAL \asp_pd|Add2~25_sumout\ : std_logic;
SIGNAL \asp_pd|Add2~26\ : std_logic;
SIGNAL \asp_pd|Add2~21_sumout\ : std_logic;
SIGNAL \asp_pd|Add2~22\ : std_logic;
SIGNAL \asp_pd|Add2~73_sumout\ : std_logic;
SIGNAL \asp_pd|Add2~74\ : std_logic;
SIGNAL \asp_pd|Add2~9_sumout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[21]~28_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[21]~27_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[21]~27_combout\ : std_logic;
SIGNAL \asp_pd|last_correlation_value[17]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~1_combout\ : std_logic;
SIGNAL \asp_pd|correlation_min[37]~feeder_combout\ : std_logic;
SIGNAL \asp_pd|sendSignal~4_combout\ : std_logic;
SIGNAL \asp_pd|counter[17]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|Add2~10\ : std_logic;
SIGNAL \asp_pd|Add2~5_sumout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[19]~9_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[19]~10_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[19]~9_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[18]~24_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~6_combout\ : std_logic;
SIGNAL \asp_pd|correlation_min[39]~feeder_combout\ : std_logic;
SIGNAL \asp_pd|correlation_min[19]~feeder_combout\ : std_logic;
SIGNAL \asp_pd|sendSignal~7_combout\ : std_logic;
SIGNAL \asp_pd|Add2~6\ : std_logic;
SIGNAL \asp_pd|Add2~77_sumout\ : std_logic;
SIGNAL \asp_pd|Add2~78\ : std_logic;
SIGNAL \asp_pd|Add2~17_sumout\ : std_logic;
SIGNAL \asp_pd|counter_prev[19]~feeder_combout\ : std_logic;
SIGNAL \asp_pd|Equal3~0_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~36_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~37_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~32_combout\ : std_logic;
SIGNAL \asp_pd|last_correlation_value[32]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~33_combout\ : std_logic;
SIGNAL \asp_pd|last_correlation_value[29]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~34_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~29_combout\ : std_logic;
SIGNAL \asp_pd|last_correlation_value[27]~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[4]~17_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[4]~16_combout\ : std_logic;
SIGNAL \asp_pd|sendSignal~1_combout\ : std_logic;
SIGNAL \asp_pd|sendSignal~3_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[4]~17_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[4]~16_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~26_combout\ : std_logic;
SIGNAL \asp_pd|last_correlation_value[24]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~4_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~21_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~20_combout\ : std_logic;
SIGNAL \asp_pd|last_correlation_value[14]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|correlation_max[11]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~19_combout\ : std_logic;
SIGNAL \asp_pd|last_correlation_value[10]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|correlation_max[10]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|last_correlation_value[9]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|correlation_max[9]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~17_combout\ : std_logic;
SIGNAL \asp_pd|correlation_max[8]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|last_correlation_value[7]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~15_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~12_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~13_combout\ : std_logic;
SIGNAL \asp_pd|correlation_max[4]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~10_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[2]~15_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[2]~14_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~11_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~40_combout\ : std_logic;
SIGNAL \asp_pd|Add0~86\ : std_logic;
SIGNAL \asp_pd|Add0~87\ : std_logic;
SIGNAL \asp_pd|Add0~90\ : std_logic;
SIGNAL \asp_pd|Add0~91\ : std_logic;
SIGNAL \asp_pd|Add0~94\ : std_logic;
SIGNAL \asp_pd|Add0~95\ : std_logic;
SIGNAL \asp_pd|Add0~82\ : std_logic;
SIGNAL \asp_pd|Add0~83\ : std_logic;
SIGNAL \asp_pd|Add0~74\ : std_logic;
SIGNAL \asp_pd|Add0~75\ : std_logic;
SIGNAL \asp_pd|Add0~78\ : std_logic;
SIGNAL \asp_pd|Add0~79\ : std_logic;
SIGNAL \asp_pd|Add0~70\ : std_logic;
SIGNAL \asp_pd|Add0~71\ : std_logic;
SIGNAL \asp_pd|Add0~98\ : std_logic;
SIGNAL \asp_pd|Add0~99\ : std_logic;
SIGNAL \asp_pd|Add0~102\ : std_logic;
SIGNAL \asp_pd|Add0~103\ : std_logic;
SIGNAL \asp_pd|Add0~106\ : std_logic;
SIGNAL \asp_pd|Add0~107\ : std_logic;
SIGNAL \asp_pd|Add0~110\ : std_logic;
SIGNAL \asp_pd|Add0~111\ : std_logic;
SIGNAL \asp_pd|Add0~114\ : std_logic;
SIGNAL \asp_pd|Add0~115\ : std_logic;
SIGNAL \asp_pd|Add0~66\ : std_logic;
SIGNAL \asp_pd|Add0~67\ : std_logic;
SIGNAL \asp_pd|Add0~146\ : std_logic;
SIGNAL \asp_pd|Add0~147\ : std_logic;
SIGNAL \asp_pd|Add0~150\ : std_logic;
SIGNAL \asp_pd|Add0~151\ : std_logic;
SIGNAL \asp_pd|Add0~154\ : std_logic;
SIGNAL \asp_pd|Add0~155\ : std_logic;
SIGNAL \asp_pd|Add0~158\ : std_logic;
SIGNAL \asp_pd|Add0~159\ : std_logic;
SIGNAL \asp_pd|Add0~134\ : std_logic;
SIGNAL \asp_pd|Add0~135\ : std_logic;
SIGNAL \asp_pd|Add0~138\ : std_logic;
SIGNAL \asp_pd|Add0~139\ : std_logic;
SIGNAL \asp_pd|Add0~22\ : std_logic;
SIGNAL \asp_pd|Add0~23\ : std_logic;
SIGNAL \asp_pd|Add0~26\ : std_logic;
SIGNAL \asp_pd|Add0~27\ : std_logic;
SIGNAL \asp_pd|Add0~30\ : std_logic;
SIGNAL \asp_pd|Add0~31\ : std_logic;
SIGNAL \asp_pd|Add0~34\ : std_logic;
SIGNAL \asp_pd|Add0~35\ : std_logic;
SIGNAL \asp_pd|Add0~38\ : std_logic;
SIGNAL \asp_pd|Add0~39\ : std_logic;
SIGNAL \asp_pd|Add0~62\ : std_logic;
SIGNAL \asp_pd|Add0~63\ : std_logic;
SIGNAL \asp_pd|Add0~42\ : std_logic;
SIGNAL \asp_pd|Add0~43\ : std_logic;
SIGNAL \asp_pd|Add0~142\ : std_logic;
SIGNAL \asp_pd|Add0~143\ : std_logic;
SIGNAL \asp_pd|Add0~118\ : std_logic;
SIGNAL \asp_pd|Add0~119\ : std_logic;
SIGNAL \asp_pd|Add0~6\ : std_logic;
SIGNAL \asp_pd|Add0~7\ : std_logic;
SIGNAL \asp_pd|Add0~122\ : std_logic;
SIGNAL \asp_pd|Add0~123\ : std_logic;
SIGNAL \asp_pd|Add0~46\ : std_logic;
SIGNAL \asp_pd|Add0~47\ : std_logic;
SIGNAL \asp_pd|Add0~50\ : std_logic;
SIGNAL \asp_pd|Add0~51\ : std_logic;
SIGNAL \asp_pd|Add0~10\ : std_logic;
SIGNAL \asp_pd|Add0~11\ : std_logic;
SIGNAL \asp_pd|Add0~14\ : std_logic;
SIGNAL \asp_pd|Add0~15\ : std_logic;
SIGNAL \asp_pd|Add0~126\ : std_logic;
SIGNAL \asp_pd|Add0~127\ : std_logic;
SIGNAL \asp_pd|Add0~54\ : std_logic;
SIGNAL \asp_pd|Add0~55\ : std_logic;
SIGNAL \asp_pd|Add0~58\ : std_logic;
SIGNAL \asp_pd|Add0~59\ : std_logic;
SIGNAL \asp_pd|Add0~130\ : std_logic;
SIGNAL \asp_pd|Add0~131\ : std_logic;
SIGNAL \asp_pd|Add0~17_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~129_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~57_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~53_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~125_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~13_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~9_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~49_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~45_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~121_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~5_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~117_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~141_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~41_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~61_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~37_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~33_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~29_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~25_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~21_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~137_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~133_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~157_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~153_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~149_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~145_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~65_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~113_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~109_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~105_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~101_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~97_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~69_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~77_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~73_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~81_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~93_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~89_sumout\ : std_logic;
SIGNAL \asp_pd|Add0~85_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~162_cout\ : std_logic;
SIGNAL \asp_pd|Add1~86\ : std_logic;
SIGNAL \asp_pd|Add1~90\ : std_logic;
SIGNAL \asp_pd|Add1~94\ : std_logic;
SIGNAL \asp_pd|Add1~82\ : std_logic;
SIGNAL \asp_pd|Add1~74\ : std_logic;
SIGNAL \asp_pd|Add1~78\ : std_logic;
SIGNAL \asp_pd|Add1~70\ : std_logic;
SIGNAL \asp_pd|Add1~98\ : std_logic;
SIGNAL \asp_pd|Add1~102\ : std_logic;
SIGNAL \asp_pd|Add1~106\ : std_logic;
SIGNAL \asp_pd|Add1~110\ : std_logic;
SIGNAL \asp_pd|Add1~114\ : std_logic;
SIGNAL \asp_pd|Add1~66\ : std_logic;
SIGNAL \asp_pd|Add1~146\ : std_logic;
SIGNAL \asp_pd|Add1~150\ : std_logic;
SIGNAL \asp_pd|Add1~154\ : std_logic;
SIGNAL \asp_pd|Add1~158\ : std_logic;
SIGNAL \asp_pd|Add1~134\ : std_logic;
SIGNAL \asp_pd|Add1~138\ : std_logic;
SIGNAL \asp_pd|Add1~22\ : std_logic;
SIGNAL \asp_pd|Add1~26\ : std_logic;
SIGNAL \asp_pd|Add1~30\ : std_logic;
SIGNAL \asp_pd|Add1~34\ : std_logic;
SIGNAL \asp_pd|Add1~38\ : std_logic;
SIGNAL \asp_pd|Add1~62\ : std_logic;
SIGNAL \asp_pd|Add1~42\ : std_logic;
SIGNAL \asp_pd|Add1~142\ : std_logic;
SIGNAL \asp_pd|Add1~118\ : std_logic;
SIGNAL \asp_pd|Add1~6\ : std_logic;
SIGNAL \asp_pd|Add1~122\ : std_logic;
SIGNAL \asp_pd|Add1~46\ : std_logic;
SIGNAL \asp_pd|Add1~50\ : std_logic;
SIGNAL \asp_pd|Add1~10\ : std_logic;
SIGNAL \asp_pd|Add1~14\ : std_logic;
SIGNAL \asp_pd|Add1~126\ : std_logic;
SIGNAL \asp_pd|Add1~54\ : std_logic;
SIGNAL \asp_pd|Add1~58\ : std_logic;
SIGNAL \asp_pd|Add1~130\ : std_logic;
SIGNAL \asp_pd|Add1~18\ : std_logic;
SIGNAL \asp_pd|Add1~1_sumout\ : std_logic;
SIGNAL \asp_pd|Equal2~1_combout\ : std_logic;
SIGNAL \asp_pd|Equal2~0_combout\ : std_logic;
SIGNAL \asp_pd|Equal2~3_combout\ : std_logic;
SIGNAL \asp_pd|correlation_max[27]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|Equal2~2_combout\ : std_logic;
SIGNAL \asp_pd|Equal2~4_combout\ : std_logic;
SIGNAL \asp_pd|correlation_max[5]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|Equal2~6_combout\ : std_logic;
SIGNAL \asp_pd|correlation_max[0]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|correlation_max[3]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|Equal2~5_combout\ : std_logic;
SIGNAL \asp_pd|Equal2~7_combout\ : std_logic;
SIGNAL \asp_pd|Equal2~8_combout\ : std_logic;
SIGNAL \asp_pd|Equal2~9_combout\ : std_logic;
SIGNAL \asp_pd|Equal2~10_combout\ : std_logic;
SIGNAL \asp_pd|process_0~0_combout\ : std_logic;
SIGNAL \asp_pd|Add1~9_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~13_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~21_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~29_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~25_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~33_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~37_sumout\ : std_logic;
SIGNAL \asp_pd|LessThan2~0_combout\ : std_logic;
SIGNAL \asp_pd|Add1~5_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~17_sumout\ : std_logic;
SIGNAL \asp_pd|LessThan2~1_combout\ : std_logic;
SIGNAL \asp_pd|Add1~69_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~113_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~109_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~89_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~81_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~93_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~85_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~73_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~77_sumout\ : std_logic;
SIGNAL \asp_pd|LessThan2~2_combout\ : std_logic;
SIGNAL \asp_pd|Add1~97_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~105_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~101_sumout\ : std_logic;
SIGNAL \asp_pd|LessThan2~3_combout\ : std_logic;
SIGNAL \asp_pd|Add1~65_sumout\ : std_logic;
SIGNAL \asp_pd|LessThan2~9_combout\ : std_logic;
SIGNAL \asp_pd|Add1~157_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~149_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~153_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~145_sumout\ : std_logic;
SIGNAL \asp_pd|LessThan2~7_combout\ : std_logic;
SIGNAL \asp_pd|Add1~133_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~61_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~137_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~117_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~121_sumout\ : std_logic;
SIGNAL \asp_pd|LessThan2~11_combout\ : std_logic;
SIGNAL \asp_pd|Add1~129_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~125_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~41_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~45_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~49_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~53_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~57_sumout\ : std_logic;
SIGNAL \asp_pd|LessThan2~12_combout\ : std_logic;
SIGNAL \asp_pd|LessThan2~10_combout\ : std_logic;
SIGNAL \asp_pd|peak_detected~0_combout\ : std_logic;
SIGNAL \asp_pd|peak_detected~q\ : std_logic;
SIGNAL \asp_pd|sendSignal~2_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[18]~25_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[18]~24_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[18]~25_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[18]~24_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~39_combout\ : std_logic;
SIGNAL \asp_pd|sendSignal~22_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[19]~10_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[19]~9_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~38_combout\ : std_logic;
SIGNAL \asp_pd|last_correlation_value[39]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|Add0~18\ : std_logic;
SIGNAL \asp_pd|Add0~19\ : std_logic;
SIGNAL \asp_pd|Add0~1_sumout\ : std_logic;
SIGNAL \asp_pd|Add1~141_sumout\ : std_logic;
SIGNAL \asp_pd|LessThan2~13_combout\ : std_logic;
SIGNAL \asp_pd|LessThan2~8_combout\ : std_logic;
SIGNAL \asp_pd|LessThan2~4_combout\ : std_logic;
SIGNAL \asp_pd|LessThan2~5_combout\ : std_logic;
SIGNAL \asp_pd|LessThan2~6_combout\ : std_logic;
SIGNAL \asp_pd|counter_prev[11]~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[21]~28_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[21]~27_combout\ : std_logic;
SIGNAL \asp_pd|correlation_count_read~1_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[16]~8_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[16]~7_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[16]~7_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~2_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~0_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~35_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~37_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~36_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~31_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~27_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~32_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~33_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~28_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~30_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~29_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~23_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~1_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~20_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~24_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~25_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~21_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~22_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~14_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~15_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~2_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~9_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~12_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~13_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~16_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~17_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~18_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~5_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~8_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~6_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~3_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~4_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~10_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~7_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~11_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~19_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~26_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~34_combout\ : std_logic;
SIGNAL \asp_pd|LessThan1~38_combout\ : std_logic;
SIGNAL \asp_pd|LessThan4~19_combout\ : std_logic;
SIGNAL \asp_pd|LessThan4~17_combout\ : std_logic;
SIGNAL \asp_pd|LessThan4~18_combout\ : std_logic;
SIGNAL \asp_pd|LessThan4~12_combout\ : std_logic;
SIGNAL \asp_pd|LessThan4~15_combout\ : std_logic;
SIGNAL \asp_pd|LessThan4~13_combout\ : std_logic;
SIGNAL \asp_pd|LessThan4~14_combout\ : std_logic;
SIGNAL \asp_pd|LessThan4~8_combout\ : std_logic;
SIGNAL \asp_pd|LessThan4~4_combout\ : std_logic;
SIGNAL \asp_pd|LessThan4~2_combout\ : std_logic;
SIGNAL \asp_pd|LessThan4~24_combout\ : std_logic;
SIGNAL \asp_pd|LessThan4~23_combout\ : std_logic;
SIGNAL \asp_pd|LessThan4~0_combout\ : std_logic;
SIGNAL \asp_pd|LessThan4~1_combout\ : std_logic;
SIGNAL \asp_pd|LessThan4~3_combout\ : std_logic;
SIGNAL \asp_pd|LessThan4~5_combout\ : std_logic;
SIGNAL \asp_pd|LessThan4~6_combout\ : std_logic;
SIGNAL \asp_pd|LessThan4~7_combout\ : std_logic;
SIGNAL \asp_pd|LessThan4~9_combout\ : std_logic;
SIGNAL \asp_pd|LessThan4~10_combout\ : std_logic;
SIGNAL \asp_pd|LessThan4~11_combout\ : std_logic;
SIGNAL \asp_pd|LessThan4~16_combout\ : std_logic;
SIGNAL \asp_pd|LessThan4~20_combout\ : std_logic;
SIGNAL \asp_pd|LessThan4~21_combout\ : std_logic;
SIGNAL \asp_pd|LessThan4~22_combout\ : std_logic;
SIGNAL \asp_pd|curr_slope_pos~0_combout\ : std_logic;
SIGNAL \asp_pd|last_slope_pos~q\ : std_logic;
SIGNAL \asp_pd|correlation_max[0]~0_combout\ : std_logic;
SIGNAL \asp_pd|correlation_max[0]~1_combout\ : std_logic;
SIGNAL \asp_pd|sendSignal~21_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[14]~11_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[14]~11_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[14]~10_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~7_combout\ : std_logic;
SIGNAL \asp_pd|correlation_min[34]~feeder_combout\ : std_logic;
SIGNAL \asp_pd|sendSignal~8_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[13]~12_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[13]~12_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[13]~11_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[13]~11_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~8_combout\ : std_logic;
SIGNAL \asp_pd|sendSignal~9_combout\ : std_logic;
SIGNAL \asp_pd|counter_prev[13]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[17]~7_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[17]~6_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~22_combout\ : std_logic;
SIGNAL \asp_pd|correlation_min[8]~feeder_combout\ : std_logic;
SIGNAL \asp_pd|correlation_min[7]~feeder_combout\ : std_logic;
SIGNAL \asp_pd|correlation_min[3]~feeder_combout\ : std_logic;
SIGNAL \asp_pd|Add3~158_cout\ : std_logic;
SIGNAL \asp_pd|Add3~159\ : std_logic;
SIGNAL \asp_pd|Add3~154_cout\ : std_logic;
SIGNAL \asp_pd|Add3~155\ : std_logic;
SIGNAL \asp_pd|Add3~150_cout\ : std_logic;
SIGNAL \asp_pd|Add3~151\ : std_logic;
SIGNAL \asp_pd|Add3~54\ : std_logic;
SIGNAL \asp_pd|Add3~55\ : std_logic;
SIGNAL \asp_pd|Add3~58\ : std_logic;
SIGNAL \asp_pd|Add3~59\ : std_logic;
SIGNAL \asp_pd|Add3~62\ : std_logic;
SIGNAL \asp_pd|Add3~63\ : std_logic;
SIGNAL \asp_pd|Add3~66\ : std_logic;
SIGNAL \asp_pd|Add3~67\ : std_logic;
SIGNAL \asp_pd|Add3~42\ : std_logic;
SIGNAL \asp_pd|Add3~43\ : std_logic;
SIGNAL \asp_pd|Add3~46\ : std_logic;
SIGNAL \asp_pd|Add3~47\ : std_logic;
SIGNAL \asp_pd|Add3~50\ : std_logic;
SIGNAL \asp_pd|Add3~51\ : std_logic;
SIGNAL \asp_pd|Add3~34\ : std_logic;
SIGNAL \asp_pd|Add3~35\ : std_logic;
SIGNAL \asp_pd|Add3~38\ : std_logic;
SIGNAL \asp_pd|Add3~39\ : std_logic;
SIGNAL \asp_pd|Add3~30\ : std_logic;
SIGNAL \asp_pd|Add3~31\ : std_logic;
SIGNAL \asp_pd|Add3~98\ : std_logic;
SIGNAL \asp_pd|Add3~99\ : std_logic;
SIGNAL \asp_pd|Add3~102\ : std_logic;
SIGNAL \asp_pd|Add3~103\ : std_logic;
SIGNAL \asp_pd|Add3~106\ : std_logic;
SIGNAL \asp_pd|Add3~107\ : std_logic;
SIGNAL \asp_pd|Add3~110\ : std_logic;
SIGNAL \asp_pd|Add3~111\ : std_logic;
SIGNAL \asp_pd|Add3~85_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~109_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~97_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~101_sumout\ : std_logic;
SIGNAL \asp_pd|correlation_min[19]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|Add3~86\ : std_logic;
SIGNAL \asp_pd|Add3~87\ : std_logic;
SIGNAL \asp_pd|Add3~26\ : std_logic;
SIGNAL \asp_pd|Add3~27\ : std_logic;
SIGNAL \asp_pd|Add3~89_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~105_sumout\ : std_logic;
SIGNAL \asp_pd|LessThan3~5_combout\ : std_logic;
SIGNAL \asp_pd|correlation_min[20]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|Add3~90\ : std_logic;
SIGNAL \asp_pd|Add3~91\ : std_logic;
SIGNAL \asp_pd|Add3~130\ : std_logic;
SIGNAL \asp_pd|Add3~131\ : std_logic;
SIGNAL \asp_pd|Add3~134\ : std_logic;
SIGNAL \asp_pd|Add3~135\ : std_logic;
SIGNAL \asp_pd|Add3~138\ : std_logic;
SIGNAL \asp_pd|Add3~139\ : std_logic;
SIGNAL \asp_pd|Add3~10\ : std_logic;
SIGNAL \asp_pd|Add3~11\ : std_logic;
SIGNAL \asp_pd|Add3~93_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~94\ : std_logic;
SIGNAL \asp_pd|Add3~95\ : std_logic;
SIGNAL \asp_pd|Add3~142\ : std_logic;
SIGNAL \asp_pd|Add3~143\ : std_logic;
SIGNAL \asp_pd|Add3~146\ : std_logic;
SIGNAL \asp_pd|Add3~147\ : std_logic;
SIGNAL \asp_pd|Add3~70\ : std_logic;
SIGNAL \asp_pd|Add3~71\ : std_logic;
SIGNAL \asp_pd|Add3~14\ : std_logic;
SIGNAL \asp_pd|Add3~15\ : std_logic;
SIGNAL \asp_pd|Add3~18\ : std_logic;
SIGNAL \asp_pd|Add3~19\ : std_logic;
SIGNAL \asp_pd|Add3~74\ : std_logic;
SIGNAL \asp_pd|Add3~75\ : std_logic;
SIGNAL \asp_pd|Add3~114\ : std_logic;
SIGNAL \asp_pd|Add3~115\ : std_logic;
SIGNAL \asp_pd|Add3~118\ : std_logic;
SIGNAL \asp_pd|Add3~119\ : std_logic;
SIGNAL \asp_pd|Add3~22\ : std_logic;
SIGNAL \asp_pd|Add3~23\ : std_logic;
SIGNAL \asp_pd|Add3~78\ : std_logic;
SIGNAL \asp_pd|Add3~79\ : std_logic;
SIGNAL \asp_pd|Add3~81_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~69_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~77_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~73_sumout\ : std_logic;
SIGNAL \asp_pd|LessThan3~2_combout\ : std_logic;
SIGNAL \asp_pd|correlation_min[37]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|Add3~82\ : std_logic;
SIGNAL \asp_pd|Add3~83\ : std_logic;
SIGNAL \asp_pd|Add3~122\ : std_logic;
SIGNAL \asp_pd|Add3~123\ : std_logic;
SIGNAL \asp_pd|Add3~126\ : std_logic;
SIGNAL \asp_pd|Add3~127\ : std_logic;
SIGNAL \asp_pd|Add3~2\ : std_logic;
SIGNAL \asp_pd|Add3~3\ : std_logic;
SIGNAL \asp_pd|Add3~5_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~125_sumout\ : std_logic;
SIGNAL \asp_pd|correlation_min[0]~1_combout\ : std_logic;
SIGNAL \asp_pd|Add3~1_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~121_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~17_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~37_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~45_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~49_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~53_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~41_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~57_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~61_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~65_sumout\ : std_logic;
SIGNAL \asp_pd|LessThan3~4_combout\ : std_logic;
SIGNAL \asp_pd|Add3~25_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~29_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~33_sumout\ : std_logic;
SIGNAL \asp_pd|LessThan3~0_combout\ : std_logic;
SIGNAL \asp_pd|Add3~13_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~9_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~21_sumout\ : std_logic;
SIGNAL \asp_pd|LessThan3~1_combout\ : std_logic;
SIGNAL \asp_pd|Add3~113_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~117_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~133_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~137_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~141_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~129_sumout\ : std_logic;
SIGNAL \asp_pd|Add3~145_sumout\ : std_logic;
SIGNAL \asp_pd|LessThan3~3_combout\ : std_logic;
SIGNAL \asp_pd|correlation_min[0]~2_combout\ : std_logic;
SIGNAL \asp_pd|correlation_min[0]~0_combout\ : std_logic;
SIGNAL \asp_pd|sendSignal~10_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[11]~21_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[11]~20_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|recv.data[11]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~18_combout\ : std_logic;
SIGNAL \asp_pd|correlation_min[11]~feeder_combout\ : std_logic;
SIGNAL \asp_pd|sendSignal~18_combout\ : std_logic;
SIGNAL \asp_pd|counter_prev[11]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[10]~22_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[10]~21_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~31_combout\ : std_logic;
SIGNAL \asp_pd|correlation_min[30]~feeder_combout\ : std_logic;
SIGNAL \asp_pd|sendSignal~19_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[15]~24_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~35_combout\ : std_logic;
SIGNAL \asp_cor|avg_data~15_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~25\ : std_logic;
SIGNAL \asp_cor|Selector24~0_combout\ : std_logic;
SIGNAL \asp_cor|Add6~21_sumout\ : std_logic;
SIGNAL \asp_cor|correlation[17]~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[14]~10_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~34_combout\ : std_logic;
SIGNAL \asp_cor|avg_data~14_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~24\ : std_logic;
SIGNAL \asp_cor|Selector25~0_combout\ : std_logic;
SIGNAL \asp_cor|Add6~29_sumout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[13]~11_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~33_combout\ : std_logic;
SIGNAL \asp_cor|avg_data~13_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~23\ : std_logic;
SIGNAL \asp_cor|Selector26~0_combout\ : std_logic;
SIGNAL \asp_cor|Add6~153_sumout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[9]~19_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[9]~19_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~16_combout\ : std_logic;
SIGNAL \asp_pd|correlation_max[9]~feeder_combout\ : std_logic;
SIGNAL \asp_pd|sendSignal~17_combout\ : std_logic;
SIGNAL \asp_pd|counter_prev[9]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[8]~23_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[8]~22_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~28_combout\ : std_logic;
SIGNAL \asp_pd|sendSignal~20_combout\ : std_logic;
SIGNAL \asp_pd|counter_prev[8]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[7]~18_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[7]~17_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[7]~18_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[7]~17_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~14_combout\ : std_logic;
SIGNAL \asp_pd|correlation_min[7]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|sendSignal~15_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[6]~19_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[6]~18_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~30_combout\ : std_logic;
SIGNAL \asp_pd|sendSignal~16_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[5]~16_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[5]~15_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|recv.data[5]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~25_combout\ : std_logic;
SIGNAL \asp_pd|sendSignal~13_combout\ : std_logic;
SIGNAL \asp_pd|counter_prev[5]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~13_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~32_combout\ : std_logic;
SIGNAL \asp_cor|avg_data~12_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~22\ : std_logic;
SIGNAL \asp_cor|Selector27~0_combout\ : std_logic;
SIGNAL \asp_cor|Add6~49_sumout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[11]~20_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~31_combout\ : std_logic;
SIGNAL \asp_cor|avg_data~11_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~21\ : std_logic;
SIGNAL \asp_cor|Selector28~0_combout\ : std_logic;
SIGNAL \asp_cor|Add6~57_sumout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[10]~21_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~30_combout\ : std_logic;
SIGNAL \asp_cor|avg_data~10_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~37\ : std_logic;
SIGNAL \asp_cor|Selector12~0_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~36\ : std_logic;
SIGNAL \asp_cor|Selector13~0_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~35\ : std_logic;
SIGNAL \asp_cor|Selector14~0_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~34\ : std_logic;
SIGNAL \asp_cor|Selector15~0_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~33\ : std_logic;
SIGNAL \asp_cor|Selector16~0_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~32\ : std_logic;
SIGNAL \asp_cor|Selector17~0_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~31\ : std_logic;
SIGNAL \asp_cor|Selector18~0_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~30\ : std_logic;
SIGNAL \asp_cor|Selector19~0_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~29\ : std_logic;
SIGNAL \asp_cor|Selector20~0_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~28\ : std_logic;
SIGNAL \asp_cor|Selector21~0_combout\ : std_logic;
SIGNAL \asp_cor|Add6~10\ : std_logic;
SIGNAL \asp_cor|Add6~5_sumout\ : std_logic;
SIGNAL \asp_cor|Add6~6\ : std_logic;
SIGNAL \asp_cor|Add6~37_sumout\ : std_logic;
SIGNAL \asp_cor|correlation[21]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|Add6~38\ : std_logic;
SIGNAL \asp_cor|Add6~81_sumout\ : std_logic;
SIGNAL \asp_cor|Add6~82\ : std_logic;
SIGNAL \asp_cor|Add6~73_sumout\ : std_logic;
SIGNAL \asp_cor|Add6~74\ : std_logic;
SIGNAL \asp_cor|Add6~97_sumout\ : std_logic;
SIGNAL \asp_cor|correlation[24]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|Add6~98\ : std_logic;
SIGNAL \asp_cor|Add6~89_sumout\ : std_logic;
SIGNAL \asp_cor|correlation[25]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|Add6~90\ : std_logic;
SIGNAL \asp_cor|Add6~113_sumout\ : std_logic;
SIGNAL \asp_cor|Add6~114\ : std_logic;
SIGNAL \asp_cor|Add6~105_sumout\ : std_logic;
SIGNAL \asp_cor|correlation[27]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|Add6~106\ : std_logic;
SIGNAL \asp_cor|Add6~145_sumout\ : std_logic;
SIGNAL \asp_cor|Add6~146\ : std_logic;
SIGNAL \asp_cor|Add6~121_sumout\ : std_logic;
SIGNAL \asp_cor|Add6~122\ : std_logic;
SIGNAL \asp_cor|Add6~134\ : std_logic;
SIGNAL \asp_cor|Add6~126\ : std_logic;
SIGNAL \asp_cor|Add6~61_sumout\ : std_logic;
SIGNAL \asp_cor|sendSignal.data[12]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[30]~4_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[30]~5_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[30]~4_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[30]~5_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[30]~4_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[31]~5_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[31]~5_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[31]~6_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[31]~6_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[31]~5_combout\ : std_logic;
SIGNAL \asp_pd|correlation_count_read~0_combout\ : std_logic;
SIGNAL \asp_pd|peak_half~0_combout\ : std_logic;
SIGNAL \asp_pd|peak_half~q\ : std_logic;
SIGNAL \asp_pd|sendSignal~14_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[3]~14_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[3]~14_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[3]~13_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~24_combout\ : std_logic;
SIGNAL \asp_pd|sendSignal~11_combout\ : std_logic;
SIGNAL \asp_pd|counter_prev[3]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[9]~20_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~29_combout\ : std_logic;
SIGNAL \asp_cor|avg_data~9_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~39\ : std_logic;
SIGNAL \asp_cor|Selector10~0_combout\ : std_logic;
SIGNAL \asp_cor|Add6~125_sumout\ : std_logic;
SIGNAL \asp_cor|sendSignal.data[11]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[8]~22_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~28_combout\ : std_logic;
SIGNAL \asp_cor|avg_data~8_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~38\ : std_logic;
SIGNAL \asp_cor|Selector11~0_combout\ : std_logic;
SIGNAL \asp_cor|Add6~133_sumout\ : std_logic;
SIGNAL \asp_cor|sendSignal.data[10]~feeder_combout\ : std_logic;
SIGNAL \asp_cor|correlation[10]~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[7]~17_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~27_combout\ : std_logic;
SIGNAL \asp_cor|avg_data~7_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~17\ : std_logic;
SIGNAL \asp_cor|Selector32~0_combout\ : std_logic;
SIGNAL \asp_cor|Add6~117_sumout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~37_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~16_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|recv.data[25]~3_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~17_combout\ : std_logic;
SIGNAL \asp_cor|newest_avg_data_addr[9]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~38_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~18_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~19_combout\ : std_logic;
SIGNAL \asp_cor|newest_avg_data_addr[8]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~39_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~13_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~14_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[23]~26_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[23]~27_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[23]~26_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[23]~27_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~15_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[22]~26_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~11_combout\ : std_logic;
SIGNAL \asp_cor|newest_avg_data_addr[5]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~12_combout\ : std_logic;
SIGNAL \asp_cor|newest_avg_data_addr[4]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[20]~2_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[20]~2_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[20]~3_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[20]~3_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~9_combout\ : std_logic;
SIGNAL \asp_cor|newest_avg_data_addr[3]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~10_combout\ : std_logic;
SIGNAL \asp_cor|newest_avg_data_addr[2]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~8_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~4_combout\ : std_logic;
SIGNAL \asp_cor|newest_avg_data_addr[0]~feeder_combout\ : std_logic;
SIGNAL \asp_cor|Add1~6_cout\ : std_logic;
SIGNAL \asp_cor|Add1~2\ : std_logic;
SIGNAL \asp_cor|Add1~10\ : std_logic;
SIGNAL \asp_cor|Add1~18\ : std_logic;
SIGNAL \asp_cor|Add1~14\ : std_logic;
SIGNAL \asp_cor|Add1~26\ : std_logic;
SIGNAL \asp_cor|Add1~22\ : std_logic;
SIGNAL \asp_cor|Add1~34\ : std_logic;
SIGNAL \asp_cor|Add1~30\ : std_logic;
SIGNAL \asp_cor|Add1~42\ : std_logic;
SIGNAL \asp_cor|Add1~37_sumout\ : std_logic;
SIGNAL \asp_cor|Selector115~0_combout\ : std_logic;
SIGNAL \asp_cor|Add1~41_sumout\ : std_logic;
SIGNAL \asp_cor|Add1~29_sumout\ : std_logic;
SIGNAL \asp_cor|Add1~33_sumout\ : std_logic;
SIGNAL \asp_cor|Add1~21_sumout\ : std_logic;
SIGNAL \asp_cor|Add1~25_sumout\ : std_logic;
SIGNAL \asp_cor|Add1~13_sumout\ : std_logic;
SIGNAL \asp_cor|Add1~17_sumout\ : std_logic;
SIGNAL \asp_cor|Add1~9_sumout\ : std_logic;
SIGNAL \asp_cor|Add1~1_sumout\ : std_logic;
SIGNAL \asp_cor|Add5~2\ : std_logic;
SIGNAL \asp_cor|Add5~6\ : std_logic;
SIGNAL \asp_cor|Add5~14\ : std_logic;
SIGNAL \asp_cor|Add5~10\ : std_logic;
SIGNAL \asp_cor|Add5~22\ : std_logic;
SIGNAL \asp_cor|Add5~18\ : std_logic;
SIGNAL \asp_cor|Add5~30\ : std_logic;
SIGNAL \asp_cor|Add5~26\ : std_logic;
SIGNAL \asp_cor|Add5~38\ : std_logic;
SIGNAL \asp_cor|Add5~33_sumout\ : std_logic;
SIGNAL \asp_cor|Selector0~0_combout\ : std_logic;
SIGNAL \asp_cor|sendSignal~10_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[6]~18_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~26_combout\ : std_logic;
SIGNAL \asp_cor|avg_data~6_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~16\ : std_logic;
SIGNAL \asp_cor|Selector33~0_combout\ : std_logic;
SIGNAL \asp_cor|Add6~141_sumout\ : std_logic;
SIGNAL \asp_cor|Add5~37_sumout\ : std_logic;
SIGNAL \asp_cor|Selector1~0_combout\ : std_logic;
SIGNAL \asp_cor|sendSignal~11_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[5]~15_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~25_combout\ : std_logic;
SIGNAL \asp_cor|avg_data~5_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~15\ : std_logic;
SIGNAL \asp_cor|Selector34~0_combout\ : std_logic;
SIGNAL \asp_cor|Add6~101_sumout\ : std_logic;
SIGNAL \asp_cor|Add5~25_sumout\ : std_logic;
SIGNAL \asp_cor|Selector2~0_combout\ : std_logic;
SIGNAL \asp_cor|sendSignal~8_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[4]~16_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~24_combout\ : std_logic;
SIGNAL \asp_cor|avg_data~4_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~14\ : std_logic;
SIGNAL \asp_cor|Selector35~0_combout\ : std_logic;
SIGNAL \asp_cor|Add6~109_sumout\ : std_logic;
SIGNAL \asp_cor|Add5~29_sumout\ : std_logic;
SIGNAL \asp_cor|Selector3~0_combout\ : std_logic;
SIGNAL \asp_cor|sendSignal~9_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[3]~13_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~23_combout\ : std_logic;
SIGNAL \asp_cor|avg_data~3_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~13\ : std_logic;
SIGNAL \asp_cor|Selector36~0_combout\ : std_logic;
SIGNAL \asp_cor|Add6~85_sumout\ : std_logic;
SIGNAL \asp_cor|correlation[5]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|Add5~17_sumout\ : std_logic;
SIGNAL \asp_cor|Selector4~0_combout\ : std_logic;
SIGNAL \asp_cor|sendSignal~6_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[2]~14_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~22_combout\ : std_logic;
SIGNAL \asp_cor|avg_data~2_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~12\ : std_logic;
SIGNAL \asp_cor|Selector37~0_combout\ : std_logic;
SIGNAL \asp_cor|Add6~93_sumout\ : std_logic;
SIGNAL \asp_cor|Add5~21_sumout\ : std_logic;
SIGNAL \asp_cor|Selector5~0_combout\ : std_logic;
SIGNAL \asp_cor|sendSignal~7_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[28]~1_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[28]~1_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[20]~2_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~0_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~27_combout\ : std_logic;
SIGNAL \asp_pd|sendSignal~12_combout\ : std_logic;
SIGNAL \asp_pd|counter_prev[2]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[1]~9_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~21_combout\ : std_logic;
SIGNAL \asp_cor|avg_data~1_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~11\ : std_logic;
SIGNAL \asp_cor|Selector38~0_combout\ : std_logic;
SIGNAL \asp_cor|Add6~69_sumout\ : std_logic;
SIGNAL \asp_cor|Add5~9_sumout\ : std_logic;
SIGNAL \asp_cor|Selector6~0_combout\ : std_logic;
SIGNAL \asp_cor|sendSignal~4_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[1]~8_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[1]~8_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~3_combout\ : std_logic;
SIGNAL \asp_pd|last_correlation_value[21]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|sendSignal~6_combout\ : std_logic;
SIGNAL \asp_pd|counter_prev[1]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[29]~4_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[29]~3_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[29]~4_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[29]~3_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~5_combout\ : std_logic;
SIGNAL \asp_pd|current_correlation_value~41_combout\ : std_logic;
SIGNAL \asp_pd|sendSignal~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[28]~2_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~2_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~3_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~1_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~0_combout\ : std_logic;
SIGNAL \asp_cor|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~7_combout\ : std_logic;
SIGNAL \asp_cor|calculate~0_combout\ : std_logic;
SIGNAL \asp_cor|calculate~q\ : std_logic;
SIGNAL \asp_cor|Selector114~0_combout\ : std_logic;
SIGNAL \asp_cor|Selector114~1_combout\ : std_logic;
SIGNAL \asp_cor|state.S0~q\ : std_logic;
SIGNAL \asp_cor|Add5~13_sumout\ : std_logic;
SIGNAL \asp_cor|Selector7~0_combout\ : std_logic;
SIGNAL \asp_cor|sendSignal~5_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|x[0]~1_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|x[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~20_combout\ : std_logic;
SIGNAL \asp_cor|avg_data~0_combout\ : std_logic;
SIGNAL \asp_cor|Mult0~9\ : std_logic;
SIGNAL \asp_cor|Selector40~0_combout\ : std_logic;
SIGNAL \asp_cor|Add6~33_sumout\ : std_logic;
SIGNAL \asp_cor|Add5~5_sumout\ : std_logic;
SIGNAL \asp_cor|Selector8~0_combout\ : std_logic;
SIGNAL \asp_cor|sendSignal~3_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~36_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~5_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~6_combout\ : std_logic;
SIGNAL \asp_cor|LessThan0~1_combout\ : std_logic;
SIGNAL \asp_cor|Selector115~1_combout\ : std_logic;
SIGNAL \asp_cor|state.S1~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|state.S2~q\ : std_logic;
SIGNAL \asp_cor|counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|Add4~22\ : std_logic;
SIGNAL \asp_cor|Add4~25_sumout\ : std_logic;
SIGNAL \asp_cor|Add4~26\ : std_logic;
SIGNAL \asp_cor|Add4~17_sumout\ : std_logic;
SIGNAL \asp_cor|Add4~18\ : std_logic;
SIGNAL \asp_cor|Add4~29_sumout\ : std_logic;
SIGNAL \asp_cor|Add4~30\ : std_logic;
SIGNAL \asp_cor|Add4~13_sumout\ : std_logic;
SIGNAL \asp_cor|Add4~14\ : std_logic;
SIGNAL \asp_cor|Add4~9_sumout\ : std_logic;
SIGNAL \asp_cor|Add4~10\ : std_logic;
SIGNAL \asp_cor|Add4~5_sumout\ : std_logic;
SIGNAL \asp_cor|LessThan0~0_combout\ : std_logic;
SIGNAL \asp_cor|correlation_second_half~0_combout\ : std_logic;
SIGNAL \asp_cor|correlation_second_half~q\ : std_logic;
SIGNAL \asp_cor|Add5~1_sumout\ : std_logic;
SIGNAL \asp_cor|Selector9~0_combout\ : std_logic;
SIGNAL \asp_cor|sendSignal~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ack~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ack~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|x[22]~25_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[22]~25_combout\ : std_logic;
SIGNAL \asp_pd|peak_type[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[23]~26_combout\ : std_logic;
SIGNAL \asp_pd|peak_type[1]~1_combout\ : std_logic;
SIGNAL \asp_pd|sendSignal.data[15]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ack~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ack~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|x[0]~1_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|recv.data[0]~DUPLICATE_q\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \recop|impl_control_unit|Selector4~0_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \recop|impl_control_unit|next_state.T0~q\ : std_logic;
SIGNAL \KEY[0]~inputCLKENA0_outclk\ : std_logic;
SIGNAL \recop|impl_control_unit|state.T0~q\ : std_logic;
SIGNAL \recop|impl_control_unit|ir_fetch_start_signal~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ir_fetch_start_signal~q\ : std_logic;
SIGNAL \recop|impl_datapath|Selector0~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|next_fetch_state.IDLE~q\ : std_logic;
SIGNAL \recop|impl_datapath|fetch_state.IDLE~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|fetch_state.IDLE~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_control_unit|ir_fetch_start_signal~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|next_fetch_state~12_combout\ : std_logic;
SIGNAL \recop|impl_datapath|next_fetch_state.FETCH_1~q\ : std_logic;
SIGNAL \recop|impl_datapath|fetch_state.FETCH_1~q\ : std_logic;
SIGNAL \recop|impl_datapath|Selector1~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|next_fetch_state.FETCH_2~q\ : std_logic;
SIGNAL \recop|impl_datapath|fetch_state.FETCH_2~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_control_unit|pc_write_flag_signal~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|prev_write_flag~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|prev_write_flag~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|prev_write_flag~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|rx_signal[1]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|fetch_inst_2[10]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|fetch_state.IDLE~q\ : std_logic;
SIGNAL \recop|impl_datapath|fetch_inst_2[6]~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|opcode_signal[0]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|Mux11~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_control_unit|dm_sel_in_signal[1]~2_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|dm_sel_in_signal[1]~1_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|state.T1~q\ : std_logic;
SIGNAL \recop|impl_control_unit|next_state~6_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|next_state.T2~q\ : std_logic;
SIGNAL \recop|impl_control_unit|state.T2~q\ : std_logic;
SIGNAL \recop|impl_control_unit|dm_sel_in_signal[1]~3_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|dm_sel_in_signal[1]~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|dm_sel_in_signal[0]~4_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|Selector0~1_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|dm_sel_in_signal[0]~5_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_data[10]~10_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|dm_sel_addr_signal[0]~3_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|dm_sel_addr_signal[1]~1_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|dm_sel_addr_signal[1]~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_control_unit|alu_clr_z_flag_signal~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|Selector12~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|rf_sel_in_signal[2]~2_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|rf_sel_in_signal[2]~1_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|rf_sel_in_signal[2]~4_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|rf_sel_in_signal[2]~3_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|rf_sel_in_signal[2]~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|rf_sel_in_signal[2]~5_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_data[0]~3_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|dm_sel_addr_signal[1]~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|operand_signal[2]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|Mux16~1_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|Mux16~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|Selector7~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|rf_write_signal~q\ : std_logic;
SIGNAL \recop|impl_control_unit|Selector7~1_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_control_unit|Selector1~1_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|Mux6~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|Mux2~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|Selector3~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~6\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~10\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~14\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~2\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~18\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~22\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~26\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~30\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~34\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~38\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~42\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~45_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|prog_mem_in[14]~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a36\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a52\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a68\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a116\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a84\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a100\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|rz_signal[0]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[3][3]~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[3][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[2][3]~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[2][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[1][3]~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[1][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux45~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[5][3]~5_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[5][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[6][3]~6_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[6][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[4][3]~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[4][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[7][3]~7_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[7][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux45~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[10][3]~10_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[10][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[11][3]~11_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[11][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[9][2]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[9][3]~9_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[9][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[8][3]~8_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[8][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux45~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[14][3]~14_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[14][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[12][3]~12_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[12][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[13][3]~13_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[13][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[15][3]~15_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[15][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux45~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux45~4_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|alu_sel_op2_signal~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|Mux0~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|Mux8~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|alu_sel_op2_signal~1_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|alu_sel_op2_signal~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|operand_2[2]~1_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|Mux0~1_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|Mux7~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|Mux7~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux13~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|operand_signal[1]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux14~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[11][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[3][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[7][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[15][1]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[15][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux62~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[12][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[8][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs~17_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Decoder0~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[0][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[4][1]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[4][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux62~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[13][1]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[13][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[1][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[9][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux62~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[14][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[10][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[2][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[6][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux62~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux62~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|operand_2[1]~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[13][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[14][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[15][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[12][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux63~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[1][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[3][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs~18_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[0][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux63~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[6][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[4][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[7][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[5][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux63~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[10][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[9][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[8][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[11][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux63~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux63~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|operand_2[0]~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux15~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~18_cout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~14\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~10\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~5_sumout\ : std_logic;
SIGNAL \recop|impl_control_unit|Selector2~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|Selector2~1_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|Selector1~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux27~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux27~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux18~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux32~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_data[2]~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[8][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[12][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[0][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[4][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux60~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[15][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[7][3]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[7][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[11][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux60~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[5][3]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[5][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[9][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[13][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[1][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux60~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[10][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[6][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[2][3]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[2][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[14][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux60~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux60~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux44~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux44~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux44~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux44~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux44~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_addr[3]~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|operand_signal[4]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_data[4]~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux10~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[14][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[10][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[6][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[2][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux58~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[9][5]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[9][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[13][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[1][5]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[1][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux58~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[8][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs~20_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[0][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[4][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[12][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux58~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[7][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[15][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[3][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[11][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux58~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux58~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|operand_2[5]~5_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux11~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|operand_2[4]~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|operand_2[3]~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux12~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~6\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~2\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~22\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~25_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux21~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|pc_out_signal[6]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[2][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[1][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs~21_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[0][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux57~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[5][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[6][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[4][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[7][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux57~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[8][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[10][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[9][6]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[9][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[11][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux57~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[13][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[14][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[12][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[15][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux57~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux57~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|operand_2[6]~6_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux9~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~26\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~29_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux22~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_data[6]~6_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[7][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[11][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[15][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[3][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux56~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[6][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[2][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[10][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux56~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[8][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs~22_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[0][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[4][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[12][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux56~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[9][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[1][7]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[1][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[5][7]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[5][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[13][7]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[13][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux56~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux56~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_addr[7]~7_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_data[8]~8_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|operand_signal[9]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs~24_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[0][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[4][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[12][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux54~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[1][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[9][9]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[9][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[13][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[5][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux54~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[6][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[10][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[14][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[2][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux54~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[3][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[11][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[7][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[15][9]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[15][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux54~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux54~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_addr[9]~9_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[7][10]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[7][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[4][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[6][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[5][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux53~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[3][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[1][10]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[1][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[2][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs~25_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[0][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux53~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[10][10]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[10][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[9][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[11][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[8][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux53~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[13][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[14][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[12][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux53~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux53~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_addr[10]~10_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_data[11]~11_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux4~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[13][11]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[13][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[5][11]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[5][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[1][11]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[1][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[9][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux52~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[14][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[6][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[10][11]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[10][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux52~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[3][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[7][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[11][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[15][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux52~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[4][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs~26_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[0][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[8][11]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[8][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[12][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux52~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux52~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|operand_2[11]~11_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux5~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|operand_2[10]~10_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|operand_2[9]~9_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux6~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[1][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[3][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[2][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs~23_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[0][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux55~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[4][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[5][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[7][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[6][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux55~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[13][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[12][8]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[12][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[14][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[15][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux55~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[8][8]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[8][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[10][8]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[10][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[9][8]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[9][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux55~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux55~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|operand_2[8]~8_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux7~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux8~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|operand_2[7]~7_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~30\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~34\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~38\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~42\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~46\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~49_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux27~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux4~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[2][11]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[2][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux36~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux36~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux36~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux36~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux36~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_addr[11]~11_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_data[9]~9_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~37_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux24~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux7~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[11][8]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[11][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux39~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux39~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux39~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux39~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux39~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_addr[8]~8_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_data[7]~7_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux9~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[3][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux41~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux41~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux41~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux41~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux41~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_addr[6]~6_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_data[5]~5_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux10~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[5][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux42~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux42~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux42~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux42~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux42~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_addr[5]~5_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~21_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux20~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux11~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[3][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[2][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[1][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs~19_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[0][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux59~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[12][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[14][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[13][4]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[13][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[15][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux59~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[7][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[5][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[4][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[6][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux59~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[8][4]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[8][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[11][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[10][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[9][4]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[9][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux59~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux59~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_addr[4]~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_data[3]~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux13~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs~16_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[0][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux61~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux61~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux61~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux61~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux61~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_addr[2]~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_data[1]~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~9_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux17~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux14~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[5][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux46~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux46~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux46~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux46~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux46~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_addr[1]~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux15~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~13_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux16~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux15~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[2][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux47~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux47~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux47~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux47~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux47~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_addr[0]~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~45_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux26~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux5~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[15][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux37~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux37~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux37~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux37~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux37~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|pc_out_signal[1]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~6\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~10\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~2\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~14\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~18\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~22\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~26\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~30\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~34\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~37_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Mux4~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~41_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a105\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a73\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a121\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a89\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a57\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a41\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|Selector10~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux7~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~41_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux25~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux6~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[8][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux38~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux38~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux38~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux38~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux38~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~33_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Mux5~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~37_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|fetch_inst_2[8]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~29_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Mux6~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~33_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|Selector0~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|Selector0~2_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|Selector0~3_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|dm_write_signal~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~33_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux23~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux8~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[14][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux40~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux40~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux40~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux40~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux40~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~25_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Mux7~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|pc_out_signal[7]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~29_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a54\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a38\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a102\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a70\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a86\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a118\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|fetch_inst_2[6]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~21_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Mux8~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~25_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|operand_signal[5]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~17_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Mux9~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~21_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux43~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux43~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux43~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux43~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux43~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~13_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Mux10~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|pc_out_signal[4]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~17_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~1_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Mux11~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~1_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|Equal1~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|Selector9~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|Selector9~1_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|pc_mode_signal[1]~4_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|pc_mode_signal[1]~5_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|alu_clr_z_flag_signal~1_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|alu_clr_z_flag_signal~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|operand_signal[13]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|fetch_inst_2[12]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|operand_signal[12]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_data[13]~13_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[13][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[12][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[15][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[14][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux51~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[9][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[10][12]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[10][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[8][12]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[8][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux51~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs~27_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[0][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[1][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[3][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[2][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux51~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[5][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[4][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[7][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[6][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux51~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux51~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|operand_2[12]~12_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux3~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~50\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~53_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux28~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux3~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[11][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux35~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux35~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux35~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux35~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux35~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_data[12]~12_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux2~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[15][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[3][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[11][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[7][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux34~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[6][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[14][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[2][13]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[2][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[10][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux34~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[12][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs~28_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[0][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[4][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[8][13]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[8][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux34~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[1][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[13][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[5][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[9][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux34~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux34~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux2~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux50~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux50~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux50~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux50~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux50~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|operand_2[13]~13_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~54\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~57_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux29~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[12][14]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[12][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[14][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[15][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux49~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[1][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs~29_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[0][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[2][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[3][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux49~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[7][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[5][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[4][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[6][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux49~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[8][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[11][14]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[11][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[9][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[10][14]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[10][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux49~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux49~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|operand_2[14]~14_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux1~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~58\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~61_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux30~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|operand_signal[15]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[3][15]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[3][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[7][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[15][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[11][15]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[11][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux32~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[13][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[5][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[1][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[9][15]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[9][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux32~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[4][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[8][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[12][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs~30_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[0][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux32~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[14][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[6][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[2][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux32~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux32~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_data[15]~15_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux1~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[13][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux33~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux33~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux33~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux33~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux33~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|data_mem_in_data[14]~14_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux0~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[10][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux48~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux48~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux48~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux48~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux48~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|operand_2[15]~15_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|operand_signal[15]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux0~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~62\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~65_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux31~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|z_flag~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|z_flag~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Add0~1_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|Mux19~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|z_flag~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|z_flag~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|z_flag~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|z_flag~q\ : std_logic;
SIGNAL \recop|impl_control_unit|pc_mode_signal[1]~3_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|pc_mode_signal[1]~1_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|pc_mode_signal[1]~2_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|pc_mode_signal[1]~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|pc_mode_signal[1]~6_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~9_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Mux12~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|pc_out_signal[2]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~13_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a33\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a49\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a97\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a65\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a81\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a113\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~5_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Mux13~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~9_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|pc_out_signal[0]~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|pc_out_signal[0]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~5_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a59\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a43\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a123\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a75\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a91\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a107\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~38\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~41_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Mux3~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~42\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~53_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Mux2~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~46\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~57_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a95\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a127\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a79\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a111\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a63\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a47\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|Selector2~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|next_fetch_state.FETCH_3~q\ : std_logic;
SIGNAL \recop|impl_datapath|fetch_state.FETCH_3~q\ : std_logic;
SIGNAL \recop|impl_datapath|Selector34~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|inst_fetched_signal~q\ : std_logic;
SIGNAL \recop|impl_control_unit|Selector5~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|next_state.T1~q\ : std_logic;
SIGNAL \recop|impl_control_unit|state.T1~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_control_unit|Selector6~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|next_state.T3~q\ : std_logic;
SIGNAL \recop|impl_control_unit|state.T3~q\ : std_logic;
SIGNAL \recop|impl_control_unit|Selector8~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|pc_mode_signal[1]~7_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|Selector8~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~54\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~49_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Mux1~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|pc_out_signal[13]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~58\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~53_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a126\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a94\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a110\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a78\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a46\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a62\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|operand_signal[14]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~50\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Add1~45_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|Mux0~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~54\ : std_logic;
SIGNAL \recop|impl_datapath|Add0~49_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a45\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a61\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a109\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a125\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a77\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a93\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|opcode_signal[5]~feeder_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|Selector11~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux7~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux12~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|regs[3][3]~q\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux28~0_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux28~3_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux28~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux28~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux28~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux29~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux29~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux29~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux29~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux29~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux31~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux31~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux31~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux31~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux31~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux30~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux30~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux30~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux30~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|Mux30~4_combout\ : std_logic;
SIGNAL \recop|hex0_inst|conv_out[0]~0_combout\ : std_logic;
SIGNAL \recop|hex0_inst|conv_out[1]~1_combout\ : std_logic;
SIGNAL \recop|hex0_inst|conv_out[2]~2_combout\ : std_logic;
SIGNAL \recop|hex0_inst|conv_out[3]~3_combout\ : std_logic;
SIGNAL \recop|hex0_inst|conv_out[4]~4_combout\ : std_logic;
SIGNAL \recop|hex0_inst|conv_out[5]~5_combout\ : std_logic;
SIGNAL \recop|hex0_inst|conv_out[6]~6_combout\ : std_logic;
SIGNAL \recop|hex5_inst|conv_out[0]~6_combout\ : std_logic;
SIGNAL \recop|hex5_inst|conv_out[1]~5_combout\ : std_logic;
SIGNAL \recop|hex5_inst|conv_out[2]~4_combout\ : std_logic;
SIGNAL \recop|hex5_inst|conv_out[3]~3_combout\ : std_logic;
SIGNAL \recop|hex5_inst|conv_out[4]~0_combout\ : std_logic;
SIGNAL \recop|hex5_inst|conv_out[5]~2_combout\ : std_logic;
SIGNAL \recop|hex5_inst|conv_out~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \asp_pd|sendSignal.data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \asp_cor|correlation\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \asp_pd|peak_type\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \recop|impl_control_unit|pc_mode_signal\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \asp_cor|avg_data_mem_addr\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \asp_pd|counter_prev\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \asp_cor|sendSignal.data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \asp_pd|counter\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \recop|impl_datapath|fetch_inst_2\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pc|pc_out_signal\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \asp_cor|counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \recop|impl_datapath|prog_mem_in\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|recv.addr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|recv.data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tdma_min|slots|count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode534w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \asp_pd|correlation_max\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \asp_pd|correlation_min\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|recv.data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \recop|impl_control_unit|rf_sel_in_signal\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \recop|impl_control_unit|alu_sel_op1_signal\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_ir|operand_signal\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|impl_control_unit|dm_sel_in_signal\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_ir|rz_signal\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \asp_cor|current_corr_origin\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \asp_pd|last_correlation_value\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \asp_cor|correlation_pair_product\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \asp_cor|window_size\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|impl_control_unit|alu_operation_signal\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_ir|opcode_signal\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \recop|impl_control_unit|dm_sel_addr_signal\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_ir|rx_signal\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \recop|impl_datapath|fetch_inst_1\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \asp_cor|newest_avg_data_addr\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \asp_cor|avg_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_alu|result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \asp_pd|ALT_INV_last_correlation_value\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \asp_pd|ALT_INV_LessThan1~22_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~21_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~27_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~20_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~26_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~25_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~24_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~19_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~18_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~17_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~16_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~15_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~14_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~23_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~22_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~21_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_recv.data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \asp_pd|ALT_INV_current_correlation_value~20_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~13_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~12_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~19_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~18_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~11_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~10_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~17_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~9_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~16_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~8_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~7_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~6_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~15_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~14_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~5_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~13_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~12_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~4_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~3_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~11_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~10_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~2_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~9_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~8_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~7_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~6_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~5_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~4_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~3_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~2_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~1_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~0_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_correlation_count_read~0_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_last_slope_pos~q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Equal2~10_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Equal2~9_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Equal2~8_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Equal2~7_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Equal2~6_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_correlation_max\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \asp_pd|ALT_INV_Equal2~5_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Equal2~4_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Equal2~3_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan2~8_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan2~7_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan2~6_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan2~5_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan2~4_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan2~3_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan2~2_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_sendSignal.data\ : std_logic_vector(31 DOWNTO 31);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_sendSignal.data\ : std_logic_vector(30 DOWNTO 30);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_rf_sel_in_signal\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \recop|impl_control_unit|ALT_INV_rf_write_signal~q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_sendSignal.data[15]~0_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_peak_half~q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_peak_type\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \asp_pd|ALT_INV_correlation_min\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[0]~1_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[0]~1_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|slots|ALT_INV_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \recop|hex5_inst|ALT_INV_conv_out~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[15][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[11][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[7][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[3][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[14][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[10][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[6][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[2][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[13][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[9][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[5][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[1][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[12][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[8][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[4][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[0][0]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux30~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[15][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[14][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[13][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[12][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[11][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[10][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[9][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[8][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[7][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[6][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[5][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[4][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[3][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[2][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[1][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[0][1]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux29~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[15][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[11][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[7][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[3][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[14][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[10][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[6][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[2][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[13][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[9][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[5][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[1][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[12][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[8][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[4][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[0][2]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux28~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[15][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[14][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[13][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[12][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[11][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[10][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[9][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[8][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[7][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[6][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[5][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[4][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[3][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[2][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[1][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[0][3]~q\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_fetch_inst_2\ : std_logic_vector(15 DOWNTO 2);
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_counter\ : std_logic_vector(19 DOWNTO 1);
SIGNAL \asp_cor|ALT_INV_Mult0~39\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~38\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~37\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~36\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~35\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~34\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~33\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~32\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~31\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~30\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~29\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~28\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~27\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~26\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~25\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~24\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~23\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~22\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~21\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~20\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~19\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~18\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~17\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~16\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~15\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~14\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~13\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~12\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~11\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~10\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~9\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Mult0~8_resulta\ : std_logic;
SIGNAL \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \recop|impl_datapath|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_correlation\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \asp_cor|ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Add5~37_sumout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Add5~33_sumout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Add5~29_sumout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Add5~25_sumout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Add5~21_sumout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Add5~17_sumout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Add5~13_sumout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Add5~9_sumout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Add5~5_sumout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_prog_mem_in\ : std_logic_vector(14 DOWNTO 12);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a27\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a11\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a59\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a43\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a123\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a107\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a91\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a75\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a25\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a9\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a57\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a41\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a121\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a105\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a89\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a73\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a13\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a61\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a45\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a125\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a109\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a93\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a77\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a17\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a49\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a33\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a113\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a97\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a81\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a65\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a20\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a4\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a52\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a36\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a116\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a100\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a84\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a68\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a22\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a54\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a38\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a118\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a102\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a86\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a70\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a30\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a14\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a62\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a46\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a126\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a110\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a94\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a78\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a31\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a15\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a63\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a47\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a127\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a111\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a95\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a79\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~157_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~153_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~149_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~145_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~141_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~137_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~133_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~129_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Add5~1_sumout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_correlation_first_half~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~145_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~141_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~137_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~133_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~129_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~125_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~121_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~117_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~113_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~109_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~105_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~101_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~97_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~93_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~89_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~85_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~81_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~77_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~73_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~69_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~65_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~61_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~57_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~53_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~49_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~45_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~41_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~37_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~33_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~29_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~157_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~153_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~149_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~145_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~141_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~137_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~133_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~129_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~125_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~121_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~117_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~113_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~109_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~105_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~101_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~97_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~93_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~89_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~85_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~81_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~77_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~73_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~69_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~65_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~61_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~57_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \recop|impl_control_unit|ALT_INV_rf_sel_in_signal[2]~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \recop|impl_control_unit|ALT_INV_rf_sel_in_signal[2]~1_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_rf_sel_in_signal[2]~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_alu_clr_z_flag_signal~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_alu_operation_signal\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_operand_2[3]~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux44~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux44~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux44~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux44~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux44~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux60~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux60~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux60~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux60~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux60~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_alu_sel_op2_signal~q\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_Selector7~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_state.T3~q\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_state.T2~q\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_state.T1~q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_correlation_count_read~1_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan3~3_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan3~2_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan3~1_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan4~22_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan4~21_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan4~20_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan4~19_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan4~18_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan4~17_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan4~16_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan4~15_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan4~14_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan4~13_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan4~12_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan4~11_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan4~10_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan4~9_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan4~8_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan4~7_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan4~6_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan4~5_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan4~4_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan4~3_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan4~2_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan4~1_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan4~0_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_correlation_max[0]~0_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~37_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~36_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~35_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~39_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~38_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~34_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~33_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~32_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~31_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~30_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~37_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~36_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~35_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~29_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~28_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~34_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~27_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~33_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~32_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~31_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~26_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~25_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~24_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~23_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~30_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~29_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_current_correlation_value~28_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux41~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux57~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux57~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[15][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[14][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[13][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[12][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux57~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[11][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[10][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[9][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[8][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux57~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[7][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[6][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[5][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[4][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux57~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[3][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[2][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[1][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[0][6]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux42~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux42~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux42~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux42~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux42~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux58~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux58~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[15][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[11][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[7][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[3][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux58~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[14][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[10][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[6][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[2][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux58~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[13][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[9][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[5][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[1][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux58~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[12][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[8][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[4][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[0][5]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux43~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux43~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux43~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux43~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux43~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux59~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux59~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[15][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[14][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[13][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[12][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux59~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[11][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[10][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[9][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[8][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux59~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[7][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[6][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[5][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[4][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux59~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[3][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[2][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[1][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[0][4]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux61~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux61~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux61~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux61~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux61~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux45~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux45~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux45~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux45~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux45~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux62~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux62~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux62~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux62~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux62~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux46~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux46~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux46~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux46~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux46~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux63~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux63~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux63~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux63~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux63~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux47~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux47~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux47~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux47~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux47~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_control_unit|ALT_INV_dm_write_signal~q\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_rf_sel_in_signal[2]~4_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_rf_sel_in_signal[2]~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[13][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[9][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[5][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[1][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux52~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[12][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[8][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[4][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[0][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux37~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux37~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux37~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux37~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux53~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux53~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[15][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[14][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[13][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[12][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux53~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[11][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[10][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[9][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[8][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux53~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[7][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[6][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[5][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[4][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux53~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[3][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[2][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[1][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[0][10]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux38~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux38~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux38~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux38~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux38~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux54~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux54~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[15][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[11][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[7][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[3][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux54~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[14][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[10][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[6][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[2][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux54~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[13][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[9][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[5][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[1][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux54~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[12][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[8][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[4][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[0][9]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux39~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux39~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux39~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux39~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux39~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux55~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux55~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[15][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[14][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[13][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[12][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux55~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[11][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[10][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[9][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[8][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux55~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[7][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[6][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[5][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[4][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux55~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[3][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[2][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[1][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[0][8]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux40~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux40~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux40~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux40~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux40~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux56~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux56~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[15][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[11][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[7][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[3][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux56~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[14][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[10][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[6][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[2][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux56~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[13][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[9][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[5][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[1][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux56~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[12][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[8][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[4][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[0][7]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux41~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux41~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux41~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux41~1_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[19]~10_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[1]~8_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[1]~8_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[1]~9_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[1]~9_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[16]~7_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[16]~7_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[16]~8_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[16]~8_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[17]~6_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[17]~6_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[17]~7_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[17]~7_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[31]~5_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[31]~5_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[31]~6_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[31]~6_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[30]~4_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[30]~4_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[30]~5_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[30]~5_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[29]~3_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[29]~3_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[29]~4_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[29]~4_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[20]~2_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[20]~2_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[20]~3_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[20]~3_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[28]~1_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[28]~1_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[28]~2_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[28]~2_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan1~38_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Selector9~0_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_state.S0~q\ : std_logic;
SIGNAL \asp_cor|ALT_INV_state.S2~q\ : std_logic;
SIGNAL \asp_cor|ALT_INV_avg_data_mem_addr\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \asp_cor|ALT_INV_sendSignal~0_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_correlation_second_half~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_operand_2[0]~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_operand_2[1]~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_operand_2[2]~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_fetch_inst_1\ : std_logic_vector(13 DOWNTO 1);
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux36~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux36~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux36~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux36~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux36~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux52~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux52~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[15][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[11][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[7][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[3][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux52~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[14][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[10][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[6][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[2][11]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux52~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|ALT_INV_operand_signal[15]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|ALT_INV_operand_signal[13]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_ir_fetch_start_signal~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|ALT_INV_state.S1~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_fetch_state.IDLE~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_correlation_min[37]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_correlation_min[7]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_correlation_min[19]~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|ALT_INV_operand_signal[9]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|ALT_INV_operand_signal[5]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|ALT_INV_operand_signal[4]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[0]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal[7]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[1]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[3]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[2]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_state.T1~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_last_correlation_value[39]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_last_correlation_value[32]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_last_correlation_value[29]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_last_correlation_value[27]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_last_correlation_value[24]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_last_correlation_value[16]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_last_correlation_value[17]~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_recv.data[11]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_last_correlation_value[10]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_last_correlation_value[9]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_last_correlation_value[7]~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_recv.data[5]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_last_correlation_value[14]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_last_correlation_value[21]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_correlation_max[9]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_correlation_max[8]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_correlation_max[4]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_correlation_max[3]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_correlation_max[11]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_correlation_max[10]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_correlation_max[5]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_correlation_max[27]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|ALT_INV_operand_signal[1]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_peak_type[1]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_peak_type[0]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_correlation_max[0]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_correlation_min[20]~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_recv.data[0]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_counter[8]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_counter[11]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_counter[6]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_counter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_counter[3]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_counter[12]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_counter[16]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_counter[17]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[13]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|ALT_INV_correlation[18]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|ALT_INV_correlation[38]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|ALT_INV_correlation[8]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|ALT_INV_correlation[30]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|ALT_INV_correlation[27]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|ALT_INV_correlation[7]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|ALT_INV_correlation[24]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|ALT_INV_correlation[25]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|ALT_INV_correlation[5]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|ALT_INV_correlation[12]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|ALT_INV_correlation[14]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|ALT_INV_correlation[34]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|ALT_INV_correlation[19]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|ALT_INV_correlation[21]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|ALT_INV_correlation[36]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_cor|ALT_INV_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[7]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[6]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[4]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[2]~DUPLICATE_q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[1]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_pd|ALT_INV_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[0]~input_o\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \recop|hex5_inst|ALT_INV_conv_out[1]~5_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_Selector1~1_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan3~5_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan2~13_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[24]~39_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[25]~38_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[26]~37_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[27]~36_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan4~24_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan4~23_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_correlation_min[0]~2_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_correlation_min[0]~1_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan3~4_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan2~12_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan2~11_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_correlation_pair_product\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[25]~18_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[26]~16_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[24]~13_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_avg_data~15_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_avg_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_recv.data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \asp_cor|ALT_INV_avg_data~14_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_avg_data~13_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_avg_data~12_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_avg_data~11_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_avg_data~10_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_avg_data~9_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_avg_data~8_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_avg_data~7_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_avg_data~6_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_avg_data~5_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_avg_data~4_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_avg_data~3_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_avg_data~2_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_avg_data~1_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_avg_data~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_operand_2[15]~15_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux32~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux32~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux32~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux32~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_operand_2[14]~14_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_operand_2[13]~13_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_operand_2[12]~12_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux35~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux35~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux35~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux35~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux34~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux34~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux34~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux34~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux34~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux33~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux33~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux33~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux33~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_newest_avg_data_addr\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \asp_cor|ALT_INV_current_corr_origin\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \asp_pd|ALT_INV_LessThan2~10_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_LessThan2~9_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~2_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[27]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_z_flag~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_z_flag~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_z_flag~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_z_flag~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_alu_clr_z_flag_signal~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_ir_fetch_start_signal~q\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_next_state.T0~q\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_Selector34~0_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Selector1~0_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Selector3~0_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Selector5~0_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Selector4~0_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Selector7~0_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Selector6~0_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Selector8~0_combout\ : std_logic;
SIGNAL \asp_pd|ALT_INV_peak_detected~q\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Selector115~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_operand_2[11]~11_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_operand_2[10]~10_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_operand_2[9]~9_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_operand_2[8]~8_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_operand_2[7]~7_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_operand_2[6]~6_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_operand_2[5]~5_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_operand_2[4]~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|ALT_INV_prev_write_flag~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_Selector8~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_pc_mode_signal[1]~7_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_pc_mode_signal[1]~5_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_pc_mode_signal[1]~4_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_pc_mode_signal[1]~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_alu|ALT_INV_z_flag~q\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_pc_mode_signal[1]~2_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_pc_mode_signal[1]~1_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_pc_mode_signal[1]~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux48~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux48~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[15][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[11][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[7][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[3][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux48~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[14][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[10][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[6][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[2][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux48~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[13][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[9][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[5][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[1][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux48~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[12][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[8][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[4][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[0][15]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux49~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux49~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[15][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[14][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[13][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[12][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux49~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[11][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[10][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[9][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[8][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux49~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[7][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[6][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[5][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[4][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux49~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[3][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[2][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[1][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[0][14]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux50~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux50~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[15][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[11][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[7][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[3][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux50~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[14][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[10][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[6][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[2][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux50~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[13][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[9][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[5][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[1][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux50~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[12][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[8][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[4][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[0][13]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux51~4_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux51~3_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[15][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[14][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[13][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[12][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux51~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[11][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[10][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[9][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[8][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux51~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[7][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[6][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[5][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[4][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux51~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[3][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[2][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[1][12]~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_regs[0][12]~q\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_Selector9~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_next_fetch_state.FETCH_2~q\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_next_fetch_state.FETCH_1~q\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_next_fetch_state.IDLE~q\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_next_fetch_state.FETCH_3~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_state.T0~q\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_inst_fetched_signal~q\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_Selector114~0_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_calculate~q\ : std_logic;
SIGNAL \asp_cor|ALT_INV_state.S1~q\ : std_logic;
SIGNAL \asp_cor|ALT_INV_correlation_second_half~1_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_window_size\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \asp_cor|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \asp_cor|ALT_INV_state.S3~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_rf|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal[1]~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[3]~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_pc_write_flag_signal~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pc|ALT_INV_prev_write_flag~q\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_pc_mode_signal\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \recop|impl_control_unit|ALT_INV_dm_sel_in_signal[0]~4_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_dm_sel_in_signal[1]~2_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_Selector0~2_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_Selector0~1_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_dm_sel_in_signal[1]~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_fetch_state.FETCH_2~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_fetch_state.FETCH_1~q\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_fetch_state.IDLE~q\ : std_logic;
SIGNAL \recop|impl_datapath|ALT_INV_fetch_state.FETCH_3~q\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \recop|impl_control_unit|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_dm_sel_in_signal[1]~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_alu_sel_op2_signal~0_combout\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_next_state.T3~q\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_next_state.T2~q\ : std_logic;
SIGNAL \recop|impl_control_unit|ALT_INV_next_state.T1~q\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[21]~27_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[21]~27_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[21]~28_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[21]~28_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[23]~26_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[23]~26_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[23]~27_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[23]~27_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[22]~25_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[22]~25_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[22]~26_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[22]~26_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[18]~24_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[18]~24_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[18]~25_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[18]~25_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[15]~23_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[15]~23_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[15]~24_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[15]~24_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[8]~22_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[8]~22_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[8]~23_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[8]~23_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[10]~21_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[10]~21_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[10]~22_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[10]~22_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[11]~20_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[11]~20_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[11]~21_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[11]~21_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[9]~19_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[9]~19_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[9]~20_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[9]~20_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[6]~18_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[6]~18_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[6]~19_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[6]~19_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[7]~17_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[7]~17_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[7]~18_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[7]~18_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[4]~16_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[4]~16_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[4]~17_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[4]~17_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[5]~15_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[5]~15_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~16_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[5]~16_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[2]~14_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[2]~14_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[2]~15_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[2]~15_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[3]~13_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[3]~13_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[3]~14_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[3]~14_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[12]~12_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[12]~12_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[12]~13_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~13_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[13]~11_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[13]~11_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[13]~12_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[13]~12_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[14]~10_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[14]~10_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[14]~11_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[14]~11_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[19]~9_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[19]~9_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[19]~10_combout\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_CLOCK2_50 <= CLOCK2_50;
ww_CLOCK3_50 <= CLOCK3_50;
ww_KEY <= KEY;
ww_SW <= SW;
LEDR <= ww_LEDR;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(8);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(9);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(10);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(11);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(12);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(13);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(14);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(15);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(16);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(17);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(18);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(19);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(20);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(21);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(22);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(23);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(24);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(25);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(26);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(27);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(28);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(29);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(30);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(31);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(32);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(33);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(34);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(35);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(36);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(37);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(38);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(39);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\asp_pd|sendSignal.data\(30) & \asp_pd|sendSignal.data\(30) & \asp_pd|sendSignal.data\(29) & \asp_pd|sendSignal.data\(28) & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\asp_pd|sendSignal.data\(20) & \asp_pd|sendSignal.data\(19) & \asp_pd|sendSignal.data\(18) & \asp_pd|sendSignal.data\(17) & \asp_pd|sendSignal.data\(16) & \asp_pd|sendSignal.data\(15) & \asp_pd|sendSignal.data\(14) & \asp_pd|sendSignal.data\(13)
& \asp_pd|sendSignal.data\(12) & \asp_pd|sendSignal.data\(11) & \asp_pd|sendSignal.data\(10) & \asp_pd|sendSignal.data\(9) & \asp_pd|sendSignal.data\(8) & \asp_pd|sendSignal.data\(7) & \asp_pd|sendSignal.data\(6) & \asp_pd|sendSignal.data\(5)
& \asp_pd|sendSignal.data\(4) & \asp_pd|sendSignal.data\(3) & \asp_pd|sendSignal.data\(2) & \asp_pd|sendSignal.data\(1) & \asp_pd|sendSignal.data\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(8);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(9);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(10);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(11);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(12);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(13);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(14);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(15);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(16);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(17);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(18);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(19);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(20);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(21);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(22);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(23);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(24);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(25);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(26);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(27);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(28);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(29);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(30);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(31);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(32);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(33);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(34);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(35);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(36);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(37);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(38);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(39);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(8);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(9);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(10);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(11);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(12);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(13);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(14);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(15);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(16);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(17);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(18);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(19);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(20);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(21);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(22);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(23);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(24);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(25);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(26);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(27);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(28);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(29);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(30);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(31);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(32);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(33);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(34);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(35);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(36);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(37);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(38);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(39);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(8);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(9);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(10);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(11);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(12);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(13);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(14);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(15);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(16);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(17);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(18);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(19);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(20);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(21);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(22);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(23);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(24);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(25);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(26);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(27);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(28);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(29);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(30);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(31);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(32);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(33);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(34);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(35);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(36);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(37);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(38);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(39);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(8);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(9);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(10);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(11);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(12);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(13);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(14);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(15);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(16);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(17);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(18);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(19);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(20);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(21);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(22);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(23);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(24);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(25);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(26);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(27);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(28);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(29);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(30);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(31);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(32);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(33);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(34);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(35);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(36);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(37);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(38);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(39);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\asp_cor|sendSignal.data\(31) & \asp_cor|sendSignal.data[31]~_wirecell_combout\ & \asp_cor|sendSignal.data[31]~_wirecell_combout\ & \asp_cor|sendSignal.data\(28) & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \asp_cor|sendSignal.data\(20) & \asp_cor|sendSignal.data\(19) & \asp_cor|sendSignal.data\(18) & \asp_cor|sendSignal.data\(17) & \asp_cor|sendSignal.data\(16) & \asp_cor|sendSignal.data\(15) & 
\asp_cor|sendSignal.data\(14) & \asp_cor|sendSignal.data\(13) & \asp_cor|sendSignal.data\(12) & \asp_cor|sendSignal.data\(11) & \asp_cor|sendSignal.data\(10) & \asp_cor|sendSignal.data\(9) & \asp_cor|sendSignal.data\(8) & 
\asp_cor|sendSignal.data\(7) & \asp_cor|sendSignal.data\(6) & \asp_cor|sendSignal.data\(5) & \asp_cor|sendSignal.data\(4) & \asp_cor|sendSignal.data\(3) & \asp_cor|sendSignal.data\(2) & \asp_cor|sendSignal.data\(1) & 
\asp_cor|sendSignal.data\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(8);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(9);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(10);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(11);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(12);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(13);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(14);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(15);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(16);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(17);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(18);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(19);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(20);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(21);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(22);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(23);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(24);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(25);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(26);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(27);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(28);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(29);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(30);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(31);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(32);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(33);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(34);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(35);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(36);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(37);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(38);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(39);

\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\recop|impl_datapath|data_mem_in_data[3]~0_combout\ & \recop|impl_datapath|data_mem_in_data[2]~1_combout\);

\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\recop|impl_datapath|data_mem_in_addr[11]~11_combout\ & \recop|impl_datapath|data_mem_in_addr[10]~10_combout\ & 
\recop|impl_datapath|data_mem_in_addr[9]~9_combout\ & \recop|impl_datapath|data_mem_in_addr[8]~8_combout\ & \recop|impl_datapath|data_mem_in_addr[7]~7_combout\ & \recop|impl_datapath|data_mem_in_addr[6]~6_combout\ & 
\recop|impl_datapath|data_mem_in_addr[5]~5_combout\ & \recop|impl_datapath|data_mem_in_addr[4]~4_combout\ & \recop|impl_datapath|data_mem_in_addr[3]~3_combout\ & \recop|impl_datapath|data_mem_in_addr[2]~2_combout\ & 
\recop|impl_datapath|data_mem_in_addr[1]~1_combout\ & \recop|impl_datapath|data_mem_in_addr[0]~0_combout\);

\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(2) <= \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(3) <= \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\recop|impl_datapath|data_mem_in_data[1]~2_combout\ & \recop|impl_datapath|data_mem_in_data[0]~3_combout\);

\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\recop|impl_datapath|data_mem_in_addr[11]~11_combout\ & \recop|impl_datapath|data_mem_in_addr[10]~10_combout\ & 
\recop|impl_datapath|data_mem_in_addr[9]~9_combout\ & \recop|impl_datapath|data_mem_in_addr[8]~8_combout\ & \recop|impl_datapath|data_mem_in_addr[7]~7_combout\ & \recop|impl_datapath|data_mem_in_addr[6]~6_combout\ & 
\recop|impl_datapath|data_mem_in_addr[5]~5_combout\ & \recop|impl_datapath|data_mem_in_addr[4]~4_combout\ & \recop|impl_datapath|data_mem_in_addr[3]~3_combout\ & \recop|impl_datapath|data_mem_in_addr[2]~2_combout\ & 
\recop|impl_datapath|data_mem_in_addr[1]~1_combout\ & \recop|impl_datapath|data_mem_in_addr[0]~0_combout\);

\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(0) <= \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(1) <= \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a67~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a79\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a83~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a95\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a99~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a111\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a115~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a127\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a35~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a47\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a51~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a63\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a15\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a31\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\recop|impl_datapath|data_mem_in_data[5]~5_combout\ & \recop|impl_datapath|data_mem_in_data[4]~4_combout\);

\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\recop|impl_datapath|data_mem_in_addr[11]~11_combout\ & \recop|impl_datapath|data_mem_in_addr[10]~10_combout\ & 
\recop|impl_datapath|data_mem_in_addr[9]~9_combout\ & \recop|impl_datapath|data_mem_in_addr[8]~8_combout\ & \recop|impl_datapath|data_mem_in_addr[7]~7_combout\ & \recop|impl_datapath|data_mem_in_addr[6]~6_combout\ & 
\recop|impl_datapath|data_mem_in_addr[5]~5_combout\ & \recop|impl_datapath|data_mem_in_addr[4]~4_combout\ & \recop|impl_datapath|data_mem_in_addr[3]~3_combout\ & \recop|impl_datapath|data_mem_in_addr[2]~2_combout\ & 
\recop|impl_datapath|data_mem_in_addr[1]~1_combout\ & \recop|impl_datapath|data_mem_in_addr[0]~0_combout\);

\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(4) <= \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(5) <= \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\recop|impl_datapath|data_mem_in_data[7]~7_combout\ & \recop|impl_datapath|data_mem_in_data[6]~6_combout\);

\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\recop|impl_datapath|data_mem_in_addr[11]~11_combout\ & \recop|impl_datapath|data_mem_in_addr[10]~10_combout\ & 
\recop|impl_datapath|data_mem_in_addr[9]~9_combout\ & \recop|impl_datapath|data_mem_in_addr[8]~8_combout\ & \recop|impl_datapath|data_mem_in_addr[7]~7_combout\ & \recop|impl_datapath|data_mem_in_addr[6]~6_combout\ & 
\recop|impl_datapath|data_mem_in_addr[5]~5_combout\ & \recop|impl_datapath|data_mem_in_addr[4]~4_combout\ & \recop|impl_datapath|data_mem_in_addr[3]~3_combout\ & \recop|impl_datapath|data_mem_in_addr[2]~2_combout\ & 
\recop|impl_datapath|data_mem_in_addr[1]~1_combout\ & \recop|impl_datapath|data_mem_in_addr[0]~0_combout\);

\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(6) <= \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(7) <= \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\recop|impl_datapath|data_mem_in_data[9]~9_combout\ & \recop|impl_datapath|data_mem_in_data[8]~8_combout\);

\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\recop|impl_datapath|data_mem_in_addr[11]~11_combout\ & \recop|impl_datapath|data_mem_in_addr[10]~10_combout\ & 
\recop|impl_datapath|data_mem_in_addr[9]~9_combout\ & \recop|impl_datapath|data_mem_in_addr[8]~8_combout\ & \recop|impl_datapath|data_mem_in_addr[7]~7_combout\ & \recop|impl_datapath|data_mem_in_addr[6]~6_combout\ & 
\recop|impl_datapath|data_mem_in_addr[5]~5_combout\ & \recop|impl_datapath|data_mem_in_addr[4]~4_combout\ & \recop|impl_datapath|data_mem_in_addr[3]~3_combout\ & \recop|impl_datapath|data_mem_in_addr[2]~2_combout\ & 
\recop|impl_datapath|data_mem_in_addr[1]~1_combout\ & \recop|impl_datapath|data_mem_in_addr[0]~0_combout\);

\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(8) <= \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(9) <= \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ <= (\recop|impl_datapath|data_mem_in_data[11]~11_combout\ & \recop|impl_datapath|data_mem_in_data[10]~10_combout\);

\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\recop|impl_datapath|data_mem_in_addr[11]~11_combout\ & \recop|impl_datapath|data_mem_in_addr[10]~10_combout\ & 
\recop|impl_datapath|data_mem_in_addr[9]~9_combout\ & \recop|impl_datapath|data_mem_in_addr[8]~8_combout\ & \recop|impl_datapath|data_mem_in_addr[7]~7_combout\ & \recop|impl_datapath|data_mem_in_addr[6]~6_combout\ & 
\recop|impl_datapath|data_mem_in_addr[5]~5_combout\ & \recop|impl_datapath|data_mem_in_addr[4]~4_combout\ & \recop|impl_datapath|data_mem_in_addr[3]~3_combout\ & \recop|impl_datapath|data_mem_in_addr[2]~2_combout\ & 
\recop|impl_datapath|data_mem_in_addr[1]~1_combout\ & \recop|impl_datapath|data_mem_in_addr[0]~0_combout\);

\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(10) <= \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(11) <= \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a71~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a78\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a87~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a94\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a103~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a110\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a119~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a126\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a39~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a46\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a55~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a62\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a14\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a30\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a69~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a70\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a85~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a86\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a101~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a102\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a117~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a118\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a37~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a38\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a53~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a54\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a6\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a22\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a66~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a68\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a82~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a84\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a98~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a100\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a114~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a116\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a36\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a52\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a4\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a20\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a64~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a65\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a80~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a81\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a96~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a97\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a112~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a113\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a33\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a49\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a1\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a17\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a76~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a77\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a92~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a93\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a108~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a109\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a124~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a125\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a45\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a60~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a61\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a13\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a29\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a72~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a73\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a88~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a89\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a104~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a105\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a120~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a121\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a41\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a57\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a9\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a25\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a74~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a75\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a90~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a91\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a106~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a107\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a122~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a123\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a43\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a58~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a59\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a11\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\recop|impl_datapath|prog_mem_in\(11) & \recop|impl_datapath|prog_mem_in\(10) & \recop|impl_datapath|prog_mem_in\(9) & 
\recop|impl_datapath|prog_mem_in\(8) & \recop|impl_datapath|prog_mem_in\(7) & \recop|impl_datapath|prog_mem_in\(6) & \recop|impl_datapath|prog_mem_in\(5) & \recop|impl_datapath|prog_mem_in\(4) & \recop|impl_datapath|prog_mem_in\(3) & 
\recop|impl_datapath|prog_mem_in\(2) & \recop|impl_datapath|prog_mem_in\(1) & \recop|impl_datapath|prog_mem_in\(0));

\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a27\ <= \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\recop|impl_datapath|data_mem_in_data[13]~13_combout\ & \recop|impl_datapath|data_mem_in_data[12]~12_combout\);

\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\recop|impl_datapath|data_mem_in_addr[11]~11_combout\ & \recop|impl_datapath|data_mem_in_addr[10]~10_combout\ & 
\recop|impl_datapath|data_mem_in_addr[9]~9_combout\ & \recop|impl_datapath|data_mem_in_addr[8]~8_combout\ & \recop|impl_datapath|data_mem_in_addr[7]~7_combout\ & \recop|impl_datapath|data_mem_in_addr[6]~6_combout\ & 
\recop|impl_datapath|data_mem_in_addr[5]~5_combout\ & \recop|impl_datapath|data_mem_in_addr[4]~4_combout\ & \recop|impl_datapath|data_mem_in_addr[3]~3_combout\ & \recop|impl_datapath|data_mem_in_addr[2]~2_combout\ & 
\recop|impl_datapath|data_mem_in_addr[1]~1_combout\ & \recop|impl_datapath|data_mem_in_addr[0]~0_combout\);

\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(12) <= \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(13) <= \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ <= (\recop|impl_datapath|data_mem_in_data[15]~15_combout\ & \recop|impl_datapath|data_mem_in_data[14]~14_combout\);

\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\recop|impl_datapath|data_mem_in_addr[11]~11_combout\ & \recop|impl_datapath|data_mem_in_addr[10]~10_combout\ & 
\recop|impl_datapath|data_mem_in_addr[9]~9_combout\ & \recop|impl_datapath|data_mem_in_addr[8]~8_combout\ & \recop|impl_datapath|data_mem_in_addr[7]~7_combout\ & \recop|impl_datapath|data_mem_in_addr[6]~6_combout\ & 
\recop|impl_datapath|data_mem_in_addr[5]~5_combout\ & \recop|impl_datapath|data_mem_in_addr[4]~4_combout\ & \recop|impl_datapath|data_mem_in_addr[3]~3_combout\ & \recop|impl_datapath|data_mem_in_addr[2]~2_combout\ & 
\recop|impl_datapath|data_mem_in_addr[1]~1_combout\ & \recop|impl_datapath|data_mem_in_addr[0]~0_combout\);

\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(14) <= \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(15) <= \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);

\asp_cor|Mult0~8_ACLR_bus\ <= (gnd & gnd);

\asp_cor|Mult0~8_CLK_bus\ <= (gnd & gnd & \CLOCK_50~inputCLKENA0_outclk\);

\asp_cor|Mult0~8_ENA_bus\ <= (vcc & vcc & \asp_cor|multiplicand_temp[1]~0_combout\);

\asp_cor|Mult0~8_AX_bus\ <= (\asp_cor|avg_data~15_combout\ & \asp_cor|avg_data~14_combout\ & \asp_cor|avg_data~13_combout\ & \asp_cor|avg_data~12_combout\ & \asp_cor|avg_data~11_combout\ & \asp_cor|avg_data~10_combout\ & \asp_cor|avg_data~9_combout\ & 
\asp_cor|avg_data~8_combout\ & \asp_cor|avg_data~7_combout\ & \asp_cor|avg_data~6_combout\ & \asp_cor|avg_data~5_combout\ & \asp_cor|avg_data~4_combout\ & \asp_cor|avg_data~3_combout\ & \asp_cor|avg_data~2_combout\ & \asp_cor|avg_data~1_combout\ & 
\asp_cor|avg_data~0_combout\);

\asp_cor|Mult0~8_AY_bus\ <= (\asp_cor|multiplicand_temp[15]~SCLR_LUT_combout\ & \asp_cor|multiplicand_temp[14]~SCLR_LUT_combout\ & \asp_cor|multiplicand_temp[13]~SCLR_LUT_combout\ & \asp_cor|multiplicand_temp[12]~SCLR_LUT_combout\ & 
\asp_cor|multiplicand_temp[11]~SCLR_LUT_combout\ & \asp_cor|multiplicand_temp[10]~SCLR_LUT_combout\ & \asp_cor|multiplicand_temp[9]~SCLR_LUT_combout\ & \asp_cor|multiplicand_temp[8]~SCLR_LUT_combout\ & \asp_cor|multiplicand_temp[7]~SCLR_LUT_combout\ & 
\asp_cor|multiplicand_temp[6]~SCLR_LUT_combout\ & \asp_cor|multiplicand_temp[5]~SCLR_LUT_combout\ & \asp_cor|multiplicand_temp[4]~SCLR_LUT_combout\ & \asp_cor|multiplicand_temp[3]~SCLR_LUT_combout\ & \asp_cor|multiplicand_temp[2]~SCLR_LUT_combout\ & 
\asp_cor|multiplicand_temp[1]~SCLR_LUT_combout\ & \asp_cor|multiplicand_temp[0]~SCLR_LUT_combout\);

\asp_cor|Mult0~8_resulta\ <= \asp_cor|Mult0~8_RESULTA_bus\(0);
\asp_cor|Mult0~9\ <= \asp_cor|Mult0~8_RESULTA_bus\(1);
\asp_cor|Mult0~10\ <= \asp_cor|Mult0~8_RESULTA_bus\(2);
\asp_cor|Mult0~11\ <= \asp_cor|Mult0~8_RESULTA_bus\(3);
\asp_cor|Mult0~12\ <= \asp_cor|Mult0~8_RESULTA_bus\(4);
\asp_cor|Mult0~13\ <= \asp_cor|Mult0~8_RESULTA_bus\(5);
\asp_cor|Mult0~14\ <= \asp_cor|Mult0~8_RESULTA_bus\(6);
\asp_cor|Mult0~15\ <= \asp_cor|Mult0~8_RESULTA_bus\(7);
\asp_cor|Mult0~16\ <= \asp_cor|Mult0~8_RESULTA_bus\(8);
\asp_cor|Mult0~17\ <= \asp_cor|Mult0~8_RESULTA_bus\(9);
\asp_cor|Mult0~18\ <= \asp_cor|Mult0~8_RESULTA_bus\(10);
\asp_cor|Mult0~19\ <= \asp_cor|Mult0~8_RESULTA_bus\(11);
\asp_cor|Mult0~20\ <= \asp_cor|Mult0~8_RESULTA_bus\(12);
\asp_cor|Mult0~21\ <= \asp_cor|Mult0~8_RESULTA_bus\(13);
\asp_cor|Mult0~22\ <= \asp_cor|Mult0~8_RESULTA_bus\(14);
\asp_cor|Mult0~23\ <= \asp_cor|Mult0~8_RESULTA_bus\(15);
\asp_cor|Mult0~24\ <= \asp_cor|Mult0~8_RESULTA_bus\(16);
\asp_cor|Mult0~25\ <= \asp_cor|Mult0~8_RESULTA_bus\(17);
\asp_cor|Mult0~26\ <= \asp_cor|Mult0~8_RESULTA_bus\(18);
\asp_cor|Mult0~27\ <= \asp_cor|Mult0~8_RESULTA_bus\(19);
\asp_cor|Mult0~28\ <= \asp_cor|Mult0~8_RESULTA_bus\(20);
\asp_cor|Mult0~29\ <= \asp_cor|Mult0~8_RESULTA_bus\(21);
\asp_cor|Mult0~30\ <= \asp_cor|Mult0~8_RESULTA_bus\(22);
\asp_cor|Mult0~31\ <= \asp_cor|Mult0~8_RESULTA_bus\(23);
\asp_cor|Mult0~32\ <= \asp_cor|Mult0~8_RESULTA_bus\(24);
\asp_cor|Mult0~33\ <= \asp_cor|Mult0~8_RESULTA_bus\(25);
\asp_cor|Mult0~34\ <= \asp_cor|Mult0~8_RESULTA_bus\(26);
\asp_cor|Mult0~35\ <= \asp_cor|Mult0~8_RESULTA_bus\(27);
\asp_cor|Mult0~36\ <= \asp_cor|Mult0~8_RESULTA_bus\(28);
\asp_cor|Mult0~37\ <= \asp_cor|Mult0~8_RESULTA_bus\(29);
\asp_cor|Mult0~38\ <= \asp_cor|Mult0~8_RESULTA_bus\(30);
\asp_cor|Mult0~39\ <= \asp_cor|Mult0~8_RESULTA_bus\(31);
\asp_cor|Mult0~40\ <= \asp_cor|Mult0~8_RESULTA_bus\(32);
\asp_cor|Mult0~41\ <= \asp_cor|Mult0~8_RESULTA_bus\(33);
\asp_cor|Mult0~42\ <= \asp_cor|Mult0~8_RESULTA_bus\(34);
\asp_cor|Mult0~43\ <= \asp_cor|Mult0~8_RESULTA_bus\(35);
\asp_cor|Mult0~44\ <= \asp_cor|Mult0~8_RESULTA_bus\(36);
\asp_cor|Mult0~45\ <= \asp_cor|Mult0~8_RESULTA_bus\(37);
\asp_cor|Mult0~46\ <= \asp_cor|Mult0~8_RESULTA_bus\(38);
\asp_cor|Mult0~47\ <= \asp_cor|Mult0~8_RESULTA_bus\(39);
\asp_cor|Mult0~48\ <= \asp_cor|Mult0~8_RESULTA_bus\(40);
\asp_cor|Mult0~49\ <= \asp_cor|Mult0~8_RESULTA_bus\(41);
\asp_cor|Mult0~50\ <= \asp_cor|Mult0~8_RESULTA_bus\(42);
\asp_cor|Mult0~51\ <= \asp_cor|Mult0~8_RESULTA_bus\(43);
\asp_cor|Mult0~52\ <= \asp_cor|Mult0~8_RESULTA_bus\(44);
\asp_cor|Mult0~53\ <= \asp_cor|Mult0~8_RESULTA_bus\(45);
\asp_cor|Mult0~54\ <= \asp_cor|Mult0~8_RESULTA_bus\(46);
\asp_cor|Mult0~55\ <= \asp_cor|Mult0~8_RESULTA_bus\(47);
\asp_cor|Mult0~56\ <= \asp_cor|Mult0~8_RESULTA_bus\(48);
\asp_cor|Mult0~57\ <= \asp_cor|Mult0~8_RESULTA_bus\(49);
\asp_cor|Mult0~58\ <= \asp_cor|Mult0~8_RESULTA_bus\(50);
\asp_cor|Mult0~59\ <= \asp_cor|Mult0~8_RESULTA_bus\(51);
\asp_cor|Mult0~60\ <= \asp_cor|Mult0~8_RESULTA_bus\(52);
\asp_cor|Mult0~61\ <= \asp_cor|Mult0~8_RESULTA_bus\(53);
\asp_cor|Mult0~62\ <= \asp_cor|Mult0~8_RESULTA_bus\(54);
\asp_cor|Mult0~63\ <= \asp_cor|Mult0~8_RESULTA_bus\(55);
\asp_cor|Mult0~64\ <= \asp_cor|Mult0~8_RESULTA_bus\(56);
\asp_cor|Mult0~65\ <= \asp_cor|Mult0~8_RESULTA_bus\(57);
\asp_cor|Mult0~66\ <= \asp_cor|Mult0~8_RESULTA_bus\(58);
\asp_cor|Mult0~67\ <= \asp_cor|Mult0~8_RESULTA_bus\(59);
\asp_cor|Mult0~68\ <= \asp_cor|Mult0~8_RESULTA_bus\(60);
\asp_cor|Mult0~69\ <= \asp_cor|Mult0~8_RESULTA_bus\(61);
\asp_cor|Mult0~70\ <= \asp_cor|Mult0~8_RESULTA_bus\(62);
\asp_cor|Mult0~71\ <= \asp_cor|Mult0~8_RESULTA_bus\(63);
\asp_pd|ALT_INV_last_correlation_value\(28) <= NOT \asp_pd|last_correlation_value\(28);
\asp_pd|ALT_INV_LessThan1~22_combout\ <= NOT \asp_pd|LessThan1~22_combout\;
\asp_pd|ALT_INV_LessThan1~21_combout\ <= NOT \asp_pd|LessThan1~21_combout\;
\asp_pd|ALT_INV_current_correlation_value~27_combout\ <= NOT \asp_pd|current_correlation_value~27_combout\;
\asp_pd|ALT_INV_LessThan1~20_combout\ <= NOT \asp_pd|LessThan1~20_combout\;
\asp_pd|ALT_INV_current_correlation_value~26_combout\ <= NOT \asp_pd|current_correlation_value~26_combout\;
\asp_pd|ALT_INV_current_correlation_value~25_combout\ <= NOT \asp_pd|current_correlation_value~25_combout\;
\asp_pd|ALT_INV_last_correlation_value\(25) <= NOT \asp_pd|last_correlation_value\(25);
\asp_pd|ALT_INV_current_correlation_value~24_combout\ <= NOT \asp_pd|current_correlation_value~24_combout\;
\asp_pd|ALT_INV_last_correlation_value\(22) <= NOT \asp_pd|last_correlation_value\(22);
\asp_pd|ALT_INV_last_correlation_value\(23) <= NOT \asp_pd|last_correlation_value\(23);
\asp_pd|ALT_INV_LessThan1~19_combout\ <= NOT \asp_pd|LessThan1~19_combout\;
\asp_pd|ALT_INV_LessThan1~18_combout\ <= NOT \asp_pd|LessThan1~18_combout\;
\asp_pd|ALT_INV_LessThan1~17_combout\ <= NOT \asp_pd|LessThan1~17_combout\;
\asp_pd|ALT_INV_LessThan1~16_combout\ <= NOT \asp_pd|LessThan1~16_combout\;
\asp_pd|ALT_INV_LessThan1~15_combout\ <= NOT \asp_pd|LessThan1~15_combout\;
\asp_pd|ALT_INV_LessThan1~14_combout\ <= NOT \asp_pd|LessThan1~14_combout\;
\asp_pd|ALT_INV_current_correlation_value~23_combout\ <= NOT \asp_pd|current_correlation_value~23_combout\;
\asp_pd|ALT_INV_current_correlation_value~22_combout\ <= NOT \asp_pd|current_correlation_value~22_combout\;
\asp_pd|ALT_INV_current_correlation_value~21_combout\ <= NOT \asp_pd|current_correlation_value~21_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(18) <= NOT \tdma_min|interfaces:1:interface|recv.data\(18);
\asp_pd|ALT_INV_last_correlation_value\(16) <= NOT \asp_pd|last_correlation_value\(16);
\asp_pd|ALT_INV_last_correlation_value\(17) <= NOT \asp_pd|last_correlation_value\(17);
\asp_pd|ALT_INV_last_correlation_value\(18) <= NOT \asp_pd|last_correlation_value\(18);
\asp_pd|ALT_INV_current_correlation_value~20_combout\ <= NOT \asp_pd|current_correlation_value~20_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(15) <= NOT \tdma_min|interfaces:1:interface|recv.data\(15);
\asp_pd|ALT_INV_last_correlation_value\(15) <= NOT \asp_pd|last_correlation_value\(15);
\asp_pd|ALT_INV_LessThan1~13_combout\ <= NOT \asp_pd|LessThan1~13_combout\;
\asp_pd|ALT_INV_LessThan1~12_combout\ <= NOT \asp_pd|LessThan1~12_combout\;
\asp_pd|ALT_INV_current_correlation_value~19_combout\ <= NOT \asp_pd|current_correlation_value~19_combout\;
\asp_pd|ALT_INV_current_correlation_value~18_combout\ <= NOT \asp_pd|current_correlation_value~18_combout\;
\asp_pd|ALT_INV_LessThan1~11_combout\ <= NOT \asp_pd|LessThan1~11_combout\;
\asp_pd|ALT_INV_LessThan1~10_combout\ <= NOT \asp_pd|LessThan1~10_combout\;
\asp_pd|ALT_INV_current_correlation_value~17_combout\ <= NOT \asp_pd|current_correlation_value~17_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(8) <= NOT \tdma_min|interfaces:1:interface|recv.data\(8);
\asp_pd|ALT_INV_LessThan1~9_combout\ <= NOT \asp_pd|LessThan1~9_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(10) <= NOT \tdma_min|interfaces:1:interface|recv.data\(10);
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(11) <= NOT \tdma_min|interfaces:1:interface|recv.data\(11);
\asp_pd|ALT_INV_last_correlation_value\(10) <= NOT \asp_pd|last_correlation_value\(10);
\asp_pd|ALT_INV_last_correlation_value\(11) <= NOT \asp_pd|last_correlation_value\(11);
\asp_pd|ALT_INV_current_correlation_value~16_combout\ <= NOT \asp_pd|current_correlation_value~16_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(9) <= NOT \tdma_min|interfaces:1:interface|recv.data\(9);
\asp_pd|ALT_INV_last_correlation_value\(8) <= NOT \asp_pd|last_correlation_value\(8);
\asp_pd|ALT_INV_last_correlation_value\(9) <= NOT \asp_pd|last_correlation_value\(9);
\asp_pd|ALT_INV_LessThan1~8_combout\ <= NOT \asp_pd|LessThan1~8_combout\;
\asp_pd|ALT_INV_LessThan1~7_combout\ <= NOT \asp_pd|LessThan1~7_combout\;
\asp_pd|ALT_INV_LessThan1~6_combout\ <= NOT \asp_pd|LessThan1~6_combout\;
\asp_pd|ALT_INV_current_correlation_value~15_combout\ <= NOT \asp_pd|current_correlation_value~15_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(6) <= NOT \tdma_min|interfaces:1:interface|recv.data\(6);
\asp_pd|ALT_INV_current_correlation_value~14_combout\ <= NOT \asp_pd|current_correlation_value~14_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(7) <= NOT \tdma_min|interfaces:1:interface|recv.data\(7);
\asp_pd|ALT_INV_last_correlation_value\(6) <= NOT \asp_pd|last_correlation_value\(6);
\asp_pd|ALT_INV_last_correlation_value\(7) <= NOT \asp_pd|last_correlation_value\(7);
\asp_pd|ALT_INV_LessThan1~5_combout\ <= NOT \asp_pd|LessThan1~5_combout\;
\asp_pd|ALT_INV_current_correlation_value~13_combout\ <= NOT \asp_pd|current_correlation_value~13_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(4) <= NOT \tdma_min|interfaces:1:interface|recv.data\(4);
\asp_pd|ALT_INV_current_correlation_value~12_combout\ <= NOT \asp_pd|current_correlation_value~12_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(5) <= NOT \tdma_min|interfaces:1:interface|recv.data\(5);
\asp_pd|ALT_INV_last_correlation_value\(4) <= NOT \asp_pd|last_correlation_value\(4);
\asp_pd|ALT_INV_last_correlation_value\(5) <= NOT \asp_pd|last_correlation_value\(5);
\asp_pd|ALT_INV_LessThan1~4_combout\ <= NOT \asp_pd|LessThan1~4_combout\;
\asp_pd|ALT_INV_LessThan1~3_combout\ <= NOT \asp_pd|LessThan1~3_combout\;
\asp_pd|ALT_INV_last_correlation_value\(0) <= NOT \asp_pd|last_correlation_value\(0);
\asp_pd|ALT_INV_last_correlation_value\(1) <= NOT \asp_pd|last_correlation_value\(1);
\asp_pd|ALT_INV_current_correlation_value~11_combout\ <= NOT \asp_pd|current_correlation_value~11_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(2) <= NOT \tdma_min|interfaces:1:interface|recv.data\(2);
\asp_pd|ALT_INV_current_correlation_value~10_combout\ <= NOT \asp_pd|current_correlation_value~10_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(3) <= NOT \tdma_min|interfaces:1:interface|recv.data\(3);
\asp_pd|ALT_INV_last_correlation_value\(2) <= NOT \asp_pd|last_correlation_value\(2);
\asp_pd|ALT_INV_last_correlation_value\(3) <= NOT \asp_pd|last_correlation_value\(3);
\asp_pd|ALT_INV_LessThan1~2_combout\ <= NOT \asp_pd|LessThan1~2_combout\;
\asp_pd|ALT_INV_current_correlation_value~9_combout\ <= NOT \asp_pd|current_correlation_value~9_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(12) <= NOT \tdma_min|interfaces:1:interface|recv.data\(12);
\asp_pd|ALT_INV_current_correlation_value~8_combout\ <= NOT \asp_pd|current_correlation_value~8_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(13) <= NOT \tdma_min|interfaces:1:interface|recv.data\(13);
\asp_pd|ALT_INV_current_correlation_value~7_combout\ <= NOT \asp_pd|current_correlation_value~7_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(14) <= NOT \tdma_min|interfaces:1:interface|recv.data\(14);
\asp_pd|ALT_INV_last_correlation_value\(12) <= NOT \asp_pd|last_correlation_value\(12);
\asp_pd|ALT_INV_last_correlation_value\(13) <= NOT \asp_pd|last_correlation_value\(13);
\asp_pd|ALT_INV_LessThan1~1_combout\ <= NOT \asp_pd|LessThan1~1_combout\;
\asp_pd|ALT_INV_current_correlation_value~6_combout\ <= NOT \asp_pd|current_correlation_value~6_combout\;
\asp_pd|ALT_INV_current_correlation_value~5_combout\ <= NOT \asp_pd|current_correlation_value~5_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(19) <= NOT \tdma_min|interfaces:1:interface|recv.data\(19);
\asp_pd|ALT_INV_current_correlation_value~4_combout\ <= NOT \asp_pd|current_correlation_value~4_combout\;
\asp_pd|ALT_INV_current_correlation_value~3_combout\ <= NOT \asp_pd|current_correlation_value~3_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(1) <= NOT \tdma_min|interfaces:1:interface|recv.data\(1);
\asp_pd|ALT_INV_last_correlation_value\(19) <= NOT \asp_pd|last_correlation_value\(19);
\asp_pd|ALT_INV_last_correlation_value\(21) <= NOT \asp_pd|last_correlation_value\(21);
\asp_pd|ALT_INV_LessThan1~0_combout\ <= NOT \asp_pd|LessThan1~0_combout\;
\asp_pd|ALT_INV_current_correlation_value~2_combout\ <= NOT \asp_pd|current_correlation_value~2_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(16) <= NOT \tdma_min|interfaces:1:interface|recv.data\(16);
\asp_pd|ALT_INV_current_correlation_value~1_combout\ <= NOT \asp_pd|current_correlation_value~1_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(17) <= NOT \tdma_min|interfaces:1:interface|recv.data\(17);
\asp_pd|ALT_INV_current_correlation_value~0_combout\ <= NOT \asp_pd|current_correlation_value~0_combout\;
\asp_pd|ALT_INV_correlation_count_read~0_combout\ <= NOT \asp_pd|correlation_count_read~0_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(31) <= NOT \tdma_min|interfaces:1:interface|recv.data\(31);
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(30) <= NOT \tdma_min|interfaces:1:interface|recv.data\(30);
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(29) <= NOT \tdma_min|interfaces:1:interface|recv.data\(29);
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(20) <= NOT \tdma_min|interfaces:1:interface|recv.data\(20);
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(28) <= NOT \tdma_min|interfaces:1:interface|recv.data\(28);
\asp_pd|ALT_INV_last_correlation_value\(36) <= NOT \asp_pd|last_correlation_value\(36);
\asp_pd|ALT_INV_last_correlation_value\(37) <= NOT \asp_pd|last_correlation_value\(37);
\asp_pd|ALT_INV_last_slope_pos~q\ <= NOT \asp_pd|last_slope_pos~q\;
\asp_pd|ALT_INV_Equal2~10_combout\ <= NOT \asp_pd|Equal2~10_combout\;
\asp_pd|ALT_INV_Equal2~9_combout\ <= NOT \asp_pd|Equal2~9_combout\;
\asp_pd|ALT_INV_Equal2~8_combout\ <= NOT \asp_pd|Equal2~8_combout\;
\asp_pd|ALT_INV_Equal2~7_combout\ <= NOT \asp_pd|Equal2~7_combout\;
\asp_pd|ALT_INV_Equal2~6_combout\ <= NOT \asp_pd|Equal2~6_combout\;
\asp_pd|ALT_INV_correlation_max\(9) <= NOT \asp_pd|correlation_max\(9);
\asp_pd|ALT_INV_correlation_max\(8) <= NOT \asp_pd|correlation_max\(8);
\asp_pd|ALT_INV_correlation_max\(7) <= NOT \asp_pd|correlation_max\(7);
\asp_pd|ALT_INV_correlation_max\(6) <= NOT \asp_pd|correlation_max\(6);
\asp_pd|ALT_INV_Equal2~5_combout\ <= NOT \asp_pd|Equal2~5_combout\;
\asp_pd|ALT_INV_correlation_max\(4) <= NOT \asp_pd|correlation_max\(4);
\asp_pd|ALT_INV_correlation_max\(3) <= NOT \asp_pd|correlation_max\(3);
\asp_pd|ALT_INV_correlation_max\(2) <= NOT \asp_pd|correlation_max\(2);
\asp_pd|ALT_INV_correlation_max\(1) <= NOT \asp_pd|correlation_max\(1);
\asp_pd|ALT_INV_correlation_max\(11) <= NOT \asp_pd|correlation_max\(11);
\asp_pd|ALT_INV_correlation_max\(10) <= NOT \asp_pd|correlation_max\(10);
\asp_pd|ALT_INV_correlation_max\(5) <= NOT \asp_pd|correlation_max\(5);
\asp_pd|ALT_INV_Equal2~4_combout\ <= NOT \asp_pd|Equal2~4_combout\;
\asp_pd|ALT_INV_correlation_max\(15) <= NOT \asp_pd|correlation_max\(15);
\asp_pd|ALT_INV_correlation_max\(14) <= NOT \asp_pd|correlation_max\(14);
\asp_pd|ALT_INV_correlation_max\(13) <= NOT \asp_pd|correlation_max\(13);
\asp_pd|ALT_INV_correlation_max\(12) <= NOT \asp_pd|correlation_max\(12);
\asp_pd|ALT_INV_correlation_max\(17) <= NOT \asp_pd|correlation_max\(17);
\asp_pd|ALT_INV_correlation_max\(16) <= NOT \asp_pd|correlation_max\(16);
\asp_pd|ALT_INV_Equal2~3_combout\ <= NOT \asp_pd|Equal2~3_combout\;
\asp_pd|ALT_INV_correlation_max\(22) <= NOT \asp_pd|correlation_max\(22);
\asp_pd|ALT_INV_correlation_max\(21) <= NOT \asp_pd|correlation_max\(21);
\asp_pd|ALT_INV_correlation_max\(19) <= NOT \asp_pd|correlation_max\(19);
\asp_pd|ALT_INV_correlation_max\(18) <= NOT \asp_pd|correlation_max\(18);
\asp_pd|ALT_INV_Equal2~2_combout\ <= NOT \asp_pd|Equal2~2_combout\;
\asp_pd|ALT_INV_correlation_max\(28) <= NOT \asp_pd|correlation_max\(28);
\asp_pd|ALT_INV_correlation_max\(27) <= NOT \asp_pd|correlation_max\(27);
\asp_pd|ALT_INV_correlation_max\(26) <= NOT \asp_pd|correlation_max\(26);
\asp_pd|ALT_INV_correlation_max\(25) <= NOT \asp_pd|correlation_max\(25);
\asp_pd|ALT_INV_correlation_max\(24) <= NOT \asp_pd|correlation_max\(24);
\asp_pd|ALT_INV_correlation_max\(29) <= NOT \asp_pd|correlation_max\(29);
\asp_pd|ALT_INV_correlation_max\(23) <= NOT \asp_pd|correlation_max\(23);
\asp_pd|ALT_INV_Equal2~1_combout\ <= NOT \asp_pd|Equal2~1_combout\;
\asp_pd|ALT_INV_correlation_max\(34) <= NOT \asp_pd|correlation_max\(34);
\asp_pd|ALT_INV_correlation_max\(33) <= NOT \asp_pd|correlation_max\(33);
\asp_pd|ALT_INV_correlation_max\(32) <= NOT \asp_pd|correlation_max\(32);
\asp_pd|ALT_INV_correlation_max\(31) <= NOT \asp_pd|correlation_max\(31);
\asp_pd|ALT_INV_correlation_max\(30) <= NOT \asp_pd|correlation_max\(30);
\asp_pd|ALT_INV_Equal2~0_combout\ <= NOT \asp_pd|Equal2~0_combout\;
\asp_pd|ALT_INV_correlation_max\(39) <= NOT \asp_pd|correlation_max\(39);
\asp_pd|ALT_INV_correlation_max\(38) <= NOT \asp_pd|correlation_max\(38);
\asp_pd|ALT_INV_correlation_max\(37) <= NOT \asp_pd|correlation_max\(37);
\asp_pd|ALT_INV_correlation_max\(36) <= NOT \asp_pd|correlation_max\(36);
\asp_pd|ALT_INV_correlation_max\(35) <= NOT \asp_pd|correlation_max\(35);
\asp_pd|ALT_INV_LessThan2~8_combout\ <= NOT \asp_pd|LessThan2~8_combout\;
\asp_pd|ALT_INV_LessThan2~7_combout\ <= NOT \asp_pd|LessThan2~7_combout\;
\asp_pd|ALT_INV_LessThan2~6_combout\ <= NOT \asp_pd|LessThan2~6_combout\;
\asp_pd|ALT_INV_LessThan2~5_combout\ <= NOT \asp_pd|LessThan2~5_combout\;
\asp_pd|ALT_INV_LessThan2~4_combout\ <= NOT \asp_pd|LessThan2~4_combout\;
\asp_pd|ALT_INV_LessThan2~3_combout\ <= NOT \asp_pd|LessThan2~3_combout\;
\asp_pd|ALT_INV_LessThan2~2_combout\ <= NOT \asp_pd|LessThan2~2_combout\;
\asp_pd|ALT_INV_LessThan2~1_combout\ <= NOT \asp_pd|LessThan2~1_combout\;
\asp_pd|ALT_INV_LessThan2~0_combout\ <= NOT \asp_pd|LessThan2~0_combout\;
\asp_pd|ALT_INV_last_correlation_value\(20) <= NOT \asp_pd|last_correlation_value\(20);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_will_be_1~0_combout\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~0_combout\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\;
\asp_cor|ALT_INV_sendSignal.data\(31) <= NOT \asp_cor|sendSignal.data\(31);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_will_be_1~0_combout\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~0_combout\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\;
\asp_pd|ALT_INV_sendSignal.data\(30) <= NOT \asp_pd|sendSignal.data\(30);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\;
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux15~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux15~0_combout\;
\recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(0) <= NOT \recop|impl_datapath|impl_ir|operand_signal\(0);
\recop|impl_datapath|impl_rf|ALT_INV_Mux14~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux14~0_combout\;
\recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(1) <= NOT \recop|impl_datapath|impl_ir|operand_signal\(1);
\recop|impl_datapath|impl_rf|ALT_INV_Mux13~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux13~0_combout\;
\recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(2) <= NOT \recop|impl_datapath|impl_ir|operand_signal\(2);
\recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0) <= NOT \recop|impl_datapath|impl_ir|rz_signal\(0);
\recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(1) <= NOT \recop|impl_datapath|impl_ir|rz_signal\(1);
\recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(2) <= NOT \recop|impl_datapath|impl_ir|rz_signal\(2);
\recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(3) <= NOT \recop|impl_datapath|impl_ir|rz_signal\(3);
\recop|impl_datapath|impl_rf|ALT_INV_Mux12~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux12~0_combout\;
\recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(3) <= NOT \recop|impl_datapath|impl_ir|operand_signal\(3);
\recop|impl_datapath|impl_rf|ALT_INV_Mux7~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux7~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux7~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux7~0_combout\;
\recop|impl_control_unit|ALT_INV_rf_sel_in_signal\(0) <= NOT \recop|impl_control_unit|rf_sel_in_signal\(0);
\recop|impl_control_unit|ALT_INV_rf_sel_in_signal\(1) <= NOT \recop|impl_control_unit|rf_sel_in_signal\(1);
\recop|impl_control_unit|ALT_INV_rf_sel_in_signal\(2) <= NOT \recop|impl_control_unit|rf_sel_in_signal\(2);
\recop|impl_control_unit|ALT_INV_rf_write_signal~q\ <= NOT \recop|impl_control_unit|rf_write_signal~q\;
\asp_pd|ALT_INV_sendSignal.data[15]~0_combout\ <= NOT \asp_pd|sendSignal.data[15]~0_combout\;
\asp_pd|ALT_INV_peak_half~q\ <= NOT \asp_pd|peak_half~q\;
\asp_pd|ALT_INV_Equal4~0_combout\ <= NOT \asp_pd|Equal4~0_combout\;
\asp_pd|ALT_INV_peak_type\(1) <= NOT \asp_pd|peak_type\(1);
\asp_pd|ALT_INV_peak_type\(0) <= NOT \asp_pd|peak_type\(0);
\asp_pd|ALT_INV_correlation_min\(0) <= NOT \asp_pd|correlation_min\(0);
\asp_pd|ALT_INV_correlation_max\(0) <= NOT \asp_pd|correlation_max\(0);
\asp_pd|ALT_INV_correlation_min\(20) <= NOT \asp_pd|correlation_min\(20);
\asp_pd|ALT_INV_correlation_max\(20) <= NOT \asp_pd|correlation_max\(20);
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[0]~0_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[0]~0_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:2:interface|ack~combout\;
\tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\ <= NOT \tdma_min|interfaces:2:interface|ack~1_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\ <= NOT \tdma_min|interfaces:2:interface|ack~0_combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[0]~0_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[0]~0_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:3:interface|ack~combout\;
\tdma_min|interfaces:3:interface|ALT_INV_Equal0~2_combout\ <= NOT \tdma_min|interfaces:3:interface|Equal0~2_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:3:interface|Equal0~1_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:3:interface|Equal0~0_combout\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[0]~1_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[0]~1_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:0:interface|ack~combout\;
\tdma_min|interfaces:0:interface|ALT_INV_Equal0~2_combout\ <= NOT \tdma_min|interfaces:0:interface|Equal0~2_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:0:interface|Equal0~1_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:0:interface|Equal0~0_combout\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:4:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:4:interface|ack~combout\;
\tdma_min|interfaces:4:interface|ALT_INV_Equal0~2_combout\ <= NOT \tdma_min|interfaces:4:interface|Equal0~2_combout\;
\tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:4:interface|Equal0~1_combout\;
\tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:4:interface|Equal0~0_combout\;
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[0]~1_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[0]~1_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:1:interface|ack~combout\;
\tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\ <= NOT \tdma_min|interfaces:1:interface|ack~1_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\ <= NOT \tdma_min|interfaces:1:interface|ack~0_combout\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:5:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:5:interface|ack~combout\;
\tdma_min|interfaces:5:interface|ALT_INV_Equal0~2_combout\ <= NOT \tdma_min|interfaces:5:interface|Equal0~2_combout\;
\tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:5:interface|Equal0~1_combout\;
\tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:5:interface|Equal0~0_combout\;
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|slots|ALT_INV_count\(2) <= NOT \tdma_min|slots|count\(2);
\tdma_min|slots|ALT_INV_count\(1) <= NOT \tdma_min|slots|count\(1);
\tdma_min|slots|ALT_INV_count\(0) <= NOT \tdma_min|slots|count\(0);
\recop|hex5_inst|ALT_INV_conv_out~1_combout\ <= NOT \recop|hex5_inst|conv_out~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux31~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux31~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux31~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux31~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[15][0]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[15][0]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[11][0]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[11][0]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[7][0]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[7][0]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[3][0]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[3][0]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux31~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux31~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[14][0]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[14][0]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[10][0]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[10][0]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[6][0]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[6][0]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[2][0]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[2][0]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux31~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux31~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[13][0]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[13][0]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[9][0]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[9][0]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[5][0]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[5][0]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[1][0]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[1][0]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux31~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux31~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[12][0]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[12][0]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[8][0]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[8][0]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[4][0]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[4][0]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[0][0]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[0][0]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux30~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux30~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux30~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux30~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[15][1]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[15][1]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[14][1]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[14][1]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[13][1]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[13][1]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[12][1]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[12][1]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux30~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux30~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[11][1]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[11][1]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[10][1]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[10][1]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[9][1]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[9][1]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[8][1]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[8][1]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux30~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux30~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[7][1]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[7][1]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[6][1]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[6][1]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[5][1]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[5][1]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[4][1]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[4][1]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux30~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux30~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[3][1]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[3][1]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[2][1]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[2][1]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[1][1]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[1][1]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[0][1]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[0][1]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux29~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux29~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux29~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux29~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[15][2]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[15][2]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[11][2]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[11][2]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[7][2]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[7][2]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[3][2]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[3][2]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux29~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux29~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[14][2]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[14][2]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[10][2]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[10][2]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[6][2]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[6][2]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[2][2]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[2][2]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux29~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux29~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[13][2]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[13][2]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[9][2]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[9][2]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[5][2]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[5][2]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[1][2]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[1][2]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux29~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux29~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[12][2]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[12][2]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[8][2]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[8][2]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[4][2]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[4][2]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[0][2]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[0][2]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux28~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux28~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux28~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux28~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[15][3]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[15][3]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[14][3]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[14][3]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[13][3]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[13][3]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[12][3]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[12][3]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux28~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux28~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[11][3]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[11][3]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[10][3]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[10][3]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[9][3]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[9][3]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[8][3]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[8][3]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux28~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux28~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[7][3]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[7][3]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[6][3]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[6][3]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[5][3]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[5][3]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[4][3]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[4][3]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux28~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux28~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[3][3]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[3][3]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[2][3]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[2][3]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[1][3]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[1][3]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[0][3]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[0][3]~q\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(0) <= NOT \tdma_min|interfaces:1:interface|recv.data\(0);
\recop|impl_datapath|ALT_INV_fetch_inst_2\(15) <= NOT \recop|impl_datapath|fetch_inst_2\(15);
\recop|impl_datapath|impl_alu|ALT_INV_Add0~65_sumout\ <= NOT \recop|impl_datapath|impl_alu|Add0~65_sumout\;
\recop|impl_datapath|ALT_INV_fetch_inst_2\(14) <= NOT \recop|impl_datapath|fetch_inst_2\(14);
\recop|impl_datapath|impl_alu|ALT_INV_Add0~61_sumout\ <= NOT \recop|impl_datapath|impl_alu|Add0~61_sumout\;
\recop|impl_datapath|impl_alu|ALT_INV_Add0~57_sumout\ <= NOT \recop|impl_datapath|impl_alu|Add0~57_sumout\;
\recop|impl_datapath|ALT_INV_fetch_inst_2\(12) <= NOT \recop|impl_datapath|fetch_inst_2\(12);
\recop|impl_datapath|impl_alu|ALT_INV_Add0~53_sumout\ <= NOT \recop|impl_datapath|impl_alu|Add0~53_sumout\;
\recop|impl_datapath|impl_pc|ALT_INV_Add1~53_sumout\ <= NOT \recop|impl_datapath|impl_pc|Add1~53_sumout\;
\recop|impl_datapath|impl_pc|ALT_INV_Add1~49_sumout\ <= NOT \recop|impl_datapath|impl_pc|Add1~49_sumout\;
\recop|impl_datapath|impl_pc|ALT_INV_Add1~45_sumout\ <= NOT \recop|impl_datapath|impl_pc|Add1~45_sumout\;
\asp_pd|ALT_INV_counter\(18) <= NOT \asp_pd|counter\(18);
\asp_pd|ALT_INV_counter\(15) <= NOT \asp_pd|counter\(15);
\asp_pd|ALT_INV_counter\(8) <= NOT \asp_pd|counter\(8);
\asp_pd|ALT_INV_counter\(10) <= NOT \asp_pd|counter\(10);
\asp_pd|ALT_INV_counter\(11) <= NOT \asp_pd|counter\(11);
\asp_pd|ALT_INV_counter\(9) <= NOT \asp_pd|counter\(9);
\asp_pd|ALT_INV_counter\(7) <= NOT \asp_pd|counter\(7);
\asp_pd|ALT_INV_counter\(4) <= NOT \asp_pd|counter\(4);
\asp_pd|ALT_INV_counter\(5) <= NOT \asp_pd|counter\(5);
\asp_pd|ALT_INV_counter\(2) <= NOT \asp_pd|counter\(2);
\asp_pd|ALT_INV_counter\(3) <= NOT \asp_pd|counter\(3);
\asp_pd|ALT_INV_counter\(13) <= NOT \asp_pd|counter\(13);
\asp_pd|ALT_INV_counter\(14) <= NOT \asp_pd|counter\(14);
\asp_pd|ALT_INV_counter\(19) <= NOT \asp_pd|counter\(19);
\asp_pd|ALT_INV_counter\(1) <= NOT \asp_pd|counter\(1);
\asp_cor|ALT_INV_Mult0~39\ <= NOT \asp_cor|Mult0~39\;
\asp_cor|ALT_INV_Mult0~38\ <= NOT \asp_cor|Mult0~38\;
\asp_cor|ALT_INV_Mult0~37\ <= NOT \asp_cor|Mult0~37\;
\asp_cor|ALT_INV_Mult0~36\ <= NOT \asp_cor|Mult0~36\;
\asp_cor|ALT_INV_Mult0~35\ <= NOT \asp_cor|Mult0~35\;
\asp_cor|ALT_INV_Mult0~34\ <= NOT \asp_cor|Mult0~34\;
\asp_cor|ALT_INV_Mult0~33\ <= NOT \asp_cor|Mult0~33\;
\asp_cor|ALT_INV_Mult0~32\ <= NOT \asp_cor|Mult0~32\;
\asp_cor|ALT_INV_Mult0~31\ <= NOT \asp_cor|Mult0~31\;
\asp_cor|ALT_INV_Mult0~30\ <= NOT \asp_cor|Mult0~30\;
\asp_cor|ALT_INV_Mult0~29\ <= NOT \asp_cor|Mult0~29\;
\asp_cor|ALT_INV_Mult0~28\ <= NOT \asp_cor|Mult0~28\;
\asp_cor|ALT_INV_Mult0~27\ <= NOT \asp_cor|Mult0~27\;
\asp_cor|ALT_INV_Mult0~26\ <= NOT \asp_cor|Mult0~26\;
\asp_cor|ALT_INV_Mult0~25\ <= NOT \asp_cor|Mult0~25\;
\asp_cor|ALT_INV_Mult0~24\ <= NOT \asp_cor|Mult0~24\;
\asp_cor|ALT_INV_Mult0~23\ <= NOT \asp_cor|Mult0~23\;
\asp_cor|ALT_INV_Mult0~22\ <= NOT \asp_cor|Mult0~22\;
\asp_cor|ALT_INV_Mult0~21\ <= NOT \asp_cor|Mult0~21\;
\asp_cor|ALT_INV_Mult0~20\ <= NOT \asp_cor|Mult0~20\;
\asp_cor|ALT_INV_Mult0~19\ <= NOT \asp_cor|Mult0~19\;
\asp_cor|ALT_INV_Mult0~18\ <= NOT \asp_cor|Mult0~18\;
\asp_cor|ALT_INV_Mult0~17\ <= NOT \asp_cor|Mult0~17\;
\asp_cor|ALT_INV_Mult0~16\ <= NOT \asp_cor|Mult0~16\;
\asp_cor|ALT_INV_Mult0~15\ <= NOT \asp_cor|Mult0~15\;
\asp_cor|ALT_INV_Mult0~14\ <= NOT \asp_cor|Mult0~14\;
\asp_cor|ALT_INV_Mult0~13\ <= NOT \asp_cor|Mult0~13\;
\asp_cor|ALT_INV_Mult0~12\ <= NOT \asp_cor|Mult0~12\;
\asp_cor|ALT_INV_Mult0~11\ <= NOT \asp_cor|Mult0~11\;
\asp_cor|ALT_INV_Mult0~10\ <= NOT \asp_cor|Mult0~10\;
\asp_cor|ALT_INV_Mult0~9\ <= NOT \asp_cor|Mult0~9\;
\asp_cor|ALT_INV_Mult0~8_resulta\ <= NOT \asp_cor|Mult0~8_resulta\;
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(15);
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(14);
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(13);
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(12);
\recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(12) <= NOT \recop|impl_datapath|impl_pc|pc_out_signal\(12);
\recop|impl_datapath|ALT_INV_Add0~57_sumout\ <= NOT \recop|impl_datapath|Add0~57_sumout\;
\recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(13) <= NOT \recop|impl_datapath|impl_pc|pc_out_signal\(13);
\recop|impl_datapath|ALT_INV_Add0~53_sumout\ <= NOT \recop|impl_datapath|Add0~53_sumout\;
\recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(14) <= NOT \recop|impl_datapath|impl_pc|pc_out_signal\(14);
\recop|impl_datapath|ALT_INV_Add0~49_sumout\ <= NOT \recop|impl_datapath|Add0~49_sumout\;
\asp_cor|ALT_INV_correlation\(38) <= NOT \asp_cor|correlation\(38);
\asp_cor|ALT_INV_correlation\(15) <= NOT \asp_cor|correlation\(15);
\asp_cor|ALT_INV_correlation\(35) <= NOT \asp_cor|correlation\(35);
\asp_cor|ALT_INV_correlation\(28) <= NOT \asp_cor|correlation\(28);
\asp_cor|ALT_INV_Add1~41_sumout\ <= NOT \asp_cor|Add1~41_sumout\;
\asp_cor|ALT_INV_Add5~37_sumout\ <= NOT \asp_cor|Add5~37_sumout\;
\asp_cor|ALT_INV_correlation\(8) <= NOT \asp_cor|correlation\(8);
\asp_cor|ALT_INV_correlation\(10) <= NOT \asp_cor|correlation\(10);
\asp_cor|ALT_INV_correlation\(30) <= NOT \asp_cor|correlation\(30);
\asp_cor|ALT_INV_correlation\(11) <= NOT \asp_cor|correlation\(11);
\asp_cor|ALT_INV_correlation\(31) <= NOT \asp_cor|correlation\(31);
\asp_cor|ALT_INV_correlation\(29) <= NOT \asp_cor|correlation\(29);
\asp_cor|ALT_INV_Add1~37_sumout\ <= NOT \asp_cor|Add1~37_sumout\;
\asp_cor|ALT_INV_Add5~33_sumout\ <= NOT \asp_cor|Add5~33_sumout\;
\asp_cor|ALT_INV_correlation\(9) <= NOT \asp_cor|correlation\(9);
\asp_cor|ALT_INV_correlation\(26) <= NOT \asp_cor|correlation\(26);
\asp_cor|ALT_INV_Add1~33_sumout\ <= NOT \asp_cor|Add1~33_sumout\;
\asp_cor|ALT_INV_Add5~29_sumout\ <= NOT \asp_cor|Add5~29_sumout\;
\asp_cor|ALT_INV_correlation\(6) <= NOT \asp_cor|correlation\(6);
\asp_cor|ALT_INV_Add1~29_sumout\ <= NOT \asp_cor|Add1~29_sumout\;
\asp_cor|ALT_INV_Add5~25_sumout\ <= NOT \asp_cor|Add5~25_sumout\;
\asp_cor|ALT_INV_correlation\(7) <= NOT \asp_cor|correlation\(7);
\asp_cor|ALT_INV_Add1~25_sumout\ <= NOT \asp_cor|Add1~25_sumout\;
\asp_cor|ALT_INV_Add5~21_sumout\ <= NOT \asp_cor|Add5~21_sumout\;
\asp_cor|ALT_INV_correlation\(4) <= NOT \asp_cor|correlation\(4);
\asp_cor|ALT_INV_Add1~21_sumout\ <= NOT \asp_cor|Add1~21_sumout\;
\asp_cor|ALT_INV_Add5~17_sumout\ <= NOT \asp_cor|Add5~17_sumout\;
\asp_cor|ALT_INV_correlation\(5) <= NOT \asp_cor|correlation\(5);
\asp_cor|ALT_INV_correlation\(22) <= NOT \asp_cor|correlation\(22);
\asp_cor|ALT_INV_Add1~17_sumout\ <= NOT \asp_cor|Add1~17_sumout\;
\asp_cor|ALT_INV_Add5~13_sumout\ <= NOT \asp_cor|Add5~13_sumout\;
\asp_cor|ALT_INV_correlation\(2) <= NOT \asp_cor|correlation\(2);
\asp_cor|ALT_INV_correlation\(23) <= NOT \asp_cor|correlation\(23);
\asp_cor|ALT_INV_Add1~13_sumout\ <= NOT \asp_cor|Add1~13_sumout\;
\asp_cor|ALT_INV_Add5~9_sumout\ <= NOT \asp_cor|Add5~9_sumout\;
\asp_cor|ALT_INV_correlation\(3) <= NOT \asp_cor|correlation\(3);
\asp_cor|ALT_INV_correlation\(32) <= NOT \asp_cor|correlation\(32);
\asp_cor|ALT_INV_correlation\(13) <= NOT \asp_cor|correlation\(13);
\asp_cor|ALT_INV_correlation\(33) <= NOT \asp_cor|correlation\(33);
\asp_cor|ALT_INV_correlation\(34) <= NOT \asp_cor|correlation\(34);
\asp_cor|ALT_INV_correlation\(39) <= NOT \asp_cor|correlation\(39);
\asp_cor|ALT_INV_Add1~9_sumout\ <= NOT \asp_cor|Add1~9_sumout\;
\asp_cor|ALT_INV_Add5~5_sumout\ <= NOT \asp_cor|Add5~5_sumout\;
\asp_cor|ALT_INV_correlation\(1) <= NOT \asp_cor|correlation\(1);
\asp_cor|ALT_INV_correlation\(16) <= NOT \asp_cor|correlation\(16);
\asp_cor|ALT_INV_correlation\(36) <= NOT \asp_cor|correlation\(36);
\asp_cor|ALT_INV_correlation\(17) <= NOT \asp_cor|correlation\(17);
\asp_cor|ALT_INV_correlation\(37) <= NOT \asp_cor|correlation\(37);
\asp_cor|ALT_INV_counter\(8) <= NOT \asp_cor|counter\(8);
\asp_cor|ALT_INV_counter\(9) <= NOT \asp_cor|counter\(9);
\asp_cor|ALT_INV_counter\(10) <= NOT \asp_cor|counter\(10);
\asp_cor|ALT_INV_counter\(11) <= NOT \asp_cor|counter\(11);
\asp_cor|ALT_INV_counter\(12) <= NOT \asp_cor|counter\(12);
\asp_cor|ALT_INV_counter\(13) <= NOT \asp_cor|counter\(13);
\asp_cor|ALT_INV_counter\(14) <= NOT \asp_cor|counter\(14);
\asp_cor|ALT_INV_counter\(15) <= NOT \asp_cor|counter\(15);
\asp_cor|ALT_INV_counter\(3) <= NOT \asp_cor|counter\(3);
\asp_cor|ALT_INV_counter\(1) <= NOT \asp_cor|counter\(1);
\asp_cor|ALT_INV_counter\(0) <= NOT \asp_cor|counter\(0);
\asp_cor|ALT_INV_counter\(2) <= NOT \asp_cor|counter\(2);
\asp_cor|ALT_INV_counter\(4) <= NOT \asp_cor|counter\(4);
\asp_cor|ALT_INV_counter\(5) <= NOT \asp_cor|counter\(5);
\asp_cor|ALT_INV_counter\(6) <= NOT \asp_cor|counter\(6);
\asp_cor|ALT_INV_counter\(7) <= NOT \asp_cor|counter\(7);
\recop|impl_datapath|impl_alu|ALT_INV_Add0~49_sumout\ <= NOT \recop|impl_datapath|impl_alu|Add0~49_sumout\;
\recop|impl_datapath|impl_alu|ALT_INV_Add0~45_sumout\ <= NOT \recop|impl_datapath|impl_alu|Add0~45_sumout\;
\recop|impl_datapath|impl_alu|ALT_INV_Add0~41_sumout\ <= NOT \recop|impl_datapath|impl_alu|Add0~41_sumout\;
\recop|impl_datapath|impl_alu|ALT_INV_Add0~37_sumout\ <= NOT \recop|impl_datapath|impl_alu|Add0~37_sumout\;
\recop|impl_datapath|impl_alu|ALT_INV_Add0~33_sumout\ <= NOT \recop|impl_datapath|impl_alu|Add0~33_sumout\;
\recop|impl_datapath|impl_alu|ALT_INV_Add0~29_sumout\ <= NOT \recop|impl_datapath|impl_alu|Add0~29_sumout\;
\recop|impl_datapath|impl_alu|ALT_INV_Add0~25_sumout\ <= NOT \recop|impl_datapath|impl_alu|Add0~25_sumout\;
\recop|impl_datapath|impl_alu|ALT_INV_Add0~21_sumout\ <= NOT \recop|impl_datapath|impl_alu|Add0~21_sumout\;
\recop|impl_datapath|ALT_INV_prog_mem_in\(12) <= NOT \recop|impl_datapath|prog_mem_in\(12);
\recop|impl_datapath|ALT_INV_prog_mem_in\(13) <= NOT \recop|impl_datapath|prog_mem_in\(13);
\recop|impl_datapath|ALT_INV_prog_mem_in\(14) <= NOT \recop|impl_datapath|prog_mem_in\(14);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a27\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a27\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a26~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a11\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a11\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a59\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a59\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a58~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a43\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a43\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a123\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a123\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a42~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a107\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a107\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a122~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a106~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a91\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a91\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a90~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a75\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a75\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a74~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a25\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a25\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a24~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a9\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a9\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a57\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a57\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a56~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a41\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a41\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a121\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a121\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a40~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a105\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a105\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a120~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a104~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a89\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a89\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a88~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a73\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a73\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a72~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a29\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a28~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a13\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a13\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a61\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a61\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a60~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a45\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a45\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a125\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a125\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a44~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a109\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a109\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a124~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a108~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a93\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a93\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a92~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a77\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a77\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a76~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a17\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a17\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a16~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a1\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a1\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a49\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a49\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a48~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a33\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a33\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a113\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a113\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a32~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a112~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a97\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a97\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a96~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a81\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a81\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a80~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a65\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a65\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a64~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a20\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a20\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a18~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a4\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a4\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a52\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a52\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a50~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a36\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a36\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a116\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a116\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a34~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a100\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a100\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a114~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a98~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a84\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a84\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a82~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a68\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a68\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a66~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a22\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a22\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a21~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a6\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a6\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a54\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a54\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a53~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a38\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a38\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a118\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a118\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a37~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a102\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a102\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a117~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a101~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a86\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a86\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a85~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a70\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a70\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a69~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a30\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a30\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a23~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a14\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a14\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a62\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a62\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a55~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a46\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a46\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a126\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a126\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a39~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a110\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a110\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a119~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a103~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a94\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a94\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a87~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a78\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a78\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a71~portadataout\;
\recop|impl_datapath|ALT_INV_Add0~45_sumout\ <= NOT \recop|impl_datapath|Add0~45_sumout\;
\recop|impl_datapath|impl_pc|ALT_INV_Add1~41_sumout\ <= NOT \recop|impl_datapath|impl_pc|Add1~41_sumout\;
\recop|impl_datapath|ALT_INV_Add0~41_sumout\ <= NOT \recop|impl_datapath|Add0~41_sumout\;
\recop|impl_datapath|impl_pc|ALT_INV_Add1~37_sumout\ <= NOT \recop|impl_datapath|impl_pc|Add1~37_sumout\;
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(11);
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(10);
\recop|impl_datapath|ALT_INV_Add0~37_sumout\ <= NOT \recop|impl_datapath|Add0~37_sumout\;
\recop|impl_datapath|impl_pc|ALT_INV_Add1~33_sumout\ <= NOT \recop|impl_datapath|impl_pc|Add1~33_sumout\;
\recop|impl_datapath|ALT_INV_Add0~33_sumout\ <= NOT \recop|impl_datapath|Add0~33_sumout\;
\recop|impl_datapath|impl_pc|ALT_INV_Add1~29_sumout\ <= NOT \recop|impl_datapath|impl_pc|Add1~29_sumout\;
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(9);
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(8);
\recop|impl_datapath|ALT_INV_Add0~29_sumout\ <= NOT \recop|impl_datapath|Add0~29_sumout\;
\recop|impl_datapath|impl_pc|ALT_INV_Add1~25_sumout\ <= NOT \recop|impl_datapath|impl_pc|Add1~25_sumout\;
\recop|impl_datapath|ALT_INV_Add0~25_sumout\ <= NOT \recop|impl_datapath|Add0~25_sumout\;
\recop|impl_datapath|impl_pc|ALT_INV_Add1~21_sumout\ <= NOT \recop|impl_datapath|impl_pc|Add1~21_sumout\;
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(7);
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(6);
\recop|impl_datapath|ALT_INV_Add0~21_sumout\ <= NOT \recop|impl_datapath|Add0~21_sumout\;
\recop|impl_datapath|impl_pc|ALT_INV_Add1~17_sumout\ <= NOT \recop|impl_datapath|impl_pc|Add1~17_sumout\;
\recop|impl_datapath|ALT_INV_Add0~17_sumout\ <= NOT \recop|impl_datapath|Add0~17_sumout\;
\recop|impl_datapath|impl_pc|ALT_INV_Add1~13_sumout\ <= NOT \recop|impl_datapath|impl_pc|Add1~13_sumout\;
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(5);
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(4);
\recop|impl_datapath|ALT_INV_Add0~13_sumout\ <= NOT \recop|impl_datapath|Add0~13_sumout\;
\recop|impl_datapath|impl_pc|ALT_INV_Add1~9_sumout\ <= NOT \recop|impl_datapath|impl_pc|Add1~9_sumout\;
\recop|impl_datapath|ALT_INV_Add0~9_sumout\ <= NOT \recop|impl_datapath|Add0~9_sumout\;
\recop|impl_datapath|impl_pc|ALT_INV_Add1~5_sumout\ <= NOT \recop|impl_datapath|impl_pc|Add1~5_sumout\;
\recop|impl_datapath|ALT_INV_Add0~5_sumout\ <= NOT \recop|impl_datapath|Add0~5_sumout\;
\recop|impl_datapath|ALT_INV_Add0~1_sumout\ <= NOT \recop|impl_datapath|Add0~1_sumout\;
\recop|impl_datapath|impl_pc|ALT_INV_Add1~1_sumout\ <= NOT \recop|impl_datapath|impl_pc|Add1~1_sumout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a31\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a31\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a19~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a15\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a15\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a63\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a63\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a51~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a47\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a47\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a127\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a127\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a35~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a111\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a111\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a115~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a99~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a95\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a95\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a83~portadataout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a79\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a79\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a67~portadataout\;
\asp_pd|ALT_INV_Add0~157_sumout\ <= NOT \asp_pd|Add0~157_sumout\;
\asp_pd|ALT_INV_Add0~153_sumout\ <= NOT \asp_pd|Add0~153_sumout\;
\asp_pd|ALT_INV_Add0~149_sumout\ <= NOT \asp_pd|Add0~149_sumout\;
\asp_pd|ALT_INV_Add0~145_sumout\ <= NOT \asp_pd|Add0~145_sumout\;
\asp_pd|ALT_INV_Add0~141_sumout\ <= NOT \asp_pd|Add0~141_sumout\;
\asp_pd|ALT_INV_Add0~137_sumout\ <= NOT \asp_pd|Add0~137_sumout\;
\asp_pd|ALT_INV_Add0~133_sumout\ <= NOT \asp_pd|Add0~133_sumout\;
\asp_pd|ALT_INV_Add0~129_sumout\ <= NOT \asp_pd|Add0~129_sumout\;
\asp_pd|ALT_INV_Add0~125_sumout\ <= NOT \asp_pd|Add0~125_sumout\;
\asp_pd|ALT_INV_Add0~121_sumout\ <= NOT \asp_pd|Add0~121_sumout\;
\asp_pd|ALT_INV_Add0~117_sumout\ <= NOT \asp_pd|Add0~117_sumout\;
\asp_pd|ALT_INV_Add0~113_sumout\ <= NOT \asp_pd|Add0~113_sumout\;
\asp_pd|ALT_INV_Add0~109_sumout\ <= NOT \asp_pd|Add0~109_sumout\;
\asp_pd|ALT_INV_Add0~105_sumout\ <= NOT \asp_pd|Add0~105_sumout\;
\asp_pd|ALT_INV_Add0~101_sumout\ <= NOT \asp_pd|Add0~101_sumout\;
\asp_pd|ALT_INV_Add0~97_sumout\ <= NOT \asp_pd|Add0~97_sumout\;
\asp_pd|ALT_INV_Add0~93_sumout\ <= NOT \asp_pd|Add0~93_sumout\;
\asp_pd|ALT_INV_Add0~89_sumout\ <= NOT \asp_pd|Add0~89_sumout\;
\asp_pd|ALT_INV_Add0~85_sumout\ <= NOT \asp_pd|Add0~85_sumout\;
\asp_pd|ALT_INV_Add0~81_sumout\ <= NOT \asp_pd|Add0~81_sumout\;
\asp_pd|ALT_INV_Add0~77_sumout\ <= NOT \asp_pd|Add0~77_sumout\;
\asp_pd|ALT_INV_Add0~73_sumout\ <= NOT \asp_pd|Add0~73_sumout\;
\asp_pd|ALT_INV_Add0~69_sumout\ <= NOT \asp_pd|Add0~69_sumout\;
\asp_pd|ALT_INV_Add0~65_sumout\ <= NOT \asp_pd|Add0~65_sumout\;
\asp_pd|ALT_INV_Add0~61_sumout\ <= NOT \asp_pd|Add0~61_sumout\;
\asp_pd|ALT_INV_Add0~57_sumout\ <= NOT \asp_pd|Add0~57_sumout\;
\asp_pd|ALT_INV_Add0~53_sumout\ <= NOT \asp_pd|Add0~53_sumout\;
\asp_pd|ALT_INV_Add0~49_sumout\ <= NOT \asp_pd|Add0~49_sumout\;
\asp_pd|ALT_INV_Add0~45_sumout\ <= NOT \asp_pd|Add0~45_sumout\;
\asp_pd|ALT_INV_Add0~41_sumout\ <= NOT \asp_pd|Add0~41_sumout\;
\asp_pd|ALT_INV_Add0~37_sumout\ <= NOT \asp_pd|Add0~37_sumout\;
\asp_pd|ALT_INV_Add0~33_sumout\ <= NOT \asp_pd|Add0~33_sumout\;
\asp_pd|ALT_INV_Add0~29_sumout\ <= NOT \asp_pd|Add0~29_sumout\;
\asp_pd|ALT_INV_Add0~25_sumout\ <= NOT \asp_pd|Add0~25_sumout\;
\asp_pd|ALT_INV_Add0~21_sumout\ <= NOT \asp_pd|Add0~21_sumout\;
\asp_pd|ALT_INV_Add0~17_sumout\ <= NOT \asp_pd|Add0~17_sumout\;
\asp_pd|ALT_INV_Add0~13_sumout\ <= NOT \asp_pd|Add0~13_sumout\;
\asp_pd|ALT_INV_Add0~9_sumout\ <= NOT \asp_pd|Add0~9_sumout\;
\asp_pd|ALT_INV_Add0~5_sumout\ <= NOT \asp_pd|Add0~5_sumout\;
\asp_pd|ALT_INV_Add0~1_sumout\ <= NOT \asp_pd|Add0~1_sumout\;
\asp_cor|ALT_INV_correlation\(20) <= NOT \asp_cor|correlation\(20);
\asp_cor|ALT_INV_Add1~1_sumout\ <= NOT \asp_cor|Add1~1_sumout\;
\asp_cor|ALT_INV_Add5~1_sumout\ <= NOT \asp_cor|Add5~1_sumout\;
\asp_cor|ALT_INV_correlation\(0) <= NOT \asp_cor|correlation\(0);
\asp_cor|ALT_INV_correlation_first_half~q\ <= NOT \asp_cor|correlation_first_half~q\;
\recop|impl_datapath|impl_alu|ALT_INV_Add0~13_sumout\ <= NOT \recop|impl_datapath|impl_alu|Add0~13_sumout\;
\recop|impl_datapath|impl_alu|ALT_INV_Add0~9_sumout\ <= NOT \recop|impl_datapath|impl_alu|Add0~9_sumout\;
\recop|impl_datapath|ALT_INV_fetch_inst_2\(2) <= NOT \recop|impl_datapath|fetch_inst_2\(2);
\recop|impl_datapath|impl_alu|ALT_INV_Add0~5_sumout\ <= NOT \recop|impl_datapath|impl_alu|Add0~5_sumout\;
\recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(11) <= NOT \recop|impl_datapath|impl_pc|pc_out_signal\(11);
\recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(10) <= NOT \recop|impl_datapath|impl_pc|pc_out_signal\(10);
\recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(9) <= NOT \recop|impl_datapath|impl_pc|pc_out_signal\(9);
\recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(8) <= NOT \recop|impl_datapath|impl_pc|pc_out_signal\(8);
\recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(7) <= NOT \recop|impl_datapath|impl_pc|pc_out_signal\(7);
\recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(6) <= NOT \recop|impl_datapath|impl_pc|pc_out_signal\(6);
\recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(5) <= NOT \recop|impl_datapath|impl_pc|pc_out_signal\(5);
\recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(4) <= NOT \recop|impl_datapath|impl_pc|pc_out_signal\(4);
\recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(2) <= NOT \recop|impl_datapath|impl_pc|pc_out_signal\(2);
\recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(1) <= NOT \recop|impl_datapath|impl_pc|pc_out_signal\(1);
\recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(3) <= NOT \recop|impl_datapath|impl_pc|pc_out_signal\(3);
\recop|impl_datapath|impl_alu|ALT_INV_Add0~1_sumout\ <= NOT \recop|impl_datapath|impl_alu|Add0~1_sumout\;
\asp_pd|ALT_INV_Add3~145_sumout\ <= NOT \asp_pd|Add3~145_sumout\;
\asp_pd|ALT_INV_Add3~141_sumout\ <= NOT \asp_pd|Add3~141_sumout\;
\asp_pd|ALT_INV_Add3~137_sumout\ <= NOT \asp_pd|Add3~137_sumout\;
\asp_pd|ALT_INV_Add3~133_sumout\ <= NOT \asp_pd|Add3~133_sumout\;
\asp_pd|ALT_INV_Add3~129_sumout\ <= NOT \asp_pd|Add3~129_sumout\;
\asp_pd|ALT_INV_Add3~125_sumout\ <= NOT \asp_pd|Add3~125_sumout\;
\asp_pd|ALT_INV_Add3~121_sumout\ <= NOT \asp_pd|Add3~121_sumout\;
\asp_pd|ALT_INV_Add3~117_sumout\ <= NOT \asp_pd|Add3~117_sumout\;
\asp_pd|ALT_INV_Add3~113_sumout\ <= NOT \asp_pd|Add3~113_sumout\;
\asp_pd|ALT_INV_Add3~109_sumout\ <= NOT \asp_pd|Add3~109_sumout\;
\asp_pd|ALT_INV_Add3~105_sumout\ <= NOT \asp_pd|Add3~105_sumout\;
\asp_pd|ALT_INV_Add3~101_sumout\ <= NOT \asp_pd|Add3~101_sumout\;
\asp_pd|ALT_INV_Add3~97_sumout\ <= NOT \asp_pd|Add3~97_sumout\;
\asp_pd|ALT_INV_Add3~93_sumout\ <= NOT \asp_pd|Add3~93_sumout\;
\asp_pd|ALT_INV_Add3~89_sumout\ <= NOT \asp_pd|Add3~89_sumout\;
\asp_pd|ALT_INV_Add3~85_sumout\ <= NOT \asp_pd|Add3~85_sumout\;
\asp_pd|ALT_INV_Add3~81_sumout\ <= NOT \asp_pd|Add3~81_sumout\;
\asp_pd|ALT_INV_Add3~77_sumout\ <= NOT \asp_pd|Add3~77_sumout\;
\asp_pd|ALT_INV_Add3~73_sumout\ <= NOT \asp_pd|Add3~73_sumout\;
\asp_pd|ALT_INV_Add3~69_sumout\ <= NOT \asp_pd|Add3~69_sumout\;
\asp_pd|ALT_INV_Add3~65_sumout\ <= NOT \asp_pd|Add3~65_sumout\;
\asp_pd|ALT_INV_Add3~61_sumout\ <= NOT \asp_pd|Add3~61_sumout\;
\asp_pd|ALT_INV_Add3~57_sumout\ <= NOT \asp_pd|Add3~57_sumout\;
\asp_pd|ALT_INV_Add3~53_sumout\ <= NOT \asp_pd|Add3~53_sumout\;
\asp_pd|ALT_INV_Add3~49_sumout\ <= NOT \asp_pd|Add3~49_sumout\;
\asp_pd|ALT_INV_Add3~45_sumout\ <= NOT \asp_pd|Add3~45_sumout\;
\asp_pd|ALT_INV_Add3~41_sumout\ <= NOT \asp_pd|Add3~41_sumout\;
\asp_pd|ALT_INV_Add3~37_sumout\ <= NOT \asp_pd|Add3~37_sumout\;
\asp_pd|ALT_INV_Add3~33_sumout\ <= NOT \asp_pd|Add3~33_sumout\;
\asp_pd|ALT_INV_Add3~29_sumout\ <= NOT \asp_pd|Add3~29_sumout\;
\asp_pd|ALT_INV_Add3~25_sumout\ <= NOT \asp_pd|Add3~25_sumout\;
\asp_pd|ALT_INV_Add3~21_sumout\ <= NOT \asp_pd|Add3~21_sumout\;
\asp_pd|ALT_INV_Add3~17_sumout\ <= NOT \asp_pd|Add3~17_sumout\;
\asp_pd|ALT_INV_Add3~13_sumout\ <= NOT \asp_pd|Add3~13_sumout\;
\asp_pd|ALT_INV_Add3~9_sumout\ <= NOT \asp_pd|Add3~9_sumout\;
\asp_pd|ALT_INV_Add3~5_sumout\ <= NOT \asp_pd|Add3~5_sumout\;
\asp_pd|ALT_INV_Add3~1_sumout\ <= NOT \asp_pd|Add3~1_sumout\;
\asp_pd|ALT_INV_Add1~157_sumout\ <= NOT \asp_pd|Add1~157_sumout\;
\asp_pd|ALT_INV_Add1~153_sumout\ <= NOT \asp_pd|Add1~153_sumout\;
\asp_pd|ALT_INV_Add1~149_sumout\ <= NOT \asp_pd|Add1~149_sumout\;
\asp_pd|ALT_INV_Add1~145_sumout\ <= NOT \asp_pd|Add1~145_sumout\;
\asp_pd|ALT_INV_Add1~141_sumout\ <= NOT \asp_pd|Add1~141_sumout\;
\asp_pd|ALT_INV_Add1~137_sumout\ <= NOT \asp_pd|Add1~137_sumout\;
\asp_pd|ALT_INV_Add1~133_sumout\ <= NOT \asp_pd|Add1~133_sumout\;
\asp_pd|ALT_INV_Add1~129_sumout\ <= NOT \asp_pd|Add1~129_sumout\;
\asp_pd|ALT_INV_Add1~125_sumout\ <= NOT \asp_pd|Add1~125_sumout\;
\asp_pd|ALT_INV_Add1~121_sumout\ <= NOT \asp_pd|Add1~121_sumout\;
\asp_pd|ALT_INV_Add1~117_sumout\ <= NOT \asp_pd|Add1~117_sumout\;
\asp_pd|ALT_INV_Add1~113_sumout\ <= NOT \asp_pd|Add1~113_sumout\;
\asp_pd|ALT_INV_Add1~109_sumout\ <= NOT \asp_pd|Add1~109_sumout\;
\asp_pd|ALT_INV_Add1~105_sumout\ <= NOT \asp_pd|Add1~105_sumout\;
\asp_pd|ALT_INV_Add1~101_sumout\ <= NOT \asp_pd|Add1~101_sumout\;
\asp_pd|ALT_INV_Add1~97_sumout\ <= NOT \asp_pd|Add1~97_sumout\;
\asp_pd|ALT_INV_Add1~93_sumout\ <= NOT \asp_pd|Add1~93_sumout\;
\asp_pd|ALT_INV_Add1~89_sumout\ <= NOT \asp_pd|Add1~89_sumout\;
\asp_pd|ALT_INV_Add1~85_sumout\ <= NOT \asp_pd|Add1~85_sumout\;
\asp_pd|ALT_INV_Add1~81_sumout\ <= NOT \asp_pd|Add1~81_sumout\;
\asp_pd|ALT_INV_Add1~77_sumout\ <= NOT \asp_pd|Add1~77_sumout\;
\asp_pd|ALT_INV_Add1~73_sumout\ <= NOT \asp_pd|Add1~73_sumout\;
\asp_pd|ALT_INV_Add1~69_sumout\ <= NOT \asp_pd|Add1~69_sumout\;
\asp_pd|ALT_INV_Add1~65_sumout\ <= NOT \asp_pd|Add1~65_sumout\;
\asp_pd|ALT_INV_Add1~61_sumout\ <= NOT \asp_pd|Add1~61_sumout\;
\asp_pd|ALT_INV_Add1~57_sumout\ <= NOT \asp_pd|Add1~57_sumout\;
\asp_pd|ALT_INV_Add1~53_sumout\ <= NOT \asp_pd|Add1~53_sumout\;
\asp_pd|ALT_INV_Add1~49_sumout\ <= NOT \asp_pd|Add1~49_sumout\;
\asp_pd|ALT_INV_Add1~45_sumout\ <= NOT \asp_pd|Add1~45_sumout\;
\asp_pd|ALT_INV_Add1~41_sumout\ <= NOT \asp_pd|Add1~41_sumout\;
\asp_pd|ALT_INV_Add1~37_sumout\ <= NOT \asp_pd|Add1~37_sumout\;
\asp_pd|ALT_INV_Add1~33_sumout\ <= NOT \asp_pd|Add1~33_sumout\;
\asp_pd|ALT_INV_Add1~29_sumout\ <= NOT \asp_pd|Add1~29_sumout\;
\asp_pd|ALT_INV_Add1~25_sumout\ <= NOT \asp_pd|Add1~25_sumout\;
\asp_pd|ALT_INV_Add1~21_sumout\ <= NOT \asp_pd|Add1~21_sumout\;
\asp_pd|ALT_INV_Add1~17_sumout\ <= NOT \asp_pd|Add1~17_sumout\;
\asp_pd|ALT_INV_Add1~13_sumout\ <= NOT \asp_pd|Add1~13_sumout\;
\asp_pd|ALT_INV_Add1~9_sumout\ <= NOT \asp_pd|Add1~9_sumout\;
\asp_pd|ALT_INV_Add1~5_sumout\ <= NOT \asp_pd|Add1~5_sumout\;
\asp_pd|ALT_INV_Add1~1_sumout\ <= NOT \asp_pd|Add1~1_sumout\;
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(1);
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(0);
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(3);
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\recop|impl_control_unit|ALT_INV_rf_sel_in_signal[2]~2_combout\ <= NOT \recop|impl_control_unit|rf_sel_in_signal[2]~2_combout\;
\recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(6) <= NOT \recop|impl_datapath|impl_ir|opcode_signal\(6);
\recop|impl_control_unit|ALT_INV_rf_sel_in_signal[2]~1_combout\ <= NOT \recop|impl_control_unit|rf_sel_in_signal[2]~1_combout\;
\recop|impl_control_unit|ALT_INV_rf_sel_in_signal[2]~0_combout\ <= NOT \recop|impl_control_unit|rf_sel_in_signal[2]~0_combout\;
\recop|impl_control_unit|ALT_INV_alu_clr_z_flag_signal~0_combout\ <= NOT \recop|impl_control_unit|alu_clr_z_flag_signal~0_combout\;
\recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(7) <= NOT \recop|impl_datapath|impl_ir|opcode_signal\(7);
\recop|impl_datapath|impl_alu|ALT_INV_Mux32~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux32~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux19~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux19~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux27~1_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux27~1_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux27~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux27~0_combout\;
\recop|impl_control_unit|ALT_INV_alu_operation_signal\(0) <= NOT \recop|impl_control_unit|alu_operation_signal\(0);
\recop|impl_control_unit|ALT_INV_alu_operation_signal\(1) <= NOT \recop|impl_control_unit|alu_operation_signal\(1);
\recop|impl_control_unit|ALT_INV_alu_operation_signal\(2) <= NOT \recop|impl_control_unit|alu_operation_signal\(2);
\recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1) <= NOT \recop|impl_control_unit|alu_sel_op1_signal\(1);
\recop|impl_datapath|impl_alu|ALT_INV_Mux12~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux12~0_combout\;
\recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(0) <= NOT \recop|impl_control_unit|alu_sel_op1_signal\(0);
\recop|impl_datapath|impl_alu|ALT_INV_operand_2[3]~0_combout\ <= NOT \recop|impl_datapath|impl_alu|operand_2[3]~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux44~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux44~4_combout\;
\recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1) <= NOT \recop|impl_datapath|impl_ir|rx_signal\(1);
\recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0) <= NOT \recop|impl_datapath|impl_ir|rx_signal\(0);
\recop|impl_datapath|impl_rf|ALT_INV_Mux44~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux44~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux44~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux44~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux44~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux44~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux44~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux44~0_combout\;
\recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3) <= NOT \recop|impl_datapath|impl_ir|rx_signal\(3);
\recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(2) <= NOT \recop|impl_datapath|impl_ir|rx_signal\(2);
\recop|impl_datapath|impl_rf|ALT_INV_Mux60~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux60~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux60~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux60~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux60~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux60~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux60~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux60~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux60~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux60~0_combout\;
\recop|impl_control_unit|ALT_INV_alu_sel_op2_signal~q\ <= NOT \recop|impl_control_unit|alu_sel_op2_signal~q\;
\recop|impl_control_unit|ALT_INV_Selector7~0_combout\ <= NOT \recop|impl_control_unit|Selector7~0_combout\;
\recop|impl_control_unit|ALT_INV_Mux16~1_combout\ <= NOT \recop|impl_control_unit|Mux16~1_combout\;
\recop|impl_control_unit|ALT_INV_Mux16~0_combout\ <= NOT \recop|impl_control_unit|Mux16~0_combout\;
\recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(3) <= NOT \recop|impl_datapath|impl_ir|opcode_signal\(3);
\recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(2) <= NOT \recop|impl_datapath|impl_ir|opcode_signal\(2);
\recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(1) <= NOT \recop|impl_datapath|impl_ir|opcode_signal\(1);
\recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(0) <= NOT \recop|impl_datapath|impl_ir|opcode_signal\(0);
\recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(4) <= NOT \recop|impl_datapath|impl_ir|opcode_signal\(4);
\recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(5) <= NOT \recop|impl_datapath|impl_ir|opcode_signal\(5);
\recop|impl_control_unit|ALT_INV_state.T3~q\ <= NOT \recop|impl_control_unit|state.T3~q\;
\recop|impl_control_unit|ALT_INV_state.T2~q\ <= NOT \recop|impl_control_unit|state.T2~q\;
\recop|impl_control_unit|ALT_INV_state.T1~q\ <= NOT \recop|impl_control_unit|state.T1~q\;
\asp_pd|ALT_INV_process_0~0_combout\ <= NOT \asp_pd|process_0~0_combout\;
\asp_pd|ALT_INV_correlation_count_read~1_combout\ <= NOT \asp_pd|correlation_count_read~1_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(21) <= NOT \tdma_min|interfaces:1:interface|recv.data\(21);
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(23) <= NOT \tdma_min|interfaces:1:interface|recv.data\(23);
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(22) <= NOT \tdma_min|interfaces:1:interface|recv.data\(22);
\asp_pd|ALT_INV_LessThan3~3_combout\ <= NOT \asp_pd|LessThan3~3_combout\;
\asp_pd|ALT_INV_LessThan3~2_combout\ <= NOT \asp_pd|LessThan3~2_combout\;
\asp_pd|ALT_INV_LessThan3~1_combout\ <= NOT \asp_pd|LessThan3~1_combout\;
\asp_pd|ALT_INV_LessThan3~0_combout\ <= NOT \asp_pd|LessThan3~0_combout\;
\asp_pd|ALT_INV_LessThan4~22_combout\ <= NOT \asp_pd|LessThan4~22_combout\;
\asp_pd|ALT_INV_LessThan4~21_combout\ <= NOT \asp_pd|LessThan4~21_combout\;
\asp_pd|ALT_INV_LessThan4~20_combout\ <= NOT \asp_pd|LessThan4~20_combout\;
\asp_pd|ALT_INV_LessThan4~19_combout\ <= NOT \asp_pd|LessThan4~19_combout\;
\asp_pd|ALT_INV_LessThan4~18_combout\ <= NOT \asp_pd|LessThan4~18_combout\;
\asp_pd|ALT_INV_LessThan4~17_combout\ <= NOT \asp_pd|LessThan4~17_combout\;
\asp_pd|ALT_INV_LessThan4~16_combout\ <= NOT \asp_pd|LessThan4~16_combout\;
\asp_pd|ALT_INV_LessThan4~15_combout\ <= NOT \asp_pd|LessThan4~15_combout\;
\asp_pd|ALT_INV_LessThan4~14_combout\ <= NOT \asp_pd|LessThan4~14_combout\;
\asp_pd|ALT_INV_LessThan4~13_combout\ <= NOT \asp_pd|LessThan4~13_combout\;
\asp_pd|ALT_INV_LessThan4~12_combout\ <= NOT \asp_pd|LessThan4~12_combout\;
\asp_pd|ALT_INV_LessThan4~11_combout\ <= NOT \asp_pd|LessThan4~11_combout\;
\asp_pd|ALT_INV_LessThan4~10_combout\ <= NOT \asp_pd|LessThan4~10_combout\;
\asp_pd|ALT_INV_LessThan4~9_combout\ <= NOT \asp_pd|LessThan4~9_combout\;
\asp_pd|ALT_INV_LessThan4~8_combout\ <= NOT \asp_pd|LessThan4~8_combout\;
\asp_pd|ALT_INV_LessThan4~7_combout\ <= NOT \asp_pd|LessThan4~7_combout\;
\asp_pd|ALT_INV_LessThan4~6_combout\ <= NOT \asp_pd|LessThan4~6_combout\;
\asp_pd|ALT_INV_LessThan4~5_combout\ <= NOT \asp_pd|LessThan4~5_combout\;
\asp_pd|ALT_INV_LessThan4~4_combout\ <= NOT \asp_pd|LessThan4~4_combout\;
\asp_pd|ALT_INV_LessThan4~3_combout\ <= NOT \asp_pd|LessThan4~3_combout\;
\asp_pd|ALT_INV_LessThan4~2_combout\ <= NOT \asp_pd|LessThan4~2_combout\;
\asp_pd|ALT_INV_LessThan4~1_combout\ <= NOT \asp_pd|LessThan4~1_combout\;
\asp_pd|ALT_INV_LessThan4~0_combout\ <= NOT \asp_pd|LessThan4~0_combout\;
\asp_pd|ALT_INV_correlation_max[0]~0_combout\ <= NOT \asp_pd|correlation_max[0]~0_combout\;
\asp_pd|ALT_INV_LessThan1~37_combout\ <= NOT \asp_pd|LessThan1~37_combout\;
\asp_pd|ALT_INV_LessThan1~36_combout\ <= NOT \asp_pd|LessThan1~36_combout\;
\asp_pd|ALT_INV_LessThan1~35_combout\ <= NOT \asp_pd|LessThan1~35_combout\;
\asp_pd|ALT_INV_current_correlation_value~39_combout\ <= NOT \asp_pd|current_correlation_value~39_combout\;
\asp_pd|ALT_INV_current_correlation_value~38_combout\ <= NOT \asp_pd|current_correlation_value~38_combout\;
\asp_pd|ALT_INV_last_correlation_value\(38) <= NOT \asp_pd|last_correlation_value\(38);
\asp_pd|ALT_INV_last_correlation_value\(39) <= NOT \asp_pd|last_correlation_value\(39);
\asp_pd|ALT_INV_LessThan1~34_combout\ <= NOT \asp_pd|LessThan1~34_combout\;
\asp_pd|ALT_INV_LessThan1~33_combout\ <= NOT \asp_pd|LessThan1~33_combout\;
\asp_pd|ALT_INV_LessThan1~32_combout\ <= NOT \asp_pd|LessThan1~32_combout\;
\asp_pd|ALT_INV_LessThan1~31_combout\ <= NOT \asp_pd|LessThan1~31_combout\;
\asp_pd|ALT_INV_LessThan1~30_combout\ <= NOT \asp_pd|LessThan1~30_combout\;
\asp_pd|ALT_INV_current_correlation_value~37_combout\ <= NOT \asp_pd|current_correlation_value~37_combout\;
\asp_pd|ALT_INV_current_correlation_value~36_combout\ <= NOT \asp_pd|current_correlation_value~36_combout\;
\asp_pd|ALT_INV_current_correlation_value~35_combout\ <= NOT \asp_pd|current_correlation_value~35_combout\;
\asp_pd|ALT_INV_last_correlation_value\(33) <= NOT \asp_pd|last_correlation_value\(33);
\asp_pd|ALT_INV_last_correlation_value\(34) <= NOT \asp_pd|last_correlation_value\(34);
\asp_pd|ALT_INV_last_correlation_value\(35) <= NOT \asp_pd|last_correlation_value\(35);
\asp_pd|ALT_INV_LessThan1~29_combout\ <= NOT \asp_pd|LessThan1~29_combout\;
\asp_pd|ALT_INV_LessThan1~28_combout\ <= NOT \asp_pd|LessThan1~28_combout\;
\asp_pd|ALT_INV_current_correlation_value~34_combout\ <= NOT \asp_pd|current_correlation_value~34_combout\;
\asp_pd|ALT_INV_LessThan1~27_combout\ <= NOT \asp_pd|LessThan1~27_combout\;
\asp_pd|ALT_INV_current_correlation_value~33_combout\ <= NOT \asp_pd|current_correlation_value~33_combout\;
\asp_pd|ALT_INV_current_correlation_value~32_combout\ <= NOT \asp_pd|current_correlation_value~32_combout\;
\asp_pd|ALT_INV_last_correlation_value\(31) <= NOT \asp_pd|last_correlation_value\(31);
\asp_pd|ALT_INV_current_correlation_value~31_combout\ <= NOT \asp_pd|current_correlation_value~31_combout\;
\asp_pd|ALT_INV_last_correlation_value\(30) <= NOT \asp_pd|last_correlation_value\(30);
\asp_pd|ALT_INV_LessThan1~26_combout\ <= NOT \asp_pd|LessThan1~26_combout\;
\asp_pd|ALT_INV_LessThan1~25_combout\ <= NOT \asp_pd|LessThan1~25_combout\;
\asp_pd|ALT_INV_LessThan1~24_combout\ <= NOT \asp_pd|LessThan1~24_combout\;
\asp_pd|ALT_INV_LessThan1~23_combout\ <= NOT \asp_pd|LessThan1~23_combout\;
\asp_pd|ALT_INV_current_correlation_value~30_combout\ <= NOT \asp_pd|current_correlation_value~30_combout\;
\asp_pd|ALT_INV_current_correlation_value~29_combout\ <= NOT \asp_pd|current_correlation_value~29_combout\;
\asp_pd|ALT_INV_current_correlation_value~28_combout\ <= NOT \asp_pd|current_correlation_value~28_combout\;
\asp_pd|ALT_INV_last_correlation_value\(26) <= NOT \asp_pd|last_correlation_value\(26);
\asp_pd|ALT_INV_last_correlation_value\(27) <= NOT \asp_pd|last_correlation_value\(27);
\recop|impl_datapath|impl_rf|ALT_INV_Mux41~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux41~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux57~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux57~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux57~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux57~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[15][6]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[15][6]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[14][6]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[14][6]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[13][6]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[13][6]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[12][6]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[12][6]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux57~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux57~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[11][6]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[11][6]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[10][6]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[10][6]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[9][6]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[9][6]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[8][6]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[8][6]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux57~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux57~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[7][6]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[7][6]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[6][6]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[6][6]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[5][6]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[5][6]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[4][6]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[4][6]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux57~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux57~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[3][6]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[3][6]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[2][6]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[2][6]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[1][6]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[1][6]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[0][6]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[0][6]~q\;
\recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(6) <= NOT \recop|impl_datapath|impl_ir|operand_signal\(6);
\recop|impl_datapath|impl_rf|ALT_INV_Mux42~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux42~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux42~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux42~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux42~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux42~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux42~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux42~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux42~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux42~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux58~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux58~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux58~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux58~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[15][5]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[15][5]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[11][5]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[11][5]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[7][5]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[7][5]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[3][5]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[3][5]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux58~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux58~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[14][5]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[14][5]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[10][5]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[10][5]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[6][5]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[6][5]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[2][5]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[2][5]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux58~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux58~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[13][5]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[13][5]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[9][5]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[9][5]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[5][5]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[5][5]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[1][5]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[1][5]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux58~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux58~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[12][5]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[12][5]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[8][5]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[8][5]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[4][5]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[4][5]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[0][5]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[0][5]~q\;
\recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(5) <= NOT \recop|impl_datapath|impl_ir|operand_signal\(5);
\recop|impl_datapath|impl_rf|ALT_INV_Mux43~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux43~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux43~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux43~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux43~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux43~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux43~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux43~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux43~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux43~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux59~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux59~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux59~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux59~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[15][4]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[15][4]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[14][4]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[14][4]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[13][4]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[13][4]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[12][4]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[12][4]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux59~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux59~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[11][4]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[11][4]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[10][4]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[10][4]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[9][4]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[9][4]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[8][4]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[8][4]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux59~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux59~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[7][4]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[7][4]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[6][4]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[6][4]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[5][4]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[5][4]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[4][4]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[4][4]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux59~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux59~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[3][4]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[3][4]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[2][4]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[2][4]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[1][4]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[1][4]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[0][4]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[0][4]~q\;
\recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(4) <= NOT \recop|impl_datapath|impl_ir|operand_signal\(4);
\recop|impl_datapath|impl_rf|ALT_INV_Mux61~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux61~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux61~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux61~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux61~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux61~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux61~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux61~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux61~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux61~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux45~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux45~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux45~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux45~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux45~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux45~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux45~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux45~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux45~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux45~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux62~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux62~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux62~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux62~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux62~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux62~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux62~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux62~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux62~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux62~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux46~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux46~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux46~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux46~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux46~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux46~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux46~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux46~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux46~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux46~0_combout\;
\recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(0) <= NOT \recop|impl_datapath|impl_pc|pc_out_signal\(0);
\recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(0) <= NOT \recop|impl_control_unit|dm_sel_addr_signal\(0);
\recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(1) <= NOT \recop|impl_control_unit|dm_sel_addr_signal\(1);
\recop|impl_datapath|impl_rf|ALT_INV_Mux63~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux63~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux63~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux63~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux63~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux63~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux63~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux63~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux63~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux63~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux47~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux47~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux47~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux47~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux47~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux47~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux47~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux47~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux47~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux47~0_combout\;
\recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(0) <= NOT \recop|impl_control_unit|dm_sel_in_signal\(0);
\recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(1) <= NOT \recop|impl_control_unit|dm_sel_in_signal\(1);
\recop|impl_control_unit|ALT_INV_dm_write_signal~q\ <= NOT \recop|impl_control_unit|dm_write_signal~q\;
\recop|impl_control_unit|ALT_INV_rf_sel_in_signal[2]~4_combout\ <= NOT \recop|impl_control_unit|rf_sel_in_signal[2]~4_combout\;
\recop|impl_control_unit|ALT_INV_rf_sel_in_signal[2]~3_combout\ <= NOT \recop|impl_control_unit|rf_sel_in_signal[2]~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[13][11]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[13][11]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[9][11]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[9][11]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[5][11]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[5][11]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[1][11]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[1][11]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux52~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux52~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[12][11]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[12][11]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[8][11]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[8][11]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[4][11]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[4][11]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[0][11]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[0][11]~q\;
\recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(11) <= NOT \recop|impl_datapath|impl_ir|operand_signal\(11);
\recop|impl_datapath|impl_rf|ALT_INV_Mux37~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux37~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux37~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux37~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux37~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux37~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux37~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux37~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux37~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux37~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux53~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux53~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux53~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux53~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[15][10]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[15][10]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[14][10]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[14][10]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[13][10]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[13][10]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[12][10]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[12][10]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux53~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux53~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[11][10]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[11][10]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[10][10]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[10][10]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[9][10]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[9][10]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[8][10]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[8][10]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux53~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux53~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[7][10]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[7][10]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[6][10]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[6][10]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[5][10]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[5][10]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[4][10]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[4][10]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux53~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux53~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[3][10]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[3][10]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[2][10]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[2][10]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[1][10]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[1][10]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[0][10]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[0][10]~q\;
\recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(10) <= NOT \recop|impl_datapath|impl_ir|operand_signal\(10);
\recop|impl_datapath|impl_rf|ALT_INV_Mux38~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux38~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux38~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux38~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux38~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux38~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux38~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux38~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux38~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux38~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux54~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux54~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux54~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux54~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[15][9]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[15][9]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[11][9]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[11][9]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[7][9]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[7][9]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[3][9]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[3][9]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux54~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux54~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[14][9]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[14][9]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[10][9]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[10][9]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[6][9]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[6][9]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[2][9]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[2][9]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux54~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux54~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[13][9]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[13][9]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[9][9]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[9][9]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[5][9]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[5][9]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[1][9]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[1][9]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux54~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux54~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[12][9]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[12][9]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[8][9]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[8][9]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[4][9]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[4][9]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[0][9]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[0][9]~q\;
\recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(9) <= NOT \recop|impl_datapath|impl_ir|operand_signal\(9);
\recop|impl_datapath|impl_rf|ALT_INV_Mux39~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux39~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux39~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux39~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux39~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux39~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux39~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux39~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux39~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux39~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux55~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux55~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux55~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux55~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[15][8]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[15][8]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[14][8]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[14][8]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[13][8]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[13][8]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[12][8]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[12][8]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux55~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux55~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[11][8]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[11][8]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[10][8]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[10][8]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[9][8]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[9][8]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[8][8]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[8][8]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux55~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux55~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[7][8]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[7][8]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[6][8]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[6][8]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[5][8]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[5][8]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[4][8]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[4][8]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux55~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux55~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[3][8]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[3][8]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[2][8]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[2][8]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[1][8]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[1][8]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[0][8]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[0][8]~q\;
\recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(8) <= NOT \recop|impl_datapath|impl_ir|operand_signal\(8);
\recop|impl_datapath|impl_rf|ALT_INV_Mux40~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux40~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux40~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux40~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux40~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux40~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux40~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux40~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux40~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux40~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux56~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux56~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux56~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux56~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[15][7]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[15][7]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[11][7]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[11][7]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[7][7]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[7][7]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[3][7]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[3][7]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux56~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux56~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[14][7]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[14][7]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[10][7]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[10][7]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[6][7]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[6][7]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[2][7]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[2][7]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux56~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux56~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[13][7]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[13][7]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[9][7]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[9][7]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[5][7]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[5][7]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[1][7]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[1][7]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux56~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux56~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[12][7]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[12][7]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[8][7]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[8][7]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[4][7]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[4][7]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[0][7]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[0][7]~q\;
\recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(7) <= NOT \recop|impl_datapath|impl_ir|operand_signal\(7);
\recop|impl_datapath|impl_rf|ALT_INV_Mux41~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux41~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux41~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux41~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux41~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux41~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux41~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux41~1_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[19]~10_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[19]~10_combout\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[1]~8_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[1]~8_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[1]~8_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[1]~8_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[1]~9_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[1]~9_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[1]~9_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[1]~9_combout\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[16]~7_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[16]~7_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[16]~7_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[16]~7_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[16]~8_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[16]~8_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[16]~8_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[16]~8_combout\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[17]~6_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[17]~6_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[17]~6_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[17]~6_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[17]~7_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[17]~7_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[17]~7_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[17]~7_combout\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[31]~5_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[31]~5_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[31]~5_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[31]~5_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[31]~6_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[31]~6_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[31]~6_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[31]~6_combout\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[30]~4_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[30]~4_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[30]~4_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[30]~4_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[30]~5_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[30]~5_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[30]~5_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[30]~5_combout\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[29]~3_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[29]~3_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[29]~3_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[29]~3_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[29]~4_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[29]~4_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[29]~4_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[29]~4_combout\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[20]~2_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[20]~2_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[20]~2_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[20]~2_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[20]~3_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[20]~3_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[20]~3_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[20]~3_combout\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[28]~1_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[28]~1_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[28]~1_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[28]~1_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[28]~2_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[28]~2_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[28]~2_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[28]~2_combout\;
\asp_pd|ALT_INV_LessThan1~38_combout\ <= NOT \asp_pd|LessThan1~38_combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~7_combout\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\;
\asp_cor|ALT_INV_Selector9~0_combout\ <= NOT \asp_cor|Selector9~0_combout\;
\asp_cor|ALT_INV_state.S0~q\ <= NOT \asp_cor|state.S0~q\;
\asp_cor|ALT_INV_state.S2~q\ <= NOT \asp_cor|state.S2~q\;
\asp_cor|ALT_INV_avg_data_mem_addr\(0) <= NOT \asp_cor|avg_data_mem_addr\(0);
\asp_cor|ALT_INV_sendSignal~0_combout\ <= NOT \asp_cor|sendSignal~0_combout\;
\asp_cor|ALT_INV_correlation_second_half~q\ <= NOT \asp_cor|correlation_second_half~q\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~3_combout\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~7_combout\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~3_combout\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux16~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux16~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux15~1_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux15~1_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux15~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux15~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_operand_2[0]~3_combout\ <= NOT \recop|impl_datapath|impl_alu|operand_2[0]~3_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux17~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux17~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_operand_2[1]~2_combout\ <= NOT \recop|impl_datapath|impl_alu|operand_2[1]~2_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux14~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux14~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux18~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux18~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_operand_2[2]~1_combout\ <= NOT \recop|impl_datapath|impl_alu|operand_2[2]~1_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux13~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux13~0_combout\;
\recop|impl_datapath|ALT_INV_fetch_inst_1\(4) <= NOT \recop|impl_datapath|fetch_inst_1\(4);
\recop|impl_datapath|impl_rf|ALT_INV_Mux36~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux36~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux36~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux36~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux36~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux36~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux36~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux36~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux36~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux36~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux52~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux52~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux52~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux52~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[15][11]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[15][11]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[11][11]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[11][11]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[7][11]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[7][11]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[3][11]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[3][11]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux52~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux52~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[14][11]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[14][11]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[10][11]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[10][11]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[6][11]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[6][11]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[2][11]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[2][11]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux52~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux52~1_combout\;
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\recop|impl_datapath|impl_ir|ALT_INV_operand_signal[15]~DUPLICATE_q\ <= NOT \recop|impl_datapath|impl_ir|operand_signal[15]~DUPLICATE_q\;
\recop|impl_datapath|impl_ir|ALT_INV_operand_signal[13]~DUPLICATE_q\ <= NOT \recop|impl_datapath|impl_ir|operand_signal[13]~DUPLICATE_q\;
\recop|impl_control_unit|ALT_INV_ir_fetch_start_signal~DUPLICATE_q\ <= NOT \recop|impl_control_unit|ir_fetch_start_signal~DUPLICATE_q\;
\asp_cor|ALT_INV_state.S1~DUPLICATE_q\ <= NOT \asp_cor|state.S1~DUPLICATE_q\;
\recop|impl_datapath|ALT_INV_fetch_state.IDLE~DUPLICATE_q\ <= NOT \recop|impl_datapath|fetch_state.IDLE~DUPLICATE_q\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\;
\asp_pd|ALT_INV_correlation_min[37]~DUPLICATE_q\ <= NOT \asp_pd|correlation_min[37]~DUPLICATE_q\;
\asp_pd|ALT_INV_correlation_min[7]~DUPLICATE_q\ <= NOT \asp_pd|correlation_min[7]~DUPLICATE_q\;
\asp_pd|ALT_INV_correlation_min[19]~DUPLICATE_q\ <= NOT \asp_pd|correlation_min[19]~DUPLICATE_q\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]~DUPLICATE_q\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]~DUPLICATE_q\;
\recop|impl_datapath|impl_ir|ALT_INV_operand_signal[9]~DUPLICATE_q\ <= NOT \recop|impl_datapath|impl_ir|operand_signal[9]~DUPLICATE_q\;
\recop|impl_datapath|impl_ir|ALT_INV_operand_signal[5]~DUPLICATE_q\ <= NOT \recop|impl_datapath|impl_ir|operand_signal[5]~DUPLICATE_q\;
\recop|impl_datapath|impl_ir|ALT_INV_operand_signal[4]~DUPLICATE_q\ <= NOT \recop|impl_datapath|impl_ir|operand_signal[4]~DUPLICATE_q\;
\recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[0]~DUPLICATE_q\ <= NOT \recop|impl_datapath|impl_pc|pc_out_signal[0]~DUPLICATE_q\;
\recop|impl_datapath|impl_ir|ALT_INV_opcode_signal[7]~DUPLICATE_q\ <= NOT \recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\;
\recop|impl_datapath|impl_ir|ALT_INV_rx_signal[1]~DUPLICATE_q\ <= NOT \recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\;
\recop|impl_datapath|impl_ir|ALT_INV_rx_signal[3]~DUPLICATE_q\ <= NOT \recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\;
\recop|impl_datapath|impl_ir|ALT_INV_rx_signal[2]~DUPLICATE_q\ <= NOT \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\;
\recop|impl_control_unit|ALT_INV_state.T1~DUPLICATE_q\ <= NOT \recop|impl_control_unit|state.T1~DUPLICATE_q\;
\asp_pd|ALT_INV_last_correlation_value[39]~DUPLICATE_q\ <= NOT \asp_pd|last_correlation_value[39]~DUPLICATE_q\;
\asp_pd|ALT_INV_last_correlation_value[32]~DUPLICATE_q\ <= NOT \asp_pd|last_correlation_value[32]~DUPLICATE_q\;
\asp_pd|ALT_INV_last_correlation_value[29]~DUPLICATE_q\ <= NOT \asp_pd|last_correlation_value[29]~DUPLICATE_q\;
\asp_pd|ALT_INV_last_correlation_value[27]~DUPLICATE_q\ <= NOT \asp_pd|last_correlation_value[27]~DUPLICATE_q\;
\asp_pd|ALT_INV_last_correlation_value[24]~DUPLICATE_q\ <= NOT \asp_pd|last_correlation_value[24]~DUPLICATE_q\;
\asp_pd|ALT_INV_last_correlation_value[16]~DUPLICATE_q\ <= NOT \asp_pd|last_correlation_value[16]~DUPLICATE_q\;
\asp_pd|ALT_INV_last_correlation_value[17]~DUPLICATE_q\ <= NOT \asp_pd|last_correlation_value[17]~DUPLICATE_q\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data[11]~DUPLICATE_q\ <= NOT \tdma_min|interfaces:1:interface|recv.data[11]~DUPLICATE_q\;
\asp_pd|ALT_INV_last_correlation_value[10]~DUPLICATE_q\ <= NOT \asp_pd|last_correlation_value[10]~DUPLICATE_q\;
\asp_pd|ALT_INV_last_correlation_value[9]~DUPLICATE_q\ <= NOT \asp_pd|last_correlation_value[9]~DUPLICATE_q\;
\asp_pd|ALT_INV_last_correlation_value[7]~DUPLICATE_q\ <= NOT \asp_pd|last_correlation_value[7]~DUPLICATE_q\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data[5]~DUPLICATE_q\ <= NOT \tdma_min|interfaces:1:interface|recv.data[5]~DUPLICATE_q\;
\asp_pd|ALT_INV_last_correlation_value[14]~DUPLICATE_q\ <= NOT \asp_pd|last_correlation_value[14]~DUPLICATE_q\;
\asp_pd|ALT_INV_last_correlation_value[21]~DUPLICATE_q\ <= NOT \asp_pd|last_correlation_value[21]~DUPLICATE_q\;
\asp_pd|ALT_INV_correlation_max[9]~DUPLICATE_q\ <= NOT \asp_pd|correlation_max[9]~DUPLICATE_q\;
\asp_pd|ALT_INV_correlation_max[8]~DUPLICATE_q\ <= NOT \asp_pd|correlation_max[8]~DUPLICATE_q\;
\asp_pd|ALT_INV_correlation_max[4]~DUPLICATE_q\ <= NOT \asp_pd|correlation_max[4]~DUPLICATE_q\;
\asp_pd|ALT_INV_correlation_max[3]~DUPLICATE_q\ <= NOT \asp_pd|correlation_max[3]~DUPLICATE_q\;
\asp_pd|ALT_INV_correlation_max[11]~DUPLICATE_q\ <= NOT \asp_pd|correlation_max[11]~DUPLICATE_q\;
\asp_pd|ALT_INV_correlation_max[10]~DUPLICATE_q\ <= NOT \asp_pd|correlation_max[10]~DUPLICATE_q\;
\asp_pd|ALT_INV_correlation_max[5]~DUPLICATE_q\ <= NOT \asp_pd|correlation_max[5]~DUPLICATE_q\;
\asp_pd|ALT_INV_correlation_max[27]~DUPLICATE_q\ <= NOT \asp_pd|correlation_max[27]~DUPLICATE_q\;
\recop|impl_datapath|impl_ir|ALT_INV_operand_signal[1]~DUPLICATE_q\ <= NOT \recop|impl_datapath|impl_ir|operand_signal[1]~DUPLICATE_q\;
\recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\ <= NOT \recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\;
\recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\ <= NOT \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\;
\recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\ <= NOT \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\;
\recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\ <= NOT \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\;
\recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\ <= NOT \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\;
\asp_pd|ALT_INV_peak_type[1]~DUPLICATE_q\ <= NOT \asp_pd|peak_type[1]~DUPLICATE_q\;
\asp_pd|ALT_INV_peak_type[0]~DUPLICATE_q\ <= NOT \asp_pd|peak_type[0]~DUPLICATE_q\;
\asp_pd|ALT_INV_correlation_max[0]~DUPLICATE_q\ <= NOT \asp_pd|correlation_max[0]~DUPLICATE_q\;
\asp_pd|ALT_INV_correlation_min[20]~DUPLICATE_q\ <= NOT \asp_pd|correlation_min[20]~DUPLICATE_q\;
\tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\ <= NOT \tdma_min|slots|count[1]~DUPLICATE_q\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data[0]~DUPLICATE_q\ <= NOT \tdma_min|interfaces:1:interface|recv.data[0]~DUPLICATE_q\;
\asp_pd|ALT_INV_counter[8]~DUPLICATE_q\ <= NOT \asp_pd|counter[8]~DUPLICATE_q\;
\asp_pd|ALT_INV_counter[11]~DUPLICATE_q\ <= NOT \asp_pd|counter[11]~DUPLICATE_q\;
\asp_pd|ALT_INV_counter[6]~DUPLICATE_q\ <= NOT \asp_pd|counter[6]~DUPLICATE_q\;
\asp_pd|ALT_INV_counter[5]~DUPLICATE_q\ <= NOT \asp_pd|counter[5]~DUPLICATE_q\;
\asp_pd|ALT_INV_counter[3]~DUPLICATE_q\ <= NOT \asp_pd|counter[3]~DUPLICATE_q\;
\asp_pd|ALT_INV_counter[12]~DUPLICATE_q\ <= NOT \asp_pd|counter[12]~DUPLICATE_q\;
\asp_pd|ALT_INV_counter[16]~DUPLICATE_q\ <= NOT \asp_pd|counter[16]~DUPLICATE_q\;
\asp_pd|ALT_INV_counter[17]~DUPLICATE_q\ <= NOT \asp_pd|counter[17]~DUPLICATE_q\;
\recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[13]~DUPLICATE_q\ <= NOT \recop|impl_datapath|impl_pc|pc_out_signal[13]~DUPLICATE_q\;
\asp_cor|ALT_INV_correlation[18]~DUPLICATE_q\ <= NOT \asp_cor|correlation[18]~DUPLICATE_q\;
\asp_cor|ALT_INV_correlation[38]~DUPLICATE_q\ <= NOT \asp_cor|correlation[38]~DUPLICATE_q\;
\asp_cor|ALT_INV_correlation[8]~DUPLICATE_q\ <= NOT \asp_cor|correlation[8]~DUPLICATE_q\;
\asp_cor|ALT_INV_correlation[30]~DUPLICATE_q\ <= NOT \asp_cor|correlation[30]~DUPLICATE_q\;
\asp_cor|ALT_INV_correlation[27]~DUPLICATE_q\ <= NOT \asp_cor|correlation[27]~DUPLICATE_q\;
\asp_cor|ALT_INV_correlation[7]~DUPLICATE_q\ <= NOT \asp_cor|correlation[7]~DUPLICATE_q\;
\asp_cor|ALT_INV_correlation[24]~DUPLICATE_q\ <= NOT \asp_cor|correlation[24]~DUPLICATE_q\;
\asp_cor|ALT_INV_correlation[25]~DUPLICATE_q\ <= NOT \asp_cor|correlation[25]~DUPLICATE_q\;
\asp_cor|ALT_INV_correlation[5]~DUPLICATE_q\ <= NOT \asp_cor|correlation[5]~DUPLICATE_q\;
\asp_cor|ALT_INV_correlation[12]~DUPLICATE_q\ <= NOT \asp_cor|correlation[12]~DUPLICATE_q\;
\asp_cor|ALT_INV_correlation[14]~DUPLICATE_q\ <= NOT \asp_cor|correlation[14]~DUPLICATE_q\;
\asp_cor|ALT_INV_correlation[34]~DUPLICATE_q\ <= NOT \asp_cor|correlation[34]~DUPLICATE_q\;
\asp_cor|ALT_INV_correlation[19]~DUPLICATE_q\ <= NOT \asp_cor|correlation[19]~DUPLICATE_q\;
\asp_cor|ALT_INV_correlation[21]~DUPLICATE_q\ <= NOT \asp_cor|correlation[21]~DUPLICATE_q\;
\asp_cor|ALT_INV_correlation[36]~DUPLICATE_q\ <= NOT \asp_cor|correlation[36]~DUPLICATE_q\;
\asp_cor|ALT_INV_counter[0]~DUPLICATE_q\ <= NOT \asp_cor|counter[0]~DUPLICATE_q\;
\recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[7]~DUPLICATE_q\ <= NOT \recop|impl_datapath|impl_pc|pc_out_signal[7]~DUPLICATE_q\;
\recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[6]~DUPLICATE_q\ <= NOT \recop|impl_datapath|impl_pc|pc_out_signal[6]~DUPLICATE_q\;
\recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[4]~DUPLICATE_q\ <= NOT \recop|impl_datapath|impl_pc|pc_out_signal[4]~DUPLICATE_q\;
\recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[2]~DUPLICATE_q\ <= NOT \recop|impl_datapath|impl_pc|pc_out_signal[2]~DUPLICATE_q\;
\recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[1]~DUPLICATE_q\ <= NOT \recop|impl_datapath|impl_pc|pc_out_signal[1]~DUPLICATE_q\;
\asp_pd|ALT_INV_counter[0]~DUPLICATE_q\ <= NOT \asp_pd|counter[0]~DUPLICATE_q\;
\ALT_INV_KEY[0]~inputCLKENA0_outclk\ <= NOT \KEY[0]~inputCLKENA0_outclk\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\ALT_INV_SW[3]~input_o\ <= NOT \SW[3]~input_o\;
\ALT_INV_SW[2]~input_o\ <= NOT \SW[2]~input_o\;
\ALT_INV_SW[1]~input_o\ <= NOT \SW[1]~input_o\;
\ALT_INV_SW[0]~input_o\ <= NOT \SW[0]~input_o\;
\recop|impl_datapath|impl_alu|ALT_INV_result\(15) <= NOT \recop|impl_datapath|impl_alu|result\(15);
\recop|impl_datapath|impl_alu|ALT_INV_result\(14) <= NOT \recop|impl_datapath|impl_alu|result\(14);
\recop|impl_datapath|impl_alu|ALT_INV_result\(13) <= NOT \recop|impl_datapath|impl_alu|result\(13);
\recop|impl_datapath|impl_alu|ALT_INV_result\(12) <= NOT \recop|impl_datapath|impl_alu|result\(12);
\recop|impl_datapath|impl_alu|ALT_INV_result\(11) <= NOT \recop|impl_datapath|impl_alu|result\(11);
\recop|impl_datapath|impl_alu|ALT_INV_result\(10) <= NOT \recop|impl_datapath|impl_alu|result\(10);
\recop|impl_datapath|impl_alu|ALT_INV_result\(9) <= NOT \recop|impl_datapath|impl_alu|result\(9);
\recop|impl_datapath|impl_alu|ALT_INV_result\(8) <= NOT \recop|impl_datapath|impl_alu|result\(8);
\recop|impl_datapath|impl_alu|ALT_INV_result\(7) <= NOT \recop|impl_datapath|impl_alu|result\(7);
\recop|impl_datapath|impl_alu|ALT_INV_result\(6) <= NOT \recop|impl_datapath|impl_alu|result\(6);
\recop|impl_datapath|impl_alu|ALT_INV_result\(5) <= NOT \recop|impl_datapath|impl_alu|result\(5);
\recop|impl_datapath|impl_alu|ALT_INV_result\(4) <= NOT \recop|impl_datapath|impl_alu|result\(4);
\recop|impl_datapath|impl_alu|ALT_INV_result\(0) <= NOT \recop|impl_datapath|impl_alu|result\(0);
\recop|impl_datapath|impl_alu|ALT_INV_result\(1) <= NOT \recop|impl_datapath|impl_alu|result\(1);
\recop|impl_datapath|impl_alu|ALT_INV_result\(2) <= NOT \recop|impl_datapath|impl_alu|result\(2);
\recop|impl_datapath|impl_alu|ALT_INV_result\(3) <= NOT \recop|impl_datapath|impl_alu|result\(3);
\recop|hex5_inst|ALT_INV_conv_out[1]~5_combout\ <= NOT \recop|hex5_inst|conv_out[1]~5_combout\;
\recop|impl_control_unit|ALT_INV_Selector1~1_combout\ <= NOT \recop|impl_control_unit|Selector1~1_combout\;
\asp_pd|ALT_INV_LessThan3~5_combout\ <= NOT \asp_pd|LessThan3~5_combout\;
\asp_pd|ALT_INV_LessThan2~13_combout\ <= NOT \asp_pd|LessThan2~13_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[24]~39_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~39_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[25]~38_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~38_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[26]~37_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~37_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[27]~36_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~36_combout\;
\asp_pd|ALT_INV_LessThan4~24_combout\ <= NOT \asp_pd|LessThan4~24_combout\;
\asp_pd|ALT_INV_LessThan4~23_combout\ <= NOT \asp_pd|LessThan4~23_combout\;
\asp_pd|ALT_INV_correlation_min[0]~2_combout\ <= NOT \asp_pd|correlation_min[0]~2_combout\;
\asp_pd|ALT_INV_correlation_min[0]~1_combout\ <= NOT \asp_pd|correlation_min[0]~1_combout\;
\asp_pd|ALT_INV_LessThan3~4_combout\ <= NOT \asp_pd|LessThan3~4_combout\;
\asp_pd|ALT_INV_LessThan2~12_combout\ <= NOT \asp_pd|LessThan2~12_combout\;
\asp_pd|ALT_INV_LessThan2~11_combout\ <= NOT \asp_pd|LessThan2~11_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_Equal0~3_combout\ <= NOT \tdma_min|interfaces:3:interface|Equal0~3_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_Equal0~3_combout\ <= NOT \tdma_min|interfaces:0:interface|Equal0~3_combout\;
\tdma_min|interfaces:4:interface|ALT_INV_Equal0~3_combout\ <= NOT \tdma_min|interfaces:4:interface|Equal0~3_combout\;
\tdma_min|interfaces:5:interface|ALT_INV_Equal0~3_combout\ <= NOT \tdma_min|interfaces:5:interface|Equal0~3_combout\;
\asp_cor|ALT_INV_correlation_pair_product\(15) <= NOT \asp_cor|correlation_pair_product\(15);
\asp_cor|ALT_INV_correlation_pair_product\(28) <= NOT \asp_cor|correlation_pair_product\(28);
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[25]~18_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~18_combout\;
\asp_cor|ALT_INV_correlation_pair_product\(8) <= NOT \asp_cor|correlation_pair_product\(8);
\asp_cor|ALT_INV_correlation_pair_product\(10) <= NOT \asp_cor|correlation_pair_product\(10);
\asp_cor|ALT_INV_correlation_pair_product\(30) <= NOT \asp_cor|correlation_pair_product\(30);
\asp_cor|ALT_INV_correlation_pair_product\(11) <= NOT \asp_cor|correlation_pair_product\(11);
\asp_cor|ALT_INV_correlation_pair_product\(31) <= NOT \asp_cor|correlation_pair_product\(31);
\asp_cor|ALT_INV_correlation_pair_product\(29) <= NOT \asp_cor|correlation_pair_product\(29);
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[26]~16_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~16_combout\;
\asp_cor|ALT_INV_correlation_pair_product\(9) <= NOT \asp_cor|correlation_pair_product\(9);
\asp_cor|ALT_INV_correlation_pair_product\(26) <= NOT \asp_cor|correlation_pair_product\(26);
\asp_cor|ALT_INV_correlation_pair_product\(6) <= NOT \asp_cor|correlation_pair_product\(6);
\asp_cor|ALT_INV_correlation_pair_product\(27) <= NOT \asp_cor|correlation_pair_product\(27);
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[24]~13_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~13_combout\;
\asp_cor|ALT_INV_correlation_pair_product\(7) <= NOT \asp_cor|correlation_pair_product\(7);
\asp_cor|ALT_INV_correlation_pair_product\(24) <= NOT \asp_cor|correlation_pair_product\(24);
\asp_cor|ALT_INV_correlation_pair_product\(4) <= NOT \asp_cor|correlation_pair_product\(4);
\asp_cor|ALT_INV_correlation_pair_product\(25) <= NOT \asp_cor|correlation_pair_product\(25);
\asp_cor|ALT_INV_correlation_pair_product\(5) <= NOT \asp_cor|correlation_pair_product\(5);
\asp_cor|ALT_INV_correlation_pair_product\(22) <= NOT \asp_cor|correlation_pair_product\(22);
\asp_cor|ALT_INV_correlation_pair_product\(2) <= NOT \asp_cor|correlation_pair_product\(2);
\asp_cor|ALT_INV_correlation_pair_product\(23) <= NOT \asp_cor|correlation_pair_product\(23);
\asp_cor|ALT_INV_correlation_pair_product\(3) <= NOT \asp_cor|correlation_pair_product\(3);
\asp_cor|ALT_INV_correlation_pair_product\(12) <= NOT \asp_cor|correlation_pair_product\(12);
\asp_cor|ALT_INV_correlation_pair_product\(13) <= NOT \asp_cor|correlation_pair_product\(13);
\asp_cor|ALT_INV_correlation_pair_product\(14) <= NOT \asp_cor|correlation_pair_product\(14);
\asp_cor|ALT_INV_correlation_pair_product\(21) <= NOT \asp_cor|correlation_pair_product\(21);
\asp_cor|ALT_INV_correlation_pair_product\(1) <= NOT \asp_cor|correlation_pair_product\(1);
\asp_cor|ALT_INV_correlation_pair_product\(16) <= NOT \asp_cor|correlation_pair_product\(16);
\asp_cor|ALT_INV_correlation_pair_product\(17) <= NOT \asp_cor|correlation_pair_product\(17);
\asp_cor|ALT_INV_correlation_pair_product\(18) <= NOT \asp_cor|correlation_pair_product\(18);
\asp_cor|ALT_INV_avg_data~15_combout\ <= NOT \asp_cor|avg_data~15_combout\;
\asp_cor|ALT_INV_avg_data\(15) <= NOT \asp_cor|avg_data\(15);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(15) <= NOT \tdma_min|interfaces:2:interface|recv.data\(15);
\asp_cor|ALT_INV_avg_data~14_combout\ <= NOT \asp_cor|avg_data~14_combout\;
\asp_cor|ALT_INV_avg_data\(14) <= NOT \asp_cor|avg_data\(14);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(14) <= NOT \tdma_min|interfaces:2:interface|recv.data\(14);
\asp_cor|ALT_INV_avg_data~13_combout\ <= NOT \asp_cor|avg_data~13_combout\;
\asp_cor|ALT_INV_avg_data\(13) <= NOT \asp_cor|avg_data\(13);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(13) <= NOT \tdma_min|interfaces:2:interface|recv.data\(13);
\asp_cor|ALT_INV_avg_data~12_combout\ <= NOT \asp_cor|avg_data~12_combout\;
\asp_cor|ALT_INV_avg_data\(12) <= NOT \asp_cor|avg_data\(12);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(12) <= NOT \tdma_min|interfaces:2:interface|recv.data\(12);
\asp_cor|ALT_INV_avg_data~11_combout\ <= NOT \asp_cor|avg_data~11_combout\;
\asp_cor|ALT_INV_avg_data\(11) <= NOT \asp_cor|avg_data\(11);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(11) <= NOT \tdma_min|interfaces:2:interface|recv.data\(11);
\asp_cor|ALT_INV_avg_data~10_combout\ <= NOT \asp_cor|avg_data~10_combout\;
\asp_cor|ALT_INV_avg_data\(10) <= NOT \asp_cor|avg_data\(10);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(10) <= NOT \tdma_min|interfaces:2:interface|recv.data\(10);
\asp_cor|ALT_INV_avg_data~9_combout\ <= NOT \asp_cor|avg_data~9_combout\;
\asp_cor|ALT_INV_avg_data\(9) <= NOT \asp_cor|avg_data\(9);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(9) <= NOT \tdma_min|interfaces:2:interface|recv.data\(9);
\asp_cor|ALT_INV_avg_data~8_combout\ <= NOT \asp_cor|avg_data~8_combout\;
\asp_cor|ALT_INV_avg_data\(8) <= NOT \asp_cor|avg_data\(8);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(8) <= NOT \tdma_min|interfaces:2:interface|recv.data\(8);
\asp_cor|ALT_INV_avg_data~7_combout\ <= NOT \asp_cor|avg_data~7_combout\;
\asp_cor|ALT_INV_avg_data\(7) <= NOT \asp_cor|avg_data\(7);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(7) <= NOT \tdma_min|interfaces:2:interface|recv.data\(7);
\asp_cor|ALT_INV_avg_data~6_combout\ <= NOT \asp_cor|avg_data~6_combout\;
\asp_cor|ALT_INV_avg_data\(6) <= NOT \asp_cor|avg_data\(6);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(6) <= NOT \tdma_min|interfaces:2:interface|recv.data\(6);
\asp_cor|ALT_INV_avg_data~5_combout\ <= NOT \asp_cor|avg_data~5_combout\;
\asp_cor|ALT_INV_avg_data\(5) <= NOT \asp_cor|avg_data\(5);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(5) <= NOT \tdma_min|interfaces:2:interface|recv.data\(5);
\asp_cor|ALT_INV_avg_data~4_combout\ <= NOT \asp_cor|avg_data~4_combout\;
\asp_cor|ALT_INV_avg_data\(4) <= NOT \asp_cor|avg_data\(4);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(4) <= NOT \tdma_min|interfaces:2:interface|recv.data\(4);
\asp_cor|ALT_INV_avg_data~3_combout\ <= NOT \asp_cor|avg_data~3_combout\;
\asp_cor|ALT_INV_avg_data\(3) <= NOT \asp_cor|avg_data\(3);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(3) <= NOT \tdma_min|interfaces:2:interface|recv.data\(3);
\asp_cor|ALT_INV_avg_data~2_combout\ <= NOT \asp_cor|avg_data~2_combout\;
\asp_cor|ALT_INV_avg_data\(2) <= NOT \asp_cor|avg_data\(2);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(2) <= NOT \tdma_min|interfaces:2:interface|recv.data\(2);
\asp_cor|ALT_INV_avg_data~1_combout\ <= NOT \asp_cor|avg_data~1_combout\;
\asp_cor|ALT_INV_avg_data\(1) <= NOT \asp_cor|avg_data\(1);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(1) <= NOT \tdma_min|interfaces:2:interface|recv.data\(1);
\asp_cor|ALT_INV_avg_data~0_combout\ <= NOT \asp_cor|avg_data~0_combout\;
\asp_cor|ALT_INV_avg_data\(0) <= NOT \asp_cor|avg_data\(0);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(0) <= NOT \tdma_min|interfaces:2:interface|recv.data\(0);
\recop|impl_datapath|impl_alu|ALT_INV_Mux31~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux31~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux0~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux0~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_operand_2[15]~15_combout\ <= NOT \recop|impl_datapath|impl_alu|operand_2[15]~15_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux32~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux32~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux32~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux32~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux32~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux32~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux32~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux32~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux32~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux32~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux30~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux30~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux1~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux1~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_operand_2[14]~14_combout\ <= NOT \recop|impl_datapath|impl_alu|operand_2[14]~14_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux29~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux29~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux2~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux2~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_operand_2[13]~13_combout\ <= NOT \recop|impl_datapath|impl_alu|operand_2[13]~13_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux28~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux28~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux3~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux3~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_operand_2[12]~12_combout\ <= NOT \recop|impl_datapath|impl_alu|operand_2[12]~12_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux35~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux35~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux35~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux35~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux35~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux35~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux35~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux35~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux35~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux35~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux34~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux34~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux34~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux34~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux34~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux34~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux34~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux34~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux34~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux34~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux33~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux33~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux33~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux33~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux33~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux33~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux33~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux33~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux33~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux33~0_combout\;
\asp_cor|ALT_INV_newest_avg_data_addr\(8) <= NOT \asp_cor|newest_avg_data_addr\(8);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(25) <= NOT \tdma_min|interfaces:2:interface|recv.data\(25);
\asp_cor|ALT_INV_current_corr_origin\(8) <= NOT \asp_cor|current_corr_origin\(8);
\asp_cor|ALT_INV_newest_avg_data_addr\(9) <= NOT \asp_cor|newest_avg_data_addr\(9);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(26) <= NOT \tdma_min|interfaces:2:interface|recv.data\(26);
\asp_cor|ALT_INV_current_corr_origin\(9) <= NOT \asp_cor|current_corr_origin\(9);
\asp_cor|ALT_INV_newest_avg_data_addr\(6) <= NOT \asp_cor|newest_avg_data_addr\(6);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(23) <= NOT \tdma_min|interfaces:2:interface|recv.data\(23);
\asp_cor|ALT_INV_current_corr_origin\(6) <= NOT \asp_cor|current_corr_origin\(6);
\asp_cor|ALT_INV_newest_avg_data_addr\(7) <= NOT \asp_cor|newest_avg_data_addr\(7);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(24) <= NOT \tdma_min|interfaces:2:interface|recv.data\(24);
\asp_cor|ALT_INV_current_corr_origin\(7) <= NOT \asp_cor|current_corr_origin\(7);
\asp_cor|ALT_INV_newest_avg_data_addr\(4) <= NOT \asp_cor|newest_avg_data_addr\(4);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(21) <= NOT \tdma_min|interfaces:2:interface|recv.data\(21);
\asp_cor|ALT_INV_current_corr_origin\(4) <= NOT \asp_cor|current_corr_origin\(4);
\asp_cor|ALT_INV_newest_avg_data_addr\(5) <= NOT \asp_cor|newest_avg_data_addr\(5);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(22) <= NOT \tdma_min|interfaces:2:interface|recv.data\(22);
\asp_cor|ALT_INV_current_corr_origin\(5) <= NOT \asp_cor|current_corr_origin\(5);
\asp_cor|ALT_INV_newest_avg_data_addr\(2) <= NOT \asp_cor|newest_avg_data_addr\(2);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(19) <= NOT \tdma_min|interfaces:2:interface|recv.data\(19);
\asp_cor|ALT_INV_current_corr_origin\(2) <= NOT \asp_cor|current_corr_origin\(2);
\asp_cor|ALT_INV_newest_avg_data_addr\(3) <= NOT \asp_cor|newest_avg_data_addr\(3);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(20) <= NOT \tdma_min|interfaces:2:interface|recv.data\(20);
\asp_cor|ALT_INV_current_corr_origin\(3) <= NOT \asp_cor|current_corr_origin\(3);
\asp_cor|ALT_INV_newest_avg_data_addr\(1) <= NOT \asp_cor|newest_avg_data_addr\(1);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(18) <= NOT \tdma_min|interfaces:2:interface|recv.data\(18);
\asp_cor|ALT_INV_current_corr_origin\(1) <= NOT \asp_cor|current_corr_origin\(1);
\asp_pd|ALT_INV_LessThan2~10_combout\ <= NOT \asp_pd|LessThan2~10_combout\;
\asp_pd|ALT_INV_LessThan2~9_combout\ <= NOT \asp_pd|LessThan2~9_combout\;
\asp_cor|ALT_INV_correlation_pair_product\(19) <= NOT \asp_cor|correlation_pair_product\(19);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~3_combout\ <= NOT \tdma_min|interfaces:2:interface|recv.data[25]~3_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~2_combout\ <= NOT \tdma_min|interfaces:2:interface|recv.data[25]~2_combout\;
\tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[27]~5_combout\ <= NOT \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~5_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~1_combout\ <= NOT \tdma_min|interfaces:2:interface|recv.data[25]~1_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~0_combout\ <= NOT \tdma_min|interfaces:2:interface|recv.data[25]~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_z_flag~3_combout\ <= NOT \recop|impl_datapath|impl_alu|z_flag~3_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_z_flag~2_combout\ <= NOT \recop|impl_datapath|impl_alu|z_flag~2_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_z_flag~1_combout\ <= NOT \recop|impl_datapath|impl_alu|z_flag~1_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_z_flag~0_combout\ <= NOT \recop|impl_datapath|impl_alu|z_flag~0_combout\;
\recop|impl_control_unit|ALT_INV_alu_clr_z_flag_signal~q\ <= NOT \recop|impl_control_unit|alu_clr_z_flag_signal~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux0~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux0~0_combout\;
\recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(15) <= NOT \recop|impl_datapath|impl_ir|operand_signal\(15);
\recop|impl_datapath|impl_rf|ALT_INV_Mux1~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux1~0_combout\;
\recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(14) <= NOT \recop|impl_datapath|impl_ir|operand_signal\(14);
\recop|impl_datapath|impl_rf|ALT_INV_Mux2~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux2~0_combout\;
\recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(13) <= NOT \recop|impl_datapath|impl_ir|operand_signal\(13);
\recop|impl_datapath|impl_rf|ALT_INV_Mux3~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux3~0_combout\;
\recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(12) <= NOT \recop|impl_datapath|impl_ir|operand_signal\(12);
\recop|impl_control_unit|ALT_INV_ir_fetch_start_signal~q\ <= NOT \recop|impl_control_unit|ir_fetch_start_signal~q\;
\recop|impl_control_unit|ALT_INV_next_state.T0~q\ <= NOT \recop|impl_control_unit|next_state.T0~q\;
\recop|impl_datapath|ALT_INV_Selector34~0_combout\ <= NOT \recop|impl_datapath|Selector34~0_combout\;
\asp_cor|ALT_INV_Selector1~0_combout\ <= NOT \asp_cor|Selector1~0_combout\;
\asp_cor|ALT_INV_avg_data_mem_addr\(8) <= NOT \asp_cor|avg_data_mem_addr\(8);
\asp_cor|ALT_INV_Selector0~0_combout\ <= NOT \asp_cor|Selector0~0_combout\;
\asp_cor|ALT_INV_avg_data_mem_addr\(9) <= NOT \asp_cor|avg_data_mem_addr\(9);
\asp_cor|ALT_INV_Selector3~0_combout\ <= NOT \asp_cor|Selector3~0_combout\;
\asp_cor|ALT_INV_avg_data_mem_addr\(6) <= NOT \asp_cor|avg_data_mem_addr\(6);
\asp_cor|ALT_INV_Selector2~0_combout\ <= NOT \asp_cor|Selector2~0_combout\;
\asp_cor|ALT_INV_avg_data_mem_addr\(7) <= NOT \asp_cor|avg_data_mem_addr\(7);
\asp_cor|ALT_INV_Selector5~0_combout\ <= NOT \asp_cor|Selector5~0_combout\;
\asp_cor|ALT_INV_avg_data_mem_addr\(4) <= NOT \asp_cor|avg_data_mem_addr\(4);
\asp_cor|ALT_INV_Selector4~0_combout\ <= NOT \asp_cor|Selector4~0_combout\;
\asp_cor|ALT_INV_avg_data_mem_addr\(5) <= NOT \asp_cor|avg_data_mem_addr\(5);
\asp_cor|ALT_INV_Selector7~0_combout\ <= NOT \asp_cor|Selector7~0_combout\;
\asp_cor|ALT_INV_avg_data_mem_addr\(2) <= NOT \asp_cor|avg_data_mem_addr\(2);
\asp_cor|ALT_INV_Selector6~0_combout\ <= NOT \asp_cor|Selector6~0_combout\;
\asp_cor|ALT_INV_avg_data_mem_addr\(3) <= NOT \asp_cor|avg_data_mem_addr\(3);
\asp_cor|ALT_INV_Selector8~0_combout\ <= NOT \asp_cor|Selector8~0_combout\;
\asp_cor|ALT_INV_avg_data_mem_addr\(1) <= NOT \asp_cor|avg_data_mem_addr\(1);
\asp_pd|ALT_INV_correlation_min\(1) <= NOT \asp_pd|correlation_min\(1);
\asp_pd|ALT_INV_peak_detected~q\ <= NOT \asp_pd|peak_detected~q\;
\asp_cor|ALT_INV_correlation_pair_product\(20) <= NOT \asp_cor|correlation_pair_product\(20);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(16) <= NOT \tdma_min|interfaces:2:interface|recv.data\(16);
\asp_cor|ALT_INV_Selector115~0_combout\ <= NOT \asp_cor|Selector115~0_combout\;
\asp_cor|ALT_INV_correlation_pair_product\(0) <= NOT \asp_cor|correlation_pair_product\(0);
\recop|impl_datapath|impl_alu|ALT_INV_Mux27~2_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux27~2_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux4~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux4~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_operand_2[11]~11_combout\ <= NOT \recop|impl_datapath|impl_alu|operand_2[11]~11_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux26~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux26~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux5~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux5~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_operand_2[10]~10_combout\ <= NOT \recop|impl_datapath|impl_alu|operand_2[10]~10_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux25~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux25~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux6~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux6~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_operand_2[9]~9_combout\ <= NOT \recop|impl_datapath|impl_alu|operand_2[9]~9_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux24~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux24~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux7~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux7~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_operand_2[8]~8_combout\ <= NOT \recop|impl_datapath|impl_alu|operand_2[8]~8_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux23~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux23~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux8~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux8~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_operand_2[7]~7_combout\ <= NOT \recop|impl_datapath|impl_alu|operand_2[7]~7_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux22~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux22~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux9~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux9~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_operand_2[6]~6_combout\ <= NOT \recop|impl_datapath|impl_alu|operand_2[6]~6_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux21~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux21~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux10~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux10~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_operand_2[5]~5_combout\ <= NOT \recop|impl_datapath|impl_alu|operand_2[5]~5_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux20~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux20~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_Mux11~0_combout\ <= NOT \recop|impl_datapath|impl_alu|Mux11~0_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_operand_2[4]~4_combout\ <= NOT \recop|impl_datapath|impl_alu|operand_2[4]~4_combout\;
\recop|impl_datapath|impl_pc|ALT_INV_prev_write_flag~0_combout\ <= NOT \recop|impl_datapath|impl_pc|prev_write_flag~0_combout\;
\recop|impl_control_unit|ALT_INV_Selector8~0_combout\ <= NOT \recop|impl_control_unit|Selector8~0_combout\;
\recop|impl_control_unit|ALT_INV_pc_mode_signal[1]~7_combout\ <= NOT \recop|impl_control_unit|pc_mode_signal[1]~7_combout\;
\recop|impl_control_unit|ALT_INV_pc_mode_signal[1]~5_combout\ <= NOT \recop|impl_control_unit|pc_mode_signal[1]~5_combout\;
\recop|impl_control_unit|ALT_INV_pc_mode_signal[1]~4_combout\ <= NOT \recop|impl_control_unit|pc_mode_signal[1]~4_combout\;
\recop|impl_control_unit|ALT_INV_pc_mode_signal[1]~3_combout\ <= NOT \recop|impl_control_unit|pc_mode_signal[1]~3_combout\;
\recop|impl_datapath|impl_alu|ALT_INV_z_flag~q\ <= NOT \recop|impl_datapath|impl_alu|z_flag~q\;
\recop|impl_control_unit|ALT_INV_pc_mode_signal[1]~2_combout\ <= NOT \recop|impl_control_unit|pc_mode_signal[1]~2_combout\;
\recop|impl_control_unit|ALT_INV_pc_mode_signal[1]~1_combout\ <= NOT \recop|impl_control_unit|pc_mode_signal[1]~1_combout\;
\recop|impl_control_unit|ALT_INV_pc_mode_signal[1]~0_combout\ <= NOT \recop|impl_control_unit|pc_mode_signal[1]~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux48~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux48~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux48~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux48~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[15][15]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[15][15]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[11][15]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[11][15]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[7][15]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[7][15]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[3][15]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[3][15]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux48~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux48~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[14][15]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[14][15]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[10][15]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[10][15]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[6][15]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[6][15]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[2][15]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[2][15]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux48~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux48~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[13][15]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[13][15]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[9][15]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[9][15]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[5][15]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[5][15]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[1][15]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[1][15]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux48~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux48~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[12][15]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[12][15]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[8][15]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[8][15]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[4][15]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[4][15]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[0][15]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[0][15]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux49~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux49~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux49~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux49~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[15][14]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[15][14]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[14][14]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[14][14]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[13][14]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[13][14]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[12][14]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[12][14]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux49~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux49~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[11][14]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[11][14]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[10][14]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[10][14]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[9][14]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[9][14]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[8][14]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[8][14]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux49~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux49~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[7][14]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[7][14]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[6][14]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[6][14]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[5][14]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[5][14]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[4][14]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[4][14]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux49~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux49~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[3][14]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[3][14]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[2][14]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[2][14]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[1][14]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[1][14]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[0][14]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[0][14]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux50~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux50~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux50~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux50~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[15][13]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[15][13]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[11][13]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[11][13]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[7][13]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[7][13]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[3][13]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[3][13]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux50~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux50~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[14][13]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[14][13]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[10][13]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[10][13]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[6][13]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[6][13]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[2][13]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[2][13]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux50~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux50~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[13][13]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[13][13]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[9][13]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[9][13]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[5][13]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[5][13]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[1][13]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[1][13]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux50~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux50~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[12][13]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[12][13]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[8][13]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[8][13]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[4][13]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[4][13]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[0][13]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[0][13]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux51~4_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux51~4_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux51~3_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux51~3_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[15][12]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[15][12]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[14][12]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[14][12]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[13][12]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[13][12]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[12][12]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[12][12]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux51~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux51~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[11][12]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[11][12]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[10][12]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[10][12]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[9][12]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[9][12]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[8][12]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[8][12]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux51~1_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux51~1_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[7][12]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[7][12]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[6][12]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[6][12]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[5][12]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[5][12]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[4][12]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[4][12]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux51~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux51~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[3][12]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[3][12]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[2][12]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[2][12]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[1][12]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[1][12]~q\;
\recop|impl_datapath|impl_rf|ALT_INV_regs[0][12]~q\ <= NOT \recop|impl_datapath|impl_rf|regs[0][12]~q\;
\recop|impl_control_unit|ALT_INV_Selector9~0_combout\ <= NOT \recop|impl_control_unit|Selector9~0_combout\;
\recop|impl_control_unit|ALT_INV_Equal1~0_combout\ <= NOT \recop|impl_control_unit|Equal1~0_combout\;
\recop|impl_datapath|ALT_INV_next_fetch_state.FETCH_2~q\ <= NOT \recop|impl_datapath|next_fetch_state.FETCH_2~q\;
\recop|impl_datapath|ALT_INV_next_fetch_state.FETCH_1~q\ <= NOT \recop|impl_datapath|next_fetch_state.FETCH_1~q\;
\recop|impl_datapath|ALT_INV_next_fetch_state.IDLE~q\ <= NOT \recop|impl_datapath|next_fetch_state.IDLE~q\;
\recop|impl_datapath|ALT_INV_next_fetch_state.FETCH_3~q\ <= NOT \recop|impl_datapath|next_fetch_state.FETCH_3~q\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~1_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~0_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~2_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~1_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~0_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~2_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~2_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~1_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~0_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~1_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~0_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\;
\recop|impl_control_unit|ALT_INV_state.T0~q\ <= NOT \recop|impl_control_unit|state.T0~q\;
\recop|impl_datapath|ALT_INV_inst_fetched_signal~q\ <= NOT \recop|impl_datapath|inst_fetched_signal~q\;
\asp_pd|ALT_INV_correlation_min\(2) <= NOT \asp_pd|correlation_min\(2);
\asp_cor|ALT_INV_newest_avg_data_addr\(0) <= NOT \asp_cor|newest_avg_data_addr\(0);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(17) <= NOT \tdma_min|interfaces:2:interface|recv.data\(17);
\asp_cor|ALT_INV_Equal0~0_combout\ <= NOT \asp_cor|Equal0~0_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(29) <= NOT \tdma_min|interfaces:2:interface|recv.data\(29);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(28) <= NOT \tdma_min|interfaces:2:interface|recv.data\(28);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(30) <= NOT \tdma_min|interfaces:2:interface|recv.data\(30);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(31) <= NOT \tdma_min|interfaces:2:interface|recv.data\(31);
\asp_cor|ALT_INV_current_corr_origin\(0) <= NOT \asp_cor|current_corr_origin\(0);
\asp_cor|ALT_INV_Selector114~0_combout\ <= NOT \asp_cor|Selector114~0_combout\;
\asp_cor|ALT_INV_calculate~q\ <= NOT \asp_cor|calculate~q\;
\asp_cor|ALT_INV_state.S1~q\ <= NOT \asp_cor|state.S1~q\;
\asp_cor|ALT_INV_correlation_second_half~1_combout\ <= NOT \asp_cor|correlation_second_half~1_combout\;
\asp_cor|ALT_INV_LessThan0~2_combout\ <= NOT \asp_cor|LessThan0~2_combout\;
\asp_cor|ALT_INV_LessThan0~1_combout\ <= NOT \asp_cor|LessThan0~1_combout\;
\asp_cor|ALT_INV_window_size\(2) <= NOT \asp_cor|window_size\(2);
\asp_cor|ALT_INV_LessThan0~0_combout\ <= NOT \asp_cor|LessThan0~0_combout\;
\asp_cor|ALT_INV_state.S3~q\ <= NOT \asp_cor|state.S3~q\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\ <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\;
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\ <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\;
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~2_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux4~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux4~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux5~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux5~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux6~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux6~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux7~2_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux7~2_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux8~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux8~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux9~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux9~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux10~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux10~0_combout\;
\recop|impl_datapath|impl_rf|ALT_INV_Mux11~0_combout\ <= NOT \recop|impl_datapath|impl_rf|Mux11~0_combout\;
\recop|impl_control_unit|ALT_INV_dm_sel_addr_signal[1]~1_combout\ <= NOT \recop|impl_control_unit|dm_sel_addr_signal[1]~1_combout\;
\recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[3]~0_combout\ <= NOT \recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\;
\recop|impl_control_unit|ALT_INV_pc_write_flag_signal~q\ <= NOT \recop|impl_control_unit|pc_write_flag_signal~q\;
\recop|impl_datapath|impl_pc|ALT_INV_prev_write_flag~q\ <= NOT \recop|impl_datapath|impl_pc|prev_write_flag~q\;
\recop|impl_control_unit|ALT_INV_pc_mode_signal\(1) <= NOT \recop|impl_control_unit|pc_mode_signal\(1);
\recop|impl_control_unit|ALT_INV_pc_mode_signal\(0) <= NOT \recop|impl_control_unit|pc_mode_signal\(0);
\recop|impl_control_unit|ALT_INV_dm_sel_in_signal[0]~4_combout\ <= NOT \recop|impl_control_unit|dm_sel_in_signal[0]~4_combout\;
\recop|impl_control_unit|ALT_INV_dm_sel_in_signal[1]~2_combout\ <= NOT \recop|impl_control_unit|dm_sel_in_signal[1]~2_combout\;
\recop|impl_control_unit|ALT_INV_Mux11~0_combout\ <= NOT \recop|impl_control_unit|Mux11~0_combout\;
\recop|impl_control_unit|ALT_INV_Selector0~2_combout\ <= NOT \recop|impl_control_unit|Selector0~2_combout\;
\recop|impl_control_unit|ALT_INV_Selector0~1_combout\ <= NOT \recop|impl_control_unit|Selector0~1_combout\;
\recop|impl_control_unit|ALT_INV_Selector0~0_combout\ <= NOT \recop|impl_control_unit|Selector0~0_combout\;
\recop|impl_control_unit|ALT_INV_dm_sel_in_signal[1]~1_combout\ <= NOT \recop|impl_control_unit|dm_sel_in_signal[1]~1_combout\;
\recop|impl_datapath|ALT_INV_fetch_state.FETCH_2~q\ <= NOT \recop|impl_datapath|fetch_state.FETCH_2~q\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~2_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~1_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~0_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~2_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~1_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~0_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\;
\recop|impl_datapath|ALT_INV_fetch_state.FETCH_1~q\ <= NOT \recop|impl_datapath|fetch_state.FETCH_1~q\;
\recop|impl_datapath|ALT_INV_fetch_state.IDLE~q\ <= NOT \recop|impl_datapath|fetch_state.IDLE~q\;
\recop|impl_datapath|ALT_INV_fetch_state.FETCH_3~q\ <= NOT \recop|impl_datapath|fetch_state.FETCH_3~q\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\ <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\;
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0);
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2) <= NOT \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(2);
\recop|impl_control_unit|ALT_INV_Mux2~0_combout\ <= NOT \recop|impl_control_unit|Mux2~0_combout\;
\recop|impl_control_unit|ALT_INV_Selector2~0_combout\ <= NOT \recop|impl_control_unit|Selector2~0_combout\;
\recop|impl_control_unit|ALT_INV_dm_sel_in_signal[1]~0_combout\ <= NOT \recop|impl_control_unit|dm_sel_in_signal[1]~0_combout\;
\recop|impl_control_unit|ALT_INV_Mux7~0_combout\ <= NOT \recop|impl_control_unit|Mux7~0_combout\;
\recop|impl_control_unit|ALT_INV_Mux0~1_combout\ <= NOT \recop|impl_control_unit|Mux0~1_combout\;
\recop|impl_datapath|ALT_INV_fetch_inst_1\(1) <= NOT \recop|impl_datapath|fetch_inst_1\(1);
\recop|impl_control_unit|ALT_INV_Mux8~0_combout\ <= NOT \recop|impl_control_unit|Mux8~0_combout\;
\recop|impl_control_unit|ALT_INV_Mux0~0_combout\ <= NOT \recop|impl_control_unit|Mux0~0_combout\;
\recop|impl_control_unit|ALT_INV_alu_sel_op2_signal~0_combout\ <= NOT \recop|impl_control_unit|alu_sel_op2_signal~0_combout\;
\recop|impl_datapath|ALT_INV_fetch_inst_1\(8) <= NOT \recop|impl_datapath|fetch_inst_1\(8);
\recop|impl_datapath|ALT_INV_fetch_inst_1\(13) <= NOT \recop|impl_datapath|fetch_inst_1\(13);
\recop|impl_control_unit|ALT_INV_next_state.T3~q\ <= NOT \recop|impl_control_unit|next_state.T3~q\;
\recop|impl_control_unit|ALT_INV_next_state.T2~q\ <= NOT \recop|impl_control_unit|next_state.T2~q\;
\recop|impl_control_unit|ALT_INV_next_state.T1~q\ <= NOT \recop|impl_control_unit|next_state.T1~q\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[21]~27_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[21]~27_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[21]~27_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[21]~27_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[21]~28_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[21]~28_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[21]~28_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[21]~28_combout\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[23]~26_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[23]~26_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[23]~26_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[23]~26_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[23]~27_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[23]~27_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[23]~27_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[23]~27_combout\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[22]~25_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[22]~25_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[22]~25_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[22]~25_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[22]~26_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[22]~26_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[22]~26_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[22]~26_combout\;
\asp_pd|ALT_INV_correlation_min\(26) <= NOT \asp_pd|correlation_min\(26);
\asp_pd|ALT_INV_correlation_min\(25) <= NOT \asp_pd|correlation_min\(25);
\asp_pd|ALT_INV_correlation_min\(22) <= NOT \asp_pd|correlation_min\(22);
\asp_pd|ALT_INV_correlation_min\(21) <= NOT \asp_pd|correlation_min\(21);
\asp_pd|ALT_INV_correlation_min\(37) <= NOT \asp_pd|correlation_min\(37);
\asp_pd|ALT_INV_correlation_min\(36) <= NOT \asp_pd|correlation_min\(36);
\asp_pd|ALT_INV_correlation_min\(32) <= NOT \asp_pd|correlation_min\(32);
\asp_pd|ALT_INV_correlation_min\(31) <= NOT \asp_pd|correlation_min\(31);
\asp_pd|ALT_INV_correlation_min\(16) <= NOT \asp_pd|correlation_min\(16);
\asp_pd|ALT_INV_correlation_min\(15) <= NOT \asp_pd|correlation_min\(15);
\asp_pd|ALT_INV_correlation_min\(14) <= NOT \asp_pd|correlation_min\(14);
\asp_pd|ALT_INV_correlation_min\(13) <= NOT \asp_pd|correlation_min\(13);
\asp_pd|ALT_INV_correlation_min\(24) <= NOT \asp_pd|correlation_min\(24);
\asp_pd|ALT_INV_correlation_min\(19) <= NOT \asp_pd|correlation_min\(19);
\asp_pd|ALT_INV_correlation_min\(17) <= NOT \asp_pd|correlation_min\(17);
\asp_pd|ALT_INV_correlation_min\(35) <= NOT \asp_pd|correlation_min\(35);
\asp_pd|ALT_INV_correlation_min\(34) <= NOT \asp_pd|correlation_min\(34);
\asp_pd|ALT_INV_correlation_min\(30) <= NOT \asp_pd|correlation_min\(30);
\asp_pd|ALT_INV_correlation_min\(27) <= NOT \asp_pd|correlation_min\(27);
\asp_pd|ALT_INV_correlation_min\(6) <= NOT \asp_pd|correlation_min\(6);
\asp_pd|ALT_INV_correlation_min\(5) <= NOT \asp_pd|correlation_min\(5);
\asp_pd|ALT_INV_correlation_min\(4) <= NOT \asp_pd|correlation_min\(4);
\asp_pd|ALT_INV_correlation_min\(3) <= NOT \asp_pd|correlation_min\(3);
\asp_pd|ALT_INV_correlation_min\(9) <= NOT \asp_pd|correlation_min\(9);
\asp_pd|ALT_INV_correlation_min\(8) <= NOT \asp_pd|correlation_min\(8);
\asp_pd|ALT_INV_correlation_min\(7) <= NOT \asp_pd|correlation_min\(7);
\asp_pd|ALT_INV_correlation_min\(11) <= NOT \asp_pd|correlation_min\(11);
\asp_pd|ALT_INV_correlation_min\(10) <= NOT \asp_pd|correlation_min\(10);
\asp_pd|ALT_INV_correlation_min\(12) <= NOT \asp_pd|correlation_min\(12);
\asp_pd|ALT_INV_correlation_min\(18) <= NOT \asp_pd|correlation_min\(18);
\asp_pd|ALT_INV_correlation_min\(33) <= NOT \asp_pd|correlation_min\(33);
\asp_pd|ALT_INV_correlation_min\(29) <= NOT \asp_pd|correlation_min\(29);
\asp_pd|ALT_INV_correlation_min\(28) <= NOT \asp_pd|correlation_min\(28);
\asp_pd|ALT_INV_correlation_min\(23) <= NOT \asp_pd|correlation_min\(23);
\asp_pd|ALT_INV_correlation_min\(39) <= NOT \asp_pd|correlation_min\(39);
\asp_pd|ALT_INV_correlation_min\(38) <= NOT \asp_pd|correlation_min\(38);
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[18]~24_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[18]~24_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[18]~24_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[18]~24_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[18]~25_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[18]~25_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[18]~25_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[18]~25_combout\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[15]~23_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[15]~23_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[15]~23_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[15]~23_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[15]~24_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[15]~24_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[15]~24_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[15]~24_combout\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[8]~22_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[8]~22_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[8]~22_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[8]~22_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[8]~23_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[8]~23_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[8]~23_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[8]~23_combout\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[10]~21_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[10]~21_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[10]~21_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[10]~21_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[10]~22_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[10]~22_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[10]~22_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[10]~22_combout\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[11]~20_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[11]~20_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[11]~20_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[11]~20_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[11]~21_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[11]~21_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[11]~21_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[11]~21_combout\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[9]~19_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[9]~19_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[9]~19_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[9]~19_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[9]~20_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[9]~20_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[9]~20_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[9]~20_combout\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[6]~18_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[6]~18_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[6]~18_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[6]~18_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[6]~19_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[6]~19_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[6]~19_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[6]~19_combout\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[7]~17_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[7]~17_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[7]~17_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[7]~17_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[7]~18_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[7]~18_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[7]~18_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[7]~18_combout\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[4]~16_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[4]~16_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[4]~16_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[4]~16_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[4]~17_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[4]~17_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[4]~17_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[4]~17_combout\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[5]~15_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[5]~15_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[5]~15_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[5]~15_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~16_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~16_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[5]~16_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[5]~16_combout\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[2]~14_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[2]~14_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[2]~14_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[2]~14_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[2]~15_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[2]~15_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[2]~15_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[2]~15_combout\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[3]~13_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[3]~13_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[3]~13_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[3]~13_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[3]~14_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[3]~14_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[3]~14_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[3]~14_combout\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[12]~12_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[12]~12_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[12]~12_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[12]~12_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[12]~13_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[12]~13_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~13_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~13_combout\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[13]~11_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[13]~11_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[13]~11_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[13]~11_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[13]~12_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[13]~12_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[13]~12_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[13]~12_combout\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[14]~10_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[14]~10_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[14]~10_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[14]~10_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[14]~11_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[14]~11_combout\;
\tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[14]~11_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:1:switch|x[14]~11_combout\;
\tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[19]~9_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:2:switch|x[19]~9_combout\;
\tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[19]~9_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:3:switch|x[19]~9_combout\;
\tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[19]~10_combout\ <= NOT \tdma_min|fabric|staging:2:stage|switches:0:switch|x[19]~10_combout\;

-- Location: IOOBUF_X30_Y0_N19
\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:1:interface|recv.addr\(0),
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X36_Y0_N19
\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:1:interface|recv.addr\(1),
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X34_Y0_N59
\LEDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:1:interface|recv.addr\(2),
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X88_Y0_N3
\LEDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X4_Y0_N2
\LEDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X74_Y0_N59
\LEDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X80_Y0_N19
\LEDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X78_Y0_N53
\LEDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X40_Y0_N2
\LEDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \tdma_min|interfaces:1:interface|recv.data[0]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X38_Y0_N2
\LEDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_pd|sendSignal.data\(0),
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOOBUF_X58_Y0_N93
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|hex0_inst|conv_out[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X62_Y0_N53
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|hex0_inst|conv_out[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X60_Y0_N53
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|hex0_inst|conv_out[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X64_Y0_N36
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|hex0_inst|conv_out[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X64_Y0_N19
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|hex0_inst|conv_out[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X62_Y0_N2
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|hex0_inst|conv_out[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X62_Y0_N36
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|hex0_inst|conv_out[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X89_Y6_N56
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X52_Y0_N53
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X76_Y0_N53
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X22_Y0_N36
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X28_Y81_N53
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X2_Y81_N76
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X89_Y4_N45
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X54_Y0_N53
\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X24_Y81_N53
\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X89_Y21_N39
\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X78_Y0_N36
\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X22_Y81_N19
\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X36_Y81_N36
\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X10_Y0_N93
\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X34_Y81_N42
\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X68_Y0_N36
\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X26_Y81_N59
\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X89_Y8_N5
\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X38_Y81_N36
\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X86_Y0_N36
\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X89_Y9_N56
\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X32_Y81_N2
\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X89_Y25_N39
\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X89_Y13_N56
\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X16_Y0_N36
\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X66_Y0_N93
\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X70_Y0_N19
\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X6_Y81_N36
\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X62_Y0_N19
\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|hex5_inst|conv_out[0]~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X58_Y0_N76
\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|hex5_inst|ALT_INV_conv_out[1]~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X64_Y0_N53
\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|hex5_inst|conv_out[2]~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X68_Y0_N19
\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|hex5_inst|conv_out[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X60_Y0_N36
\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|hex5_inst|conv_out[4]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X60_Y0_N19
\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|hex5_inst|conv_out[5]~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X58_Y0_N42
\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \recop|hex5_inst|ALT_INV_conv_out~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOIBUF_X89_Y25_N21
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G10
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: MLABCELL_X34_Y5_N12
\tdma_min|slots|count[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|slots|count[0]~2_combout\ = ( !\tdma_min|slots|count\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|slots|count[0]~2_combout\);

-- Location: FF_X34_Y5_N13
\tdma_min|slots|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|slots|count[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|slots|count\(0));

-- Location: LABCELL_X31_Y4_N24
\tdma_min|interfaces:1:interface|recv.addr[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|recv.addr[0]~0_combout\ = ( !\tdma_min|slots|count\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|interfaces:1:interface|recv.addr[0]~0_combout\);

-- Location: FF_X31_Y4_N25
\tdma_min|interfaces:1:interface|recv.addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|recv.addr[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.addr\(0));

-- Location: FF_X29_Y7_N53
\tdma_min|slots|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|slots|count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|slots|count\(1));

-- Location: LABCELL_X29_Y7_N51
\tdma_min|slots|count[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|slots|count[1]~0_combout\ = ( !\tdma_min|slots|count\(1) & ( \tdma_min|slots|count\(0) ) ) # ( \tdma_min|slots|count\(1) & ( !\tdma_min|slots|count\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|slots|count[1]~0_combout\);

-- Location: FF_X29_Y7_N52
\tdma_min|slots|count[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|slots|count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|slots|count[1]~DUPLICATE_q\);

-- Location: FF_X33_Y3_N29
\tdma_min|interfaces:1:interface|recv.addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|slots|count[1]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.addr\(1));

-- Location: LABCELL_X29_Y7_N54
\tdma_min|slots|count[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|slots|count[2]~1_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( !\tdma_min|slots|count\(0) ) ) ) # ( !\tdma_min|slots|count\(2) & ( \tdma_min|slots|count\(1) & ( \tdma_min|slots|count\(0) ) ) ) # ( 
-- \tdma_min|slots|count\(2) & ( !\tdma_min|slots|count\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011001100111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|slots|count[2]~1_combout\);

-- Location: FF_X29_Y7_N55
\tdma_min|slots|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|slots|count[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|slots|count\(2));

-- Location: FF_X34_Y4_N25
\tdma_min|interfaces:1:interface|recv.addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|slots|count\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.addr\(2));

-- Location: LABCELL_X33_Y7_N30
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: LABCELL_X33_Y7_N27
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\ = ( \tdma_min|interfaces:1:interface|ack~combout\ & ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) ) # ( 
-- !\tdma_min|interfaces:1:interface|ack~combout\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\);

-- Location: FF_X33_Y7_N32
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: LABCELL_X33_Y7_N33
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X33_Y7_N35
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: LABCELL_X33_Y7_N36
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: FF_X33_Y7_N38
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: LABCELL_X33_Y7_N39
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X33_Y7_N40
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: LABCELL_X33_Y7_N42
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X33_Y7_N44
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: LABCELL_X33_Y7_N18
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & ( 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\);

-- Location: LABCELL_X33_Y7_N45
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X33_Y7_N47
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: LABCELL_X33_Y7_N48
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

-- Location: FF_X33_Y7_N50
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: LABCELL_X33_Y7_N51
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

-- Location: FF_X33_Y7_N53
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

-- Location: LABCELL_X33_Y7_N21
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & ( 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\);

-- Location: LABCELL_X33_Y7_N12
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ & ( (!\tdma_min|interfaces:1:interface|ack~combout\ & 
-- (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\)) # 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\))) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ & ( (!\tdma_min|interfaces:1:interface|ack~combout\ & 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000010101010100000001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~3_combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\);

-- Location: FF_X33_Y7_N13
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\);

-- Location: LABCELL_X35_Y7_N54
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: MLABCELL_X25_Y5_N39
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: MLABCELL_X28_Y5_N30
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: FF_X28_Y5_N31
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: MLABCELL_X28_Y5_N33
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X28_Y5_N35
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: MLABCELL_X28_Y5_N36
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: FF_X28_Y5_N38
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: MLABCELL_X28_Y5_N39
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X28_Y5_N40
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: MLABCELL_X28_Y5_N42
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X28_Y5_N44
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: MLABCELL_X28_Y5_N45
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X28_Y5_N46
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: MLABCELL_X28_Y5_N48
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

-- Location: FF_X28_Y5_N50
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: MLABCELL_X28_Y5_N51
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

-- Location: FF_X28_Y5_N53
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

-- Location: MLABCELL_X28_Y5_N12
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ = ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & ( (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\);

-- Location: MLABCELL_X28_Y5_N54
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0) = ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & ( (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\,
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0));

-- Location: FF_X28_Y5_N56
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0),
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: FF_X28_Y5_N17
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	sload => VCC,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: MLABCELL_X25_Y5_N0
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X25_Y5_N36
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = ( \tdma_min|interfaces:0:interface|ack~combout\ & ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

-- Location: FF_X25_Y5_N2
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: FF_X25_Y5_N26
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

-- Location: MLABCELL_X25_Y5_N24
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:0:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) ) # ( !\tdma_min|interfaces:0:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: MLABCELL_X25_Y5_N3
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X25_Y5_N4
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: FF_X25_Y5_N47
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

-- Location: MLABCELL_X25_Y5_N45
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:0:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) ) # ( !\tdma_min|interfaces:0:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: FF_X25_Y5_N44
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

-- Location: MLABCELL_X25_Y5_N6
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X25_Y5_N7
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: MLABCELL_X25_Y5_N42
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)) # (\tdma_min|interfaces:0:interface|ack~combout\) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( (!\tdma_min|interfaces:0:interface|ack~combout\ & 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: MLABCELL_X25_Y5_N9
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X25_Y5_N11
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: FF_X25_Y5_N53
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

-- Location: MLABCELL_X25_Y5_N51
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:0:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) ) # ( !\tdma_min|interfaces:0:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: MLABCELL_X25_Y5_N12
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X25_Y5_N14
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: FF_X25_Y5_N29
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

-- Location: MLABCELL_X25_Y5_N27
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:0:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) ) # ( !\tdma_min|interfaces:0:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: FF_X25_Y5_N35
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

-- Location: MLABCELL_X25_Y5_N15
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

-- Location: FF_X25_Y5_N17
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: MLABCELL_X25_Y5_N33
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( \tdma_min|interfaces:0:interface|ack~combout\ ) ) ) # ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- !\tdma_min|interfaces:0:interface|ack~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: FF_X25_Y5_N50
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

-- Location: MLABCELL_X25_Y5_N18
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

-- Location: FF_X25_Y5_N19
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

-- Location: MLABCELL_X25_Y5_N48
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)) # (\tdma_min|interfaces:0:interface|ack~combout\) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( (!\tdma_min|interfaces:0:interface|ack~combout\ & 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

-- Location: M10K_X26_Y5_N0
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y5_N45
\tdma_min|interfaces:0:interface|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|Equal0~3_combout\ = ( \tdma_min|slots|count\(2) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & (!\tdma_min|slots|count[1]~DUPLICATE_q\ $ (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( 
-- !\tdma_min|slots|count\(2) & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (\tdma_min|slots|count\(0) & (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & 
-- (!\tdma_min|slots|count[1]~DUPLICATE_q\ $ (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( \tdma_min|slots|count\(2) & ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & 
-- (!\tdma_min|slots|count[1]~DUPLICATE_q\ $ (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( !\tdma_min|slots|count\(2) & ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (!\tdma_min|slots|count\(0) & (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & 
-- (!\tdma_min|slots|count[1]~DUPLICATE_q\ $ (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000001000000000001001000000000001000001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	combout => \tdma_min|interfaces:0:interface|Equal0~3_combout\);

-- Location: LABCELL_X27_Y5_N24
\tdma_min|interfaces:0:interface|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|Equal0~2_combout\ = ( \tdma_min|interfaces:0:interface|Equal0~3_combout\ & ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datae => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~3_combout\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	combout => \tdma_min|interfaces:0:interface|Equal0~2_combout\);

-- Location: LABCELL_X27_Y5_N0
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = ( \tdma_min|interfaces:0:interface|Equal0~2_combout\ & ( (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) ) ) # ( !\tdma_min|interfaces:0:interface|Equal0~2_combout\ & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~2_combout\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

-- Location: FF_X27_Y5_N2
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

-- Location: LABCELL_X27_Y5_N3
\tdma_min|interfaces:0:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & ( (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	combout => \tdma_min|interfaces:0:interface|Equal0~0_combout\);

-- Location: LABCELL_X27_Y5_N6
\tdma_min|interfaces:0:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|Equal0~1_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (\tdma_min|slots|count[1]~DUPLICATE_q\ & (!\tdma_min|slots|count\(0) $ 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32)))) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (!\tdma_min|slots|count\(0) $ (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	combout => \tdma_min|interfaces:0:interface|Equal0~1_combout\);

-- Location: LABCELL_X27_Y5_N30
\tdma_min|interfaces:0:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|ack~combout\ = ( \tdma_min|interfaces:0:interface|Equal0~0_combout\ & ( \tdma_min|interfaces:0:interface|Equal0~1_combout\ & ( (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) $ (\tdma_min|slots|count\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datad => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~0_combout\,
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_Equal0~1_combout\,
	combout => \tdma_min|interfaces:0:interface|ack~combout\);

-- Location: FF_X25_Y5_N41
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: FF_X25_Y5_N59
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

-- Location: MLABCELL_X25_Y5_N57
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( \tdma_min|interfaces:0:interface|ack~combout\ 
-- & ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ ) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( \tdma_min|interfaces:0:interface|ack~combout\ & ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ ) ) ) # ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( !\tdma_min|interfaces:0:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: MLABCELL_X25_Y4_N0
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X25_Y4_N54
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: FF_X25_Y4_N56
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: MLABCELL_X25_Y4_N42
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( \tdma_min|interfaces:4:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:4:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

-- Location: FF_X25_Y4_N1
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: FF_X25_Y4_N53
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

-- Location: MLABCELL_X25_Y4_N51
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:4:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) ) # ( !\tdma_min|interfaces:4:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	dataf => \tdma_min|interfaces:4:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: MLABCELL_X25_Y4_N3
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X25_Y4_N4
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: FF_X25_Y4_N47
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

-- Location: MLABCELL_X25_Y4_N45
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:4:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) ) # ( !\tdma_min|interfaces:4:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	dataf => \tdma_min|interfaces:4:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: FF_X25_Y4_N26
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

-- Location: MLABCELL_X25_Y4_N6
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X25_Y4_N7
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: MLABCELL_X25_Y4_N24
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)) # (\tdma_min|interfaces:4:interface|ack~combout\) ) ) # ( 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( (!\tdma_min|interfaces:4:interface|ack~combout\ & 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:4:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: MLABCELL_X25_Y4_N9
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X25_Y4_N11
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: FF_X25_Y4_N29
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

-- Location: MLABCELL_X25_Y4_N27
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:4:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) ) # ( !\tdma_min|interfaces:4:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	dataf => \tdma_min|interfaces:4:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: FF_X25_Y4_N50
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

-- Location: MLABCELL_X25_Y4_N12
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X25_Y4_N13
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: MLABCELL_X25_Y4_N48
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5)) # (\tdma_min|interfaces:4:interface|ack~combout\) ) ) # ( 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( (!\tdma_min|interfaces:4:interface|ack~combout\ & 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:4:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: FF_X25_Y4_N32
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

-- Location: MLABCELL_X25_Y4_N15
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

-- Location: FF_X25_Y4_N16
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: MLABCELL_X25_Y4_N30
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6)) # (\tdma_min|interfaces:4:interface|ack~combout\) ) ) # ( 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( (!\tdma_min|interfaces:4:interface|ack~combout\ & 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:4:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: FF_X25_Y4_N35
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

-- Location: MLABCELL_X25_Y4_N18
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

-- Location: FF_X25_Y4_N19
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

-- Location: MLABCELL_X25_Y4_N33
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)) # (\tdma_min|interfaces:4:interface|ack~combout\) ) ) # ( 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( (!\tdma_min|interfaces:4:interface|ack~combout\ & 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:4:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

-- Location: M10K_X26_Y4_N0
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:4:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X25_Y4_N39
\tdma_min|interfaces:4:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & ( (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	combout => \tdma_min|interfaces:4:interface|Equal0~0_combout\);

-- Location: LABCELL_X27_Y4_N27
\tdma_min|interfaces:4:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|Equal0~1_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (\tdma_min|slots|count[1]~DUPLICATE_q\ & (!\tdma_min|slots|count\(0) $ 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32)))) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (!\tdma_min|slots|count\(0) $ (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	combout => \tdma_min|interfaces:4:interface|Equal0~1_combout\);

-- Location: LABCELL_X27_Y4_N45
\tdma_min|interfaces:4:interface|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|Equal0~3_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( \tdma_min|slots|count[1]~DUPLICATE_q\ & ( (!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & (!\tdma_min|slots|count\(0) $ (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32))))) ) ) ) # ( 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( \tdma_min|slots|count[1]~DUPLICATE_q\ & ( (\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & (!\tdma_min|slots|count\(0) $ (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32))))) ) ) ) # ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( !\tdma_min|slots|count[1]~DUPLICATE_q\ & ( (!\tdma_min|slots|count\(2) & 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & (!\tdma_min|slots|count\(0) $ (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32))))) ) ) ) # ( 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( !\tdma_min|slots|count[1]~DUPLICATE_q\ & ( (\tdma_min|slots|count\(2) & 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & (!\tdma_min|slots|count\(0) $ (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100000000100000100000000000000000010000010000000010000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	dataf => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	combout => \tdma_min|interfaces:4:interface|Equal0~3_combout\);

-- Location: LABCELL_X27_Y4_N54
\tdma_min|interfaces:4:interface|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|Equal0~2_combout\ = ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & ( 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & (\tdma_min|interfaces:4:interface|Equal0~3_combout\ & (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datab => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~3_combout\,
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	combout => \tdma_min|interfaces:4:interface|Equal0~2_combout\);

-- Location: LABCELL_X27_Y4_N0
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: FF_X27_Y4_N2
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: LABCELL_X27_Y4_N3
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X27_Y4_N5
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: LABCELL_X27_Y4_N6
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: FF_X27_Y4_N8
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: LABCELL_X27_Y4_N9
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X27_Y4_N10
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: LABCELL_X27_Y4_N12
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X27_Y4_N14
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: LABCELL_X27_Y4_N15
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X27_Y4_N17
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: LABCELL_X27_Y4_N18
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

-- Location: FF_X27_Y4_N20
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: LABCELL_X27_Y4_N21
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

-- Location: FF_X27_Y4_N23
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

-- Location: LABCELL_X27_Y4_N30
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ = ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & ( 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & ( (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\);

-- Location: LABCELL_X27_Y4_N36
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( \tdma_min|interfaces:4:interface|ack~combout\ & 
-- ( (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ & 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2)))) ) ) ) # ( 
-- !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( \tdma_min|interfaces:4:interface|ack~combout\ & ( 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ & 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2)))) ) ) ) # ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( !\tdma_min|interfaces:4:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datab => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\,
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	dataf => \tdma_min|interfaces:4:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

-- Location: FF_X27_Y4_N38
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: FF_X27_Y4_N35
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	sload => VCC,
	ena => \tdma_min|interfaces:4:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: LABCELL_X27_Y4_N24
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ((!\tdma_min|interfaces:4:interface|Equal0~2_combout\) # 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001111101000000000111110100000000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~2_combout\,
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

-- Location: FF_X27_Y4_N25
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

-- Location: LABCELL_X27_Y4_N48
\tdma_min|interfaces:4:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|ack~combout\ = ( \tdma_min|interfaces:4:interface|Equal0~1_combout\ & ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & (\tdma_min|interfaces:4:interface|Equal0~0_combout\ & (!\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) $ 
-- (!\tdma_min|slots|count\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datab => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	datac => \tdma_min|slots|ALT_INV_count\(2),
	datad => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~0_combout\,
	datae => \tdma_min|interfaces:4:interface|ALT_INV_Equal0~1_combout\,
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \tdma_min|interfaces:4:interface|ack~combout\);

-- Location: FF_X25_Y4_N38
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

-- Location: MLABCELL_X25_Y4_N36
\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( (!\tdma_min|interfaces:4:interface|ack~combout\ 
-- & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0)) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0)) # (\tdma_min|interfaces:4:interface|ack~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:4:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: LABCELL_X29_Y5_N15
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ = ( \tdma_min|interfaces:4:interface|ack~combout\ & ( (!\tdma_min|slots|count\(2) & !\tdma_min|interfaces:0:interface|ack~combout\) ) ) # ( !\tdma_min|interfaces:4:interface|ack~combout\ & 
-- ( (!\tdma_min|interfaces:0:interface|ack~combout\) # (\tdma_min|slots|count\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001111000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:4:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\);

-- Location: LABCELL_X31_Y4_N36
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[22]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[22]~26_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( 
-- (\tdma_min|slots|count\(2)) # (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22)) ) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) & !\tdma_min|slots|count\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	datac => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[22]~26_combout\);

-- Location: MLABCELL_X25_Y3_N0
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X25_Y3_N39
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: FF_X25_Y3_N41
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: MLABCELL_X25_Y3_N42
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = ( \tdma_min|interfaces:3:interface|ack~combout\ & ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

-- Location: FF_X25_Y3_N1
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: FF_X25_Y3_N29
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

-- Location: MLABCELL_X25_Y3_N27
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:3:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) ) # ( !\tdma_min|interfaces:3:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: MLABCELL_X25_Y3_N3
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X25_Y3_N5
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: FF_X25_Y3_N59
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

-- Location: MLABCELL_X25_Y3_N57
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:3:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) ) # ( !\tdma_min|interfaces:3:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: FF_X25_Y3_N50
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

-- Location: MLABCELL_X25_Y3_N6
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X25_Y3_N7
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: MLABCELL_X25_Y3_N48
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)) # (\tdma_min|interfaces:3:interface|ack~combout\) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( (!\tdma_min|interfaces:3:interface|ack~combout\ & 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: FF_X25_Y3_N26
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

-- Location: MLABCELL_X25_Y3_N9
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X25_Y3_N10
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: MLABCELL_X25_Y3_N24
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4)) # (\tdma_min|interfaces:3:interface|ack~combout\) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( (!\tdma_min|interfaces:3:interface|ack~combout\ & 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: FF_X25_Y3_N56
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

-- Location: MLABCELL_X25_Y3_N12
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X25_Y3_N13
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: MLABCELL_X25_Y3_N54
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5)) # (\tdma_min|interfaces:3:interface|ack~combout\) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( (!\tdma_min|interfaces:3:interface|ack~combout\ & 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: MLABCELL_X25_Y3_N15
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

-- Location: FF_X25_Y3_N17
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: FF_X25_Y3_N35
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

-- Location: MLABCELL_X25_Y3_N33
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = (!\tdma_min|interfaces:3:interface|ack~combout\ & 
-- ((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6)))) # (\tdma_min|interfaces:3:interface|ack~combout\ & 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: FF_X25_Y3_N53
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

-- Location: MLABCELL_X25_Y3_N18
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

-- Location: FF_X25_Y3_N19
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

-- Location: MLABCELL_X25_Y3_N51
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)) # (\tdma_min|interfaces:3:interface|ack~combout\) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( (!\tdma_min|interfaces:3:interface|ack~combout\ & 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

-- Location: M10K_X26_Y3_N0
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X24_Y3_N30
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: FF_X24_Y3_N31
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: LABCELL_X24_Y3_N33
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X24_Y3_N35
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: LABCELL_X24_Y3_N36
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: FF_X24_Y3_N37
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: LABCELL_X24_Y3_N39
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X24_Y3_N40
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: LABCELL_X24_Y3_N42
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X24_Y3_N44
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: LABCELL_X24_Y3_N45
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X24_Y3_N47
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: LABCELL_X24_Y3_N48
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

-- Location: FF_X24_Y3_N50
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: LABCELL_X24_Y3_N51
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

-- Location: FF_X24_Y3_N53
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

-- Location: LABCELL_X24_Y3_N0
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ = ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & ( (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\);

-- Location: LABCELL_X24_Y3_N54
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0) = ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & ( (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ & 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\,
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0));

-- Location: FF_X24_Y3_N56
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0),
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: FF_X24_Y3_N4
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	sload => VCC,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: LABCELL_X27_Y3_N6
\tdma_min|interfaces:3:interface|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|Equal0~3_combout\ = ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|slots|count\(0) & ( 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & (\tdma_min|slots|count[1]~DUPLICATE_q\ & (!\tdma_min|slots|count\(2) $ 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) # (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & (!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (!\tdma_min|slots|count\(2) $ (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- !\tdma_min|slots|count\(0) & ( (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & (\tdma_min|slots|count[1]~DUPLICATE_q\ & (!\tdma_min|slots|count\(2) $ 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) # (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & (!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (!\tdma_min|slots|count\(2) $ (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010010000001001001001000000100100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|interfaces:3:interface|Equal0~3_combout\);

-- Location: LABCELL_X27_Y3_N12
\tdma_min|interfaces:3:interface|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|Equal0~2_combout\ = ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & (\tdma_min|interfaces:3:interface|Equal0~3_combout\ & (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datab => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~3_combout\,
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	combout => \tdma_min|interfaces:3:interface|Equal0~2_combout\);

-- Location: LABCELL_X27_Y3_N48
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = ( \tdma_min|interfaces:3:interface|Equal0~2_combout\ & ( (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) ) ) # ( !\tdma_min|interfaces:3:interface|Equal0~2_combout\ & ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~2_combout\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

-- Location: FF_X27_Y3_N50
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

-- Location: LABCELL_X27_Y3_N54
\tdma_min|interfaces:3:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|Equal0~1_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( 
-- (!\tdma_min|slots|count\(0) & !\tdma_min|slots|count[1]~DUPLICATE_q\) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (\tdma_min|slots|count\(0) & !\tdma_min|slots|count[1]~DUPLICATE_q\) ) ) ) # ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (!\tdma_min|slots|count\(0) & 
-- \tdma_min|slots|count[1]~DUPLICATE_q\) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( 
-- (\tdma_min|slots|count\(0) & \tdma_min|slots|count[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000011000000110000110000001100001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	combout => \tdma_min|interfaces:3:interface|Equal0~1_combout\);

-- Location: LABCELL_X27_Y3_N51
\tdma_min|interfaces:3:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & ( (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	combout => \tdma_min|interfaces:3:interface|Equal0~0_combout\);

-- Location: LABCELL_X27_Y3_N30
\tdma_min|interfaces:3:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|ack~combout\ = ( \tdma_min|interfaces:3:interface|Equal0~1_combout\ & ( \tdma_min|interfaces:3:interface|Equal0~0_combout\ & ( (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) 
-- & (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (!\tdma_min|slots|count\(2) $ (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	datae => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~1_combout\,
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_Equal0~0_combout\,
	combout => \tdma_min|interfaces:3:interface|ack~combout\);

-- Location: FF_X25_Y3_N32
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

-- Location: MLABCELL_X25_Y3_N30
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = (!\tdma_min|interfaces:3:interface|ack~combout\ & 
-- ((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0)))) # (\tdma_min|interfaces:3:interface|ack~combout\ & (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011101110010001001110111001000100111011100100010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: LABCELL_X30_Y4_N57
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[22]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[22]~25_combout\ = (!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) & \tdma_min|interfaces:3:interface|ack~combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	datad => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[22]~25_combout\);

-- Location: MLABCELL_X34_Y2_N0
\asp_cor|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add4~21_sumout\ = SUM(( \asp_cor|counter[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \asp_cor|Add4~22\ = CARRY(( \asp_cor|counter[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_counter[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \asp_cor|Add4~21_sumout\,
	cout => \asp_cor|Add4~22\);

-- Location: MLABCELL_X34_Y2_N18
\asp_cor|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add4~5_sumout\ = SUM(( \asp_cor|counter\(6) ) + ( GND ) + ( \asp_cor|Add4~10\ ))
-- \asp_cor|Add4~6\ = CARRY(( \asp_cor|counter\(6) ) + ( GND ) + ( \asp_cor|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_counter\(6),
	cin => \asp_cor|Add4~10\,
	sumout => \asp_cor|Add4~5_sumout\,
	cout => \asp_cor|Add4~6\);

-- Location: MLABCELL_X34_Y2_N21
\asp_cor|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add4~1_sumout\ = SUM(( \asp_cor|counter\(7) ) + ( GND ) + ( \asp_cor|Add4~6\ ))
-- \asp_cor|Add4~2\ = CARRY(( \asp_cor|counter\(7) ) + ( GND ) + ( \asp_cor|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_counter\(7),
	cin => \asp_cor|Add4~6\,
	sumout => \asp_cor|Add4~1_sumout\,
	cout => \asp_cor|Add4~2\);

-- Location: FF_X33_Y2_N59
\asp_cor|state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_cor|state.S2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|state.S3~q\);

-- Location: MLABCELL_X34_Y2_N57
\asp_cor|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|LessThan0~2_combout\ = ( !\asp_cor|counter\(12) & ( !\asp_cor|counter\(11) & ( (!\asp_cor|counter\(9) & (!\asp_cor|counter\(8) & (!\asp_cor|counter\(13) & !\asp_cor|counter\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_counter\(9),
	datab => \asp_cor|ALT_INV_counter\(8),
	datac => \asp_cor|ALT_INV_counter\(13),
	datad => \asp_cor|ALT_INV_counter\(10),
	datae => \asp_cor|ALT_INV_counter\(12),
	dataf => \asp_cor|ALT_INV_counter\(11),
	combout => \asp_cor|LessThan0~2_combout\);

-- Location: LABCELL_X33_Y2_N51
\asp_cor|counter[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|counter[1]~0_combout\ = ( !\asp_cor|state.S1~DUPLICATE_q\ & ( (!\asp_cor|LessThan0~0_combout\) # ((!\asp_cor|state.S3~q\) # ((!\asp_cor|LessThan0~1_combout\) # (!\asp_cor|LessThan0~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111110111111111111111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_LessThan0~0_combout\,
	datab => \asp_cor|ALT_INV_state.S3~q\,
	datac => \asp_cor|ALT_INV_LessThan0~1_combout\,
	datad => \asp_cor|ALT_INV_LessThan0~2_combout\,
	dataf => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	combout => \asp_cor|counter[1]~0_combout\);

-- Location: FF_X34_Y2_N23
\asp_cor|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add4~1_sumout\,
	sclr => \asp_cor|ALT_INV_state.S2~q\,
	ena => \asp_cor|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|counter\(7));

-- Location: MLABCELL_X34_Y2_N24
\asp_cor|Add4~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add4~61_sumout\ = SUM(( \asp_cor|counter\(8) ) + ( GND ) + ( \asp_cor|Add4~2\ ))
-- \asp_cor|Add4~62\ = CARRY(( \asp_cor|counter\(8) ) + ( GND ) + ( \asp_cor|Add4~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_counter\(8),
	cin => \asp_cor|Add4~2\,
	sumout => \asp_cor|Add4~61_sumout\,
	cout => \asp_cor|Add4~62\);

-- Location: FF_X34_Y2_N25
\asp_cor|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add4~61_sumout\,
	sclr => \asp_cor|ALT_INV_state.S2~q\,
	ena => \asp_cor|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|counter\(8));

-- Location: MLABCELL_X34_Y2_N27
\asp_cor|Add4~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add4~57_sumout\ = SUM(( \asp_cor|counter\(9) ) + ( GND ) + ( \asp_cor|Add4~62\ ))
-- \asp_cor|Add4~58\ = CARRY(( \asp_cor|counter\(9) ) + ( GND ) + ( \asp_cor|Add4~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_counter\(9),
	cin => \asp_cor|Add4~62\,
	sumout => \asp_cor|Add4~57_sumout\,
	cout => \asp_cor|Add4~58\);

-- Location: FF_X34_Y2_N29
\asp_cor|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add4~57_sumout\,
	sclr => \asp_cor|ALT_INV_state.S2~q\,
	ena => \asp_cor|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|counter\(9));

-- Location: MLABCELL_X34_Y2_N30
\asp_cor|Add4~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add4~53_sumout\ = SUM(( \asp_cor|counter\(10) ) + ( GND ) + ( \asp_cor|Add4~58\ ))
-- \asp_cor|Add4~54\ = CARRY(( \asp_cor|counter\(10) ) + ( GND ) + ( \asp_cor|Add4~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_counter\(10),
	cin => \asp_cor|Add4~58\,
	sumout => \asp_cor|Add4~53_sumout\,
	cout => \asp_cor|Add4~54\);

-- Location: FF_X34_Y2_N31
\asp_cor|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add4~53_sumout\,
	sclr => \asp_cor|ALT_INV_state.S2~q\,
	ena => \asp_cor|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|counter\(10));

-- Location: MLABCELL_X34_Y2_N33
\asp_cor|Add4~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add4~49_sumout\ = SUM(( \asp_cor|counter\(11) ) + ( GND ) + ( \asp_cor|Add4~54\ ))
-- \asp_cor|Add4~50\ = CARRY(( \asp_cor|counter\(11) ) + ( GND ) + ( \asp_cor|Add4~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_counter\(11),
	cin => \asp_cor|Add4~54\,
	sumout => \asp_cor|Add4~49_sumout\,
	cout => \asp_cor|Add4~50\);

-- Location: FF_X34_Y2_N35
\asp_cor|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add4~49_sumout\,
	sclr => \asp_cor|ALT_INV_state.S2~q\,
	ena => \asp_cor|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|counter\(11));

-- Location: MLABCELL_X34_Y2_N36
\asp_cor|Add4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add4~45_sumout\ = SUM(( \asp_cor|counter\(12) ) + ( GND ) + ( \asp_cor|Add4~50\ ))
-- \asp_cor|Add4~46\ = CARRY(( \asp_cor|counter\(12) ) + ( GND ) + ( \asp_cor|Add4~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_counter\(12),
	cin => \asp_cor|Add4~50\,
	sumout => \asp_cor|Add4~45_sumout\,
	cout => \asp_cor|Add4~46\);

-- Location: FF_X34_Y2_N38
\asp_cor|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add4~45_sumout\,
	sclr => \asp_cor|ALT_INV_state.S2~q\,
	ena => \asp_cor|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|counter\(12));

-- Location: MLABCELL_X34_Y2_N39
\asp_cor|Add4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add4~41_sumout\ = SUM(( \asp_cor|counter\(13) ) + ( GND ) + ( \asp_cor|Add4~46\ ))
-- \asp_cor|Add4~42\ = CARRY(( \asp_cor|counter\(13) ) + ( GND ) + ( \asp_cor|Add4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_counter\(13),
	cin => \asp_cor|Add4~46\,
	sumout => \asp_cor|Add4~41_sumout\,
	cout => \asp_cor|Add4~42\);

-- Location: FF_X34_Y2_N41
\asp_cor|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add4~41_sumout\,
	sclr => \asp_cor|ALT_INV_state.S2~q\,
	ena => \asp_cor|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|counter\(13));

-- Location: MLABCELL_X34_Y2_N42
\asp_cor|Add4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add4~37_sumout\ = SUM(( \asp_cor|counter\(14) ) + ( GND ) + ( \asp_cor|Add4~42\ ))
-- \asp_cor|Add4~38\ = CARRY(( \asp_cor|counter\(14) ) + ( GND ) + ( \asp_cor|Add4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_counter\(14),
	cin => \asp_cor|Add4~42\,
	sumout => \asp_cor|Add4~37_sumout\,
	cout => \asp_cor|Add4~38\);

-- Location: FF_X34_Y2_N44
\asp_cor|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add4~37_sumout\,
	sclr => \asp_cor|ALT_INV_state.S2~q\,
	ena => \asp_cor|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|counter\(14));

-- Location: MLABCELL_X34_Y2_N45
\asp_cor|Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add4~33_sumout\ = SUM(( \asp_cor|counter\(15) ) + ( GND ) + ( \asp_cor|Add4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_counter\(15),
	cin => \asp_cor|Add4~38\,
	sumout => \asp_cor|Add4~33_sumout\);

-- Location: FF_X34_Y2_N47
\asp_cor|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add4~33_sumout\,
	sclr => \asp_cor|ALT_INV_state.S2~q\,
	ena => \asp_cor|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|counter\(15));

-- Location: LABCELL_X27_Y7_N57
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: FF_X27_Y7_N58
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: FF_X25_Y7_N47
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

-- Location: MLABCELL_X25_Y7_N45
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:5:interface|ack~combout\ & ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ ) 
-- ) # ( !\tdma_min|interfaces:5:interface|ack~combout\ & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	dataf => \tdma_min|interfaces:5:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: MLABCELL_X25_Y7_N0
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X25_Y7_N42
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = ( \tdma_min|interfaces:5:interface|ack~combout\ & ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	dataf => \tdma_min|interfaces:5:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

-- Location: FF_X25_Y7_N2
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: FF_X25_Y7_N26
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

-- Location: MLABCELL_X25_Y7_N24
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:5:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) ) # ( !\tdma_min|interfaces:5:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	dataf => \tdma_min|interfaces:5:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: MLABCELL_X25_Y7_N3
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X25_Y7_N5
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: FF_X25_Y7_N29
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

-- Location: MLABCELL_X25_Y7_N27
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:5:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) ) # ( !\tdma_min|interfaces:5:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	dataf => \tdma_min|interfaces:5:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: FF_X25_Y7_N56
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

-- Location: MLABCELL_X25_Y7_N6
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X25_Y7_N7
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: MLABCELL_X25_Y7_N54
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)) # (\tdma_min|interfaces:5:interface|ack~combout\) ) ) # ( 
-- !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) & ( (!\tdma_min|interfaces:5:interface|ack~combout\ & 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:5:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: MLABCELL_X25_Y7_N9
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X25_Y7_N11
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: FF_X25_Y7_N53
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

-- Location: MLABCELL_X25_Y7_N51
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:5:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) ) # ( !\tdma_min|interfaces:5:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	dataf => \tdma_min|interfaces:5:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: MLABCELL_X25_Y7_N12
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X25_Y7_N14
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: FF_X25_Y7_N59
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

-- Location: MLABCELL_X25_Y7_N57
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = (!\tdma_min|interfaces:5:interface|ack~combout\ & 
-- ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5)))) # (\tdma_min|interfaces:5:interface|ack~combout\ & 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:5:interface|ALT_INV_ack~combout\,
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: FF_X25_Y7_N32
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

-- Location: MLABCELL_X25_Y7_N15
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

-- Location: FF_X25_Y7_N17
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: MLABCELL_X25_Y7_N30
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( \tdma_min|interfaces:5:interface|ack~combout\ ) ) ) # ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & ( 
-- !\tdma_min|interfaces:5:interface|ack~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:5:interface|ALT_INV_ack~combout\,
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: FF_X25_Y7_N50
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

-- Location: MLABCELL_X25_Y7_N18
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

-- Location: FF_X25_Y7_N19
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

-- Location: MLABCELL_X25_Y7_N48
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)) # (\tdma_min|interfaces:5:interface|ack~combout\) ) ) # ( 
-- !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( (!\tdma_min|interfaces:5:interface|ack~combout\ & 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:5:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

-- Location: M10K_X26_Y7_N0
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:5:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y7_N54
\tdma_min|interfaces:5:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|Equal0~1_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (\tdma_min|slots|count[1]~DUPLICATE_q\ & (!\tdma_min|slots|count\(0) $ 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32)))) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (!\tdma_min|slots|count\(0) $ (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011000000001100001100000000000011000011000000001100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	combout => \tdma_min|interfaces:5:interface|Equal0~1_combout\);

-- Location: MLABCELL_X25_Y7_N36
\tdma_min|interfaces:5:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	combout => \tdma_min|interfaces:5:interface|Equal0~0_combout\);

-- Location: LABCELL_X27_Y7_N24
\tdma_min|interfaces:5:interface|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|Equal0~3_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( 
-- (!\tdma_min|slots|count\(0) & (\tdma_min|slots|count[1]~DUPLICATE_q\ & (!\tdma_min|slots|count\(2) $ (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( 
-- !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (\tdma_min|slots|count\(0) & 
-- (\tdma_min|slots|count[1]~DUPLICATE_q\ & (!\tdma_min|slots|count\(2) $ (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (!\tdma_min|slots|count\(0) & 
-- (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (!\tdma_min|slots|count\(2) $ (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) ) # ( 
-- !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (\tdma_min|slots|count\(0) & 
-- (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (!\tdma_min|slots|count\(2) $ (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000100000010000001000000000000001000000100000010000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	combout => \tdma_min|interfaces:5:interface|Equal0~3_combout\);

-- Location: LABCELL_X27_Y7_N0
\tdma_min|interfaces:5:interface|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|Equal0~2_combout\ = ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & ( \tdma_min|interfaces:5:interface|Equal0~3_combout\ & ( 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	dataf => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~3_combout\,
	combout => \tdma_min|interfaces:5:interface|Equal0~2_combout\);

-- Location: LABCELL_X27_Y7_N30
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: FF_X27_Y7_N32
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: LABCELL_X27_Y7_N33
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X27_Y7_N35
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: LABCELL_X27_Y7_N36
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: FF_X27_Y7_N38
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: LABCELL_X27_Y7_N39
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X27_Y7_N40
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: LABCELL_X27_Y7_N42
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X27_Y7_N44
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: LABCELL_X27_Y7_N45
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X27_Y7_N47
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: LABCELL_X27_Y7_N48
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

-- Location: FF_X27_Y7_N50
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: LABCELL_X27_Y7_N51
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

-- Location: FF_X27_Y7_N53
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

-- Location: LABCELL_X27_Y7_N15
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ = ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & ( 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\);

-- Location: LABCELL_X27_Y7_N6
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( \tdma_min|interfaces:5:interface|ack~combout\ & 
-- ( (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( \tdma_min|interfaces:5:interface|ack~combout\ & ( 
-- (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\))) ) ) ) # ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( !\tdma_min|interfaces:5:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\,
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	dataf => \tdma_min|interfaces:5:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

-- Location: FF_X27_Y7_N7
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: FF_X27_Y7_N29
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	sload => VCC,
	ena => \tdma_min|interfaces:5:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: LABCELL_X27_Y7_N12
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (!\tdma_min|interfaces:5:interface|Equal0~2_combout\ & 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~2_combout\,
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

-- Location: FF_X27_Y7_N14
\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

-- Location: LABCELL_X27_Y7_N18
\tdma_min|interfaces:5:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:5:interface|ack~combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- (\tdma_min|interfaces:5:interface|Equal0~1_combout\ & (!\tdma_min|slots|count\(2) & (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & \tdma_min|interfaces:5:interface|Equal0~0_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( (\tdma_min|interfaces:5:interface|Equal0~1_combout\ & 
-- (\tdma_min|slots|count\(2) & (!\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & \tdma_min|interfaces:5:interface|Equal0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datad => \tdma_min|interfaces:5:interface|ALT_INV_Equal0~0_combout\,
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \tdma_min|interfaces:5:interface|ack~combout\);

-- Location: LABCELL_X33_Y6_N36
\tdma_min|interfaces:2:interface|recv.data[25]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|recv.data[25]~0_combout\ = ( \tdma_min|interfaces:3:interface|ack~combout\ & ( \tdma_min|interfaces:5:interface|ack~combout\ & ( (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\) # 
-- (\tdma_min|interfaces:1:interface|ack~combout\))) # (\tdma_min|slots|count\(2) & (\tdma_min|slots|count[1]~DUPLICATE_q\)) ) ) ) # ( !\tdma_min|interfaces:3:interface|ack~combout\ & ( \tdma_min|interfaces:5:interface|ack~combout\ & ( 
-- (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|interfaces:1:interface|ack~combout\) # (\tdma_min|slots|count\(2)))) ) ) ) # ( \tdma_min|interfaces:3:interface|ack~combout\ & ( !\tdma_min|interfaces:5:interface|ack~combout\ & ( 
-- (!\tdma_min|slots|count\(2) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\) # (\tdma_min|interfaces:1:interface|ack~combout\))) ) ) ) # ( !\tdma_min|interfaces:3:interface|ack~combout\ & ( !\tdma_min|interfaces:5:interface|ack~combout\ & ( 
-- (!\tdma_min|slots|count\(2) & (\tdma_min|slots|count[1]~DUPLICATE_q\ & \tdma_min|interfaces:1:interface|ack~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010100010101000101000010011000100111001101110011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	datae => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:5:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|recv.data[25]~0_combout\);

-- Location: LABCELL_X27_Y6_N12
\tdma_min|interfaces:2:interface|recv.data[25]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|recv.data[25]~2_combout\ = ( \tdma_min|slots|count\(2) & ( (\tdma_min|interfaces:2:interface|recv.data[25]~0_combout\ & \tdma_min|slots|count\(0)) ) ) # ( !\tdma_min|slots|count\(2) & ( 
-- (\tdma_min|interfaces:2:interface|recv.data[25]~0_combout\ & (!\tdma_min|slots|count[1]~DUPLICATE_q\ & \tdma_min|slots|count\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~0_combout\,
	datab => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|slots|ALT_INV_count\(0),
	dataf => \tdma_min|slots|ALT_INV_count\(2),
	combout => \tdma_min|interfaces:2:interface|recv.data[25]~2_combout\);

-- Location: LABCELL_X27_Y6_N3
\tdma_min|interfaces:2:interface|recv.data[25]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|recv.data[25]~1_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( (!\tdma_min|slots|count\(2) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\)) # (\tdma_min|interfaces:0:interface|ack~combout\))) # 
-- (\tdma_min|slots|count\(2) & (((\tdma_min|slots|count[1]~DUPLICATE_q\ & \tdma_min|interfaces:4:interface|ack~combout\)))) ) ) # ( !\tdma_min|interfaces:2:interface|ack~combout\ & ( (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:0:interface|ack~combout\)) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:4:interface|ack~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111000000100000011110100010101001111010001010100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|interfaces:4:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|recv.data[25]~1_combout\);

-- Location: MLABCELL_X25_Y6_N30
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X25_Y6_N31
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: MLABCELL_X25_Y6_N33
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X25_Y6_N35
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: MLABCELL_X25_Y6_N36
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X25_Y6_N37
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: MLABCELL_X25_Y6_N39
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X25_Y6_N41
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: MLABCELL_X25_Y6_N42
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X25_Y6_N43
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: MLABCELL_X25_Y6_N45
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

-- Location: FF_X25_Y6_N46
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: MLABCELL_X25_Y6_N48
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\);

-- Location: FF_X25_Y6_N49
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6));

-- Location: MLABCELL_X25_Y6_N51
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\);

-- Location: FF_X25_Y6_N52
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7));

-- Location: MLABCELL_X25_Y6_N12
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: FF_X25_Y6_N14
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:2:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: FF_X25_Y6_N11
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

-- Location: MLABCELL_X25_Y6_N9
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = (!\tdma_min|interfaces:2:interface|ack~combout\ & 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0)))) # (\tdma_min|interfaces:2:interface|ack~combout\ & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011101110010001001110111001000100111011100100010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: LABCELL_X24_Y6_N30
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X25_Y6_N6
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\);

-- Location: FF_X24_Y6_N31
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: FF_X25_Y6_N26
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

-- Location: MLABCELL_X25_Y6_N24
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) ) # ( !\tdma_min|interfaces:2:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: LABCELL_X24_Y6_N33
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X24_Y6_N35
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: FF_X25_Y6_N20
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

-- Location: MLABCELL_X25_Y6_N18
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = (!\tdma_min|interfaces:2:interface|ack~combout\ & 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2)))) # (\tdma_min|interfaces:2:interface|ack~combout\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: LABCELL_X24_Y6_N36
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X24_Y6_N37
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: FF_X25_Y6_N29
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

-- Location: MLABCELL_X25_Y6_N27
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) ) # ( !\tdma_min|interfaces:2:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: LABCELL_X24_Y6_N39
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X24_Y6_N40
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: FF_X25_Y6_N5
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

-- Location: MLABCELL_X25_Y6_N3
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ( \tdma_min|interfaces:2:interface|ack~combout\ 
-- & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ( 
-- \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) ) ) # ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) & ( !\tdma_min|interfaces:2:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: LABCELL_X24_Y6_N42
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X24_Y6_N43
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: FF_X25_Y6_N59
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

-- Location: MLABCELL_X25_Y6_N57
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) ) # ( !\tdma_min|interfaces:2:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: LABCELL_X24_Y6_N45
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

-- Location: FF_X24_Y6_N47
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: FF_X25_Y6_N56
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

-- Location: MLABCELL_X25_Y6_N54
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) ) # ( !\tdma_min|interfaces:2:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: LABCELL_X24_Y6_N48
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

-- Location: FF_X24_Y6_N49
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

-- Location: FF_X25_Y6_N23
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

-- Location: MLABCELL_X25_Y6_N21
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = (!\tdma_min|interfaces:2:interface|ack~combout\ & 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)))) # (\tdma_min|interfaces:2:interface|ack~combout\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

-- Location: LABCELL_X33_Y2_N18
\asp_cor|correlation_second_half~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|correlation_second_half~1_combout\ = ( \asp_cor|LessThan0~1_combout\ & ( (\asp_cor|state.S3~q\ & ((!\asp_cor|LessThan0~2_combout\) # (!\asp_cor|LessThan0~0_combout\))) ) ) # ( !\asp_cor|LessThan0~1_combout\ & ( \asp_cor|state.S3~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111000000000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_LessThan0~2_combout\,
	datac => \asp_cor|ALT_INV_LessThan0~0_combout\,
	datad => \asp_cor|ALT_INV_state.S3~q\,
	dataf => \asp_cor|ALT_INV_LessThan0~1_combout\,
	combout => \asp_cor|correlation_second_half~1_combout\);

-- Location: LABCELL_X33_Y2_N39
\asp_cor|multiplicand_temp[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|multiplicand_temp[1]~0_combout\ = ( !\asp_cor|correlation_second_half~1_combout\ & ( (!\asp_cor|state.S2~q\ & !\asp_cor|state.S1~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S2~q\,
	datab => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	dataf => \asp_cor|ALT_INV_correlation_second_half~1_combout\,
	combout => \asp_cor|multiplicand_temp[1]~0_combout\);

-- Location: LABCELL_X31_Y3_N6
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[28]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[28]~1_combout\ = ( \tdma_min|interfaces:3:interface|ack~combout\ & ( (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) & !\tdma_min|slots|count\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datac => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[28]~1_combout\);

-- Location: LABCELL_X30_Y5_N48
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[28]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[28]~2_combout\ = ( \tdma_min|slots|count\(2) & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[28]~2_combout\);

-- Location: LABCELL_X30_Y3_N9
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[29]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[29]~3_combout\ = ( \tdma_min|interfaces:3:interface|ack~combout\ & ( (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) & !\tdma_min|slots|count\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datac => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[29]~3_combout\);

-- Location: LABCELL_X35_Y8_N0
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X35_Y8_N1
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LABCELL_X35_Y8_N3
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X35_Y8_N5
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LABCELL_X35_Y8_N6
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X35_Y8_N7
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LABCELL_X35_Y8_N9
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X35_Y8_N10
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LABCELL_X35_Y8_N12
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X35_Y8_N13
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LABCELL_X35_Y8_N15
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

-- Location: FF_X35_Y8_N16
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LABCELL_X35_Y8_N18
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\);

-- Location: FF_X35_Y8_N19
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6));

-- Location: LABCELL_X35_Y8_N21
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\);

-- Location: FF_X35_Y8_N22
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7));

-- Location: FF_X35_Y7_N44
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

-- Location: LABCELL_X35_Y7_N48
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: FF_X35_Y7_N26
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	sload => VCC,
	ena => \tdma_min|interfaces:1:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: LABCELL_X35_Y7_N42
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( (!\tdma_min|interfaces:1:interface|ack~combout\ 
-- & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0)) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0)) # (\tdma_min|interfaces:1:interface|ack~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: LABCELL_X35_Y7_N0
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: LABCELL_X35_Y7_N45
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\ = (\tdma_min|interfaces:1:interface|ack~combout\ & !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\);

-- Location: FF_X35_Y7_N2
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: FF_X35_Y7_N38
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

-- Location: LABCELL_X35_Y7_N36
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = (!\tdma_min|interfaces:1:interface|ack~combout\ & 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1)))) # (\tdma_min|interfaces:1:interface|ack~combout\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: FF_X35_Y7_N41
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

-- Location: LABCELL_X35_Y7_N3
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X35_Y7_N4
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: LABCELL_X35_Y7_N39
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2)) # (\tdma_min|interfaces:1:interface|ack~combout\) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( (!\tdma_min|interfaces:1:interface|ack~combout\ & 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: LABCELL_X35_Y7_N6
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X35_Y7_N7
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: FF_X35_Y6_N35
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

-- Location: LABCELL_X35_Y6_N33
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:1:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) ) # ( !\tdma_min|interfaces:1:interface|ack~combout\ & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: LABCELL_X35_Y7_N9
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X35_Y7_N11
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: FF_X35_Y7_N35
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

-- Location: LABCELL_X35_Y7_N33
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = (!\tdma_min|interfaces:1:interface|ack~combout\ & 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4)))) # (\tdma_min|interfaces:1:interface|ack~combout\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: FF_X35_Y7_N32
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

-- Location: LABCELL_X35_Y7_N12
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X35_Y7_N14
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: LABCELL_X35_Y7_N30
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5)) # (\tdma_min|interfaces:1:interface|ack~combout\) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( (!\tdma_min|interfaces:1:interface|ack~combout\ & 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: LABCELL_X35_Y7_N15
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

-- Location: FF_X35_Y7_N17
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: FF_X35_Y7_N49
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

-- Location: LABCELL_X35_Y7_N24
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( 
-- (!\tdma_min|interfaces:1:interface|ack~combout\) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) & ( (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) & 
-- \tdma_min|interfaces:1:interface|ack~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: FF_X35_Y7_N53
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

-- Location: LABCELL_X35_Y7_N18
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

-- Location: FF_X35_Y7_N19
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

-- Location: LABCELL_X35_Y7_N51
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)) # (\tdma_min|interfaces:1:interface|ack~combout\) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( (!\tdma_min|interfaces:1:interface|ack~combout\ & 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

-- Location: FF_X36_Y6_N53
\asp_pd|last_correlation_value[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(21));

-- Location: LABCELL_X27_Y5_N57
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[1]~9_combout\ = (!\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ((!\tdma_min|slots|count\(2) & 
-- ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1)))) # (\tdma_min|slots|count\(2) & (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000000100100011000000010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[1]~9_combout\);

-- Location: LABCELL_X31_Y3_N36
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[1]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[1]~8_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) & ( \tdma_min|interfaces:3:interface|ack~combout\ & ( !\tdma_min|slots|count\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[1]~8_combout\);

-- Location: LABCELL_X29_Y5_N21
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[2]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[2]~15_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) & ( (!\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & 
-- ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2)) # (\tdma_min|slots|count\(2)))) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) & ( 
-- (!\tdma_min|slots|count\(2) & (!\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100001000100110011000100010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[2]~15_combout\);

-- Location: LABCELL_X29_Y5_N6
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[2]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[2]~14_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) & ( \tdma_min|interfaces:3:interface|ack~combout\ & ( !\tdma_min|slots|count\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[2]~14_combout\);

-- Location: FF_X31_Y6_N44
\asp_cor|avg_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|avg_data~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data\(3));

-- Location: FF_X31_Y6_N8
\asp_cor|avg_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|avg_data~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data\(4));

-- Location: LABCELL_X33_Y2_N36
\asp_cor|correlation[35]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|correlation[35]~0_combout\ = ( !\asp_cor|Selector114~0_combout\ & ( (!\asp_cor|state.S2~q\ & !\asp_cor|state.S1~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S2~q\,
	datab => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	dataf => \asp_cor|ALT_INV_Selector114~0_combout\,
	combout => \asp_cor|correlation[35]~0_combout\);

-- Location: FF_X30_Y2_N23
\asp_cor|correlation[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~101_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation[7]~DUPLICATE_q\);

-- Location: FF_X35_Y2_N56
\asp_cor|avg_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|avg_data~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data\(5));

-- Location: LABCELL_X31_Y3_N30
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[5]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[5]~15_combout\ = ( \tdma_min|interfaces:3:interface|ack~combout\ & ( (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) & !\tdma_min|slots|count\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	datac => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[5]~15_combout\);

-- Location: FF_X30_Y2_N26
\asp_cor|correlation[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~141_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation[8]~DUPLICATE_q\);

-- Location: FF_X35_Y2_N59
\asp_cor|avg_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|avg_data~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data\(6));

-- Location: LABCELL_X29_Y5_N30
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[6]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[6]~19_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6)) # (\tdma_min|slots|count\(2)) ) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[6]~19_combout\);

-- Location: LABCELL_X27_Y3_N24
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[6]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[6]~18_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) & ( \tdma_min|interfaces:3:interface|ack~combout\ & ( !\tdma_min|slots|count\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[6]~18_combout\);

-- Location: FF_X33_Y4_N56
\asp_cor|avg_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|avg_data~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data\(7));

-- Location: FF_X30_Y1_N32
\asp_cor|correlation[30]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~133_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation[30]~DUPLICATE_q\);

-- Location: FF_X33_Y2_N14
\asp_cor|state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector115~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|state.S1~q\);

-- Location: LABCELL_X29_Y5_N24
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[8]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[8]~23_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8)) # (\tdma_min|slots|count\(2)) ) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[8]~23_combout\);

-- Location: LABCELL_X33_Y3_N51
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[8]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[8]~22_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:3:interface|ack~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100010001000000000000000000010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[8]~22_combout\);

-- Location: LABCELL_X31_Y6_N27
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[3]~13_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:3:interface|ack~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[3]~13_combout\);

-- Location: LABCELL_X27_Y5_N36
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[10]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[10]~22_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( 
-- (\tdma_min|slots|count\(2)) # (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10)) ) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) & !\tdma_min|slots|count\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	datac => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[10]~22_combout\);

-- Location: LABCELL_X31_Y5_N42
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[10]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[10]~21_combout\ = ( \tdma_min|interfaces:3:interface|ack~combout\ & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[10]~21_combout\);

-- Location: LABCELL_X30_Y1_N36
\asp_cor|Add6~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~61_sumout\ = SUM(( \asp_cor|correlation\(32) ) + ( GND ) + ( \asp_cor|Add6~126\ ))
-- \asp_cor|Add6~62\ = CARRY(( \asp_cor|correlation\(32) ) + ( GND ) + ( \asp_cor|Add6~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_correlation\(32),
	cin => \asp_cor|Add6~126\,
	sumout => \asp_cor|Add6~61_sumout\,
	cout => \asp_cor|Add6~62\);

-- Location: LABCELL_X30_Y1_N39
\asp_cor|Add6~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~53_sumout\ = SUM(( \asp_cor|correlation\(33) ) + ( GND ) + ( \asp_cor|Add6~62\ ))
-- \asp_cor|Add6~54\ = CARRY(( \asp_cor|correlation\(33) ) + ( GND ) + ( \asp_cor|Add6~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_correlation\(33),
	cin => \asp_cor|Add6~62\,
	sumout => \asp_cor|Add6~53_sumout\,
	cout => \asp_cor|Add6~54\);

-- Location: FF_X30_Y1_N41
\asp_cor|correlation[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~53_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(33));

-- Location: LABCELL_X30_Y3_N15
\asp_cor|sendSignal.data[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|sendSignal.data[13]~feeder_combout\ = ( \asp_cor|correlation\(33) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_cor|ALT_INV_correlation\(33),
	combout => \asp_cor|sendSignal.data[13]~feeder_combout\);

-- Location: FF_X33_Y4_N26
\asp_cor|avg_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|avg_data~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data\(11));

-- Location: FF_X30_Y1_N44
\asp_cor|correlation[34]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~45_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation[34]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y1_N42
\asp_cor|Add6~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~45_sumout\ = SUM(( \asp_cor|correlation[34]~DUPLICATE_q\ ) + ( GND ) + ( \asp_cor|Add6~54\ ))
-- \asp_cor|Add6~46\ = CARRY(( \asp_cor|correlation[34]~DUPLICATE_q\ ) + ( GND ) + ( \asp_cor|Add6~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_correlation[34]~DUPLICATE_q\,
	cin => \asp_cor|Add6~54\,
	sumout => \asp_cor|Add6~45_sumout\,
	cout => \asp_cor|Add6~46\);

-- Location: FF_X30_Y1_N43
\asp_cor|correlation[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~45_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(34));

-- Location: LABCELL_X30_Y3_N18
\asp_cor|sendSignal.data[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|sendSignal.data[14]~feeder_combout\ = ( \asp_cor|correlation\(34) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_cor|ALT_INV_correlation\(34),
	combout => \asp_cor|sendSignal.data[14]~feeder_combout\);

-- Location: FF_X30_Y2_N44
\asp_cor|correlation[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~49_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation[14]~DUPLICATE_q\);

-- Location: LABCELL_X31_Y5_N3
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[12]~12_combout\ = ( !\tdma_min|slots|count\(2) & ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) & ( \tdma_min|interfaces:3:interface|ack~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[12]~12_combout\);

-- Location: LABCELL_X27_Y5_N18
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~16_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( 
-- (\tdma_min|slots|count\(2)) # (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5)) ) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) & !\tdma_min|slots|count\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	datac => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~16_combout\);

-- Location: FF_X36_Y4_N43
\asp_pd|peak_type[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|peak_type[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|peak_type[1]~DUPLICATE_q\);

-- Location: FF_X36_Y4_N4
\asp_pd|peak_type[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|peak_type[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|peak_type[0]~DUPLICATE_q\);

-- Location: LABCELL_X37_Y4_N42
\asp_pd|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Equal4~0_combout\ = ( \asp_pd|peak_type[0]~DUPLICATE_q\ & ( !\asp_pd|peak_type[1]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_pd|ALT_INV_peak_type[1]~DUPLICATE_q\,
	dataf => \asp_pd|ALT_INV_peak_type[0]~DUPLICATE_q\,
	combout => \asp_pd|Equal4~0_combout\);

-- Location: LABCELL_X27_Y3_N42
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[9]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[9]~19_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) & ( \tdma_min|interfaces:3:interface|ack~combout\ & ( !\tdma_min|slots|count\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[9]~19_combout\);

-- Location: LABCELL_X29_Y5_N12
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[9]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[9]~20_combout\ = ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( (!\tdma_min|slots|count\(2) & 
-- ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9)))) # (\tdma_min|slots|count\(2) & (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[9]~20_combout\);

-- Location: LABCELL_X30_Y1_N45
\asp_cor|Add6~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~149_sumout\ = SUM(( \asp_cor|correlation\(35) ) + ( GND ) + ( \asp_cor|Add6~46\ ))
-- \asp_cor|Add6~150\ = CARRY(( \asp_cor|correlation\(35) ) + ( GND ) + ( \asp_cor|Add6~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_correlation\(35),
	cin => \asp_cor|Add6~46\,
	sumout => \asp_cor|Add6~149_sumout\,
	cout => \asp_cor|Add6~150\);

-- Location: FF_X30_Y1_N47
\asp_cor|correlation[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~149_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(35));

-- Location: LABCELL_X30_Y3_N36
\asp_cor|sendSignal.data[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|sendSignal.data[15]~feeder_combout\ = \asp_cor|correlation\(35)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_correlation\(35),
	combout => \asp_cor|sendSignal.data[15]~feeder_combout\);

-- Location: FF_X34_Y6_N47
\asp_cor|avg_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|avg_data~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data\(13));

-- Location: FF_X30_Y1_N50
\asp_cor|correlation[36]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~25_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation[36]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y1_N48
\asp_cor|Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~25_sumout\ = SUM(( \asp_cor|correlation[36]~DUPLICATE_q\ ) + ( GND ) + ( \asp_cor|Add6~150\ ))
-- \asp_cor|Add6~26\ = CARRY(( \asp_cor|correlation[36]~DUPLICATE_q\ ) + ( GND ) + ( \asp_cor|Add6~150\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_correlation[36]~DUPLICATE_q\,
	cin => \asp_cor|Add6~150\,
	sumout => \asp_cor|Add6~25_sumout\,
	cout => \asp_cor|Add6~26\);

-- Location: FF_X30_Y1_N49
\asp_cor|correlation[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~25_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(36));

-- Location: LABCELL_X30_Y3_N30
\asp_cor|sendSignal.data[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|sendSignal.data[16]~feeder_combout\ = ( \asp_cor|correlation\(36) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_cor|ALT_INV_correlation\(36),
	combout => \asp_cor|sendSignal.data[16]~feeder_combout\);

-- Location: FF_X34_Y6_N8
\asp_cor|avg_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|avg_data~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data\(14));

-- Location: MLABCELL_X34_Y6_N48
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[14]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[14]~10_combout\ = ( \tdma_min|interfaces:3:interface|ack~combout\ & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[14]~10_combout\);

-- Location: LABCELL_X30_Y1_N51
\asp_cor|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~17_sumout\ = SUM(( \asp_cor|correlation\(37) ) + ( GND ) + ( \asp_cor|Add6~26\ ))
-- \asp_cor|Add6~18\ = CARRY(( \asp_cor|correlation\(37) ) + ( GND ) + ( \asp_cor|Add6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_correlation\(37),
	cin => \asp_cor|Add6~26\,
	sumout => \asp_cor|Add6~17_sumout\,
	cout => \asp_cor|Add6~18\);

-- Location: FF_X30_Y1_N53
\asp_cor|correlation[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~17_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(37));

-- Location: LABCELL_X30_Y3_N51
\asp_cor|sendSignal.data[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|sendSignal.data[17]~feeder_combout\ = \asp_cor|correlation\(37)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_correlation\(37),
	combout => \asp_cor|sendSignal.data[17]~feeder_combout\);

-- Location: LABCELL_X31_Y4_N57
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[15]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[15]~24_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( 
-- (!\tdma_min|slots|count\(2)) # (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15)) ) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( (\tdma_min|slots|count\(2) & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[15]~24_combout\);

-- Location: FF_X30_Y1_N56
\asp_cor|correlation[38]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~157_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation[38]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y1_N54
\asp_cor|Add6~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~157_sumout\ = SUM(( \asp_cor|correlation[38]~DUPLICATE_q\ ) + ( GND ) + ( \asp_cor|Add6~18\ ))
-- \asp_cor|Add6~158\ = CARRY(( \asp_cor|correlation[38]~DUPLICATE_q\ ) + ( GND ) + ( \asp_cor|Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_correlation[38]~DUPLICATE_q\,
	cin => \asp_cor|Add6~18\,
	sumout => \asp_cor|Add6~157_sumout\,
	cout => \asp_cor|Add6~158\);

-- Location: FF_X30_Y1_N55
\asp_cor|correlation[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~157_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(38));

-- Location: LABCELL_X30_Y3_N45
\asp_cor|sendSignal.data[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|sendSignal.data[18]~feeder_combout\ = \asp_cor|correlation\(38)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_correlation\(38),
	combout => \asp_cor|sendSignal.data[18]~feeder_combout\);

-- Location: LABCELL_X35_Y2_N51
\asp_cor|multiplicand_temp[0]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|multiplicand_temp[0]~SCLR_LUT_combout\ = ( \asp_cor|avg_data~0_combout\ & ( !\asp_cor|Selector114~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_Selector114~0_combout\,
	dataf => \asp_cor|ALT_INV_avg_data~0_combout\,
	combout => \asp_cor|multiplicand_temp[0]~SCLR_LUT_combout\);

-- Location: LABCELL_X35_Y2_N33
\asp_cor|multiplicand_temp[1]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|multiplicand_temp[1]~SCLR_LUT_combout\ = ( !\asp_cor|Selector114~0_combout\ & ( \asp_cor|avg_data~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \asp_cor|ALT_INV_Selector114~0_combout\,
	dataf => \asp_cor|ALT_INV_avg_data~1_combout\,
	combout => \asp_cor|multiplicand_temp[1]~SCLR_LUT_combout\);

-- Location: LABCELL_X35_Y2_N48
\asp_cor|multiplicand_temp[2]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|multiplicand_temp[2]~SCLR_LUT_combout\ = (!\asp_cor|Selector114~0_combout\ & \asp_cor|avg_data~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_Selector114~0_combout\,
	datac => \asp_cor|ALT_INV_avg_data~2_combout\,
	combout => \asp_cor|multiplicand_temp[2]~SCLR_LUT_combout\);

-- Location: LABCELL_X35_Y2_N0
\asp_cor|multiplicand_temp[3]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|multiplicand_temp[3]~SCLR_LUT_combout\ = (!\asp_cor|Selector114~0_combout\ & \asp_cor|avg_data~3_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_Selector114~0_combout\,
	datad => \asp_cor|ALT_INV_avg_data~3_combout\,
	combout => \asp_cor|multiplicand_temp[3]~SCLR_LUT_combout\);

-- Location: LABCELL_X31_Y6_N57
\asp_cor|multiplicand_temp[4]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|multiplicand_temp[4]~SCLR_LUT_combout\ = ( \asp_cor|avg_data~4_combout\ & ( !\asp_cor|Selector114~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_Selector114~0_combout\,
	dataf => \asp_cor|ALT_INV_avg_data~4_combout\,
	combout => \asp_cor|multiplicand_temp[4]~SCLR_LUT_combout\);

-- Location: LABCELL_X35_Y2_N36
\asp_cor|multiplicand_temp[5]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|multiplicand_temp[5]~SCLR_LUT_combout\ = (!\asp_cor|Selector114~0_combout\ & \asp_cor|avg_data~5_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_Selector114~0_combout\,
	datac => \asp_cor|ALT_INV_avg_data~5_combout\,
	combout => \asp_cor|multiplicand_temp[5]~SCLR_LUT_combout\);

-- Location: LABCELL_X35_Y2_N39
\asp_cor|multiplicand_temp[6]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|multiplicand_temp[6]~SCLR_LUT_combout\ = ( \asp_cor|avg_data~6_combout\ & ( !\asp_cor|Selector114~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_Selector114~0_combout\,
	dataf => \asp_cor|ALT_INV_avg_data~6_combout\,
	combout => \asp_cor|multiplicand_temp[6]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y4_N42
\asp_cor|multiplicand_temp[7]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|multiplicand_temp[7]~SCLR_LUT_combout\ = ( !\asp_cor|Selector114~0_combout\ & ( \asp_cor|avg_data~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_avg_data~7_combout\,
	datae => \asp_cor|ALT_INV_Selector114~0_combout\,
	combout => \asp_cor|multiplicand_temp[7]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y4_N15
\asp_cor|multiplicand_temp[8]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|multiplicand_temp[8]~SCLR_LUT_combout\ = ( !\asp_cor|Selector114~0_combout\ & ( \asp_cor|avg_data~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \asp_cor|ALT_INV_Selector114~0_combout\,
	dataf => \asp_cor|ALT_INV_avg_data~8_combout\,
	combout => \asp_cor|multiplicand_temp[8]~SCLR_LUT_combout\);

-- Location: LABCELL_X35_Y2_N6
\asp_cor|multiplicand_temp[9]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|multiplicand_temp[9]~SCLR_LUT_combout\ = (!\asp_cor|Selector114~0_combout\ & \asp_cor|avg_data~9_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_Selector114~0_combout\,
	datac => \asp_cor|ALT_INV_avg_data~9_combout\,
	combout => \asp_cor|multiplicand_temp[9]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y4_N33
\asp_cor|multiplicand_temp[10]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|multiplicand_temp[10]~SCLR_LUT_combout\ = ( !\asp_cor|Selector114~0_combout\ & ( \asp_cor|avg_data~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \asp_cor|ALT_INV_Selector114~0_combout\,
	dataf => \asp_cor|ALT_INV_avg_data~10_combout\,
	combout => \asp_cor|multiplicand_temp[10]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y4_N48
\asp_cor|multiplicand_temp[11]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|multiplicand_temp[11]~SCLR_LUT_combout\ = ( !\asp_cor|Selector114~0_combout\ & ( \asp_cor|avg_data~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \asp_cor|ALT_INV_Selector114~0_combout\,
	dataf => \asp_cor|ALT_INV_avg_data~11_combout\,
	combout => \asp_cor|multiplicand_temp[11]~SCLR_LUT_combout\);

-- Location: LABCELL_X33_Y2_N48
\asp_cor|multiplicand_temp[12]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|multiplicand_temp[12]~SCLR_LUT_combout\ = ( \asp_cor|avg_data~12_combout\ & ( !\asp_cor|Selector114~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_Selector114~0_combout\,
	dataf => \asp_cor|ALT_INV_avg_data~12_combout\,
	combout => \asp_cor|multiplicand_temp[12]~SCLR_LUT_combout\);

-- Location: LABCELL_X35_Y2_N24
\asp_cor|multiplicand_temp[13]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|multiplicand_temp[13]~SCLR_LUT_combout\ = (\asp_cor|avg_data~13_combout\ & !\asp_cor|Selector114~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_avg_data~13_combout\,
	datad => \asp_cor|ALT_INV_Selector114~0_combout\,
	combout => \asp_cor|multiplicand_temp[13]~SCLR_LUT_combout\);

-- Location: LABCELL_X35_Y2_N45
\asp_cor|multiplicand_temp[14]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|multiplicand_temp[14]~SCLR_LUT_combout\ = (!\asp_cor|Selector114~0_combout\ & \asp_cor|avg_data~14_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_Selector114~0_combout\,
	datad => \asp_cor|ALT_INV_avg_data~14_combout\,
	combout => \asp_cor|multiplicand_temp[14]~SCLR_LUT_combout\);

-- Location: LABCELL_X35_Y2_N42
\asp_cor|multiplicand_temp[15]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|multiplicand_temp[15]~SCLR_LUT_combout\ = ( \asp_cor|avg_data~15_combout\ & ( !\asp_cor|Selector114~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_Selector114~0_combout\,
	dataf => \asp_cor|ALT_INV_avg_data~15_combout\,
	combout => \asp_cor|multiplicand_temp[15]~SCLR_LUT_combout\);

-- Location: DSP_X32_Y2_N0
\asp_cor|Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 16,
	ay_scan_in_clock => "0",
	ay_scan_in_width => 16,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \asp_cor|Mult0~8_ACLR_bus\,
	clk => \asp_cor|Mult0~8_CLK_bus\,
	ena => \asp_cor|Mult0~8_ENA_bus\,
	ax => \asp_cor|Mult0~8_AX_bus\,
	ay => \asp_cor|Mult0~8_AY_bus\,
	resulta => \asp_cor|Mult0~8_RESULTA_bus\);

-- Location: LABCELL_X31_Y2_N9
\asp_cor|Selector23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector23~0_combout\ = ( \asp_cor|Mult0~26\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(18))) # (\asp_cor|state.S1~DUPLICATE_q\) ) ) # ( !\asp_cor|Mult0~26\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(18)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datab => \asp_cor|ALT_INV_state.S2~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(18),
	dataf => \asp_cor|ALT_INV_Mult0~26\,
	combout => \asp_cor|Selector23~0_combout\);

-- Location: FF_X31_Y2_N11
\asp_cor|correlation_pair_product[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(18));

-- Location: FF_X30_Y2_N56
\asp_cor|correlation[18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~13_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation[18]~DUPLICATE_q\);

-- Location: FF_X30_Y2_N53
\asp_cor|correlation[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~21_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(17));

-- Location: LABCELL_X31_Y2_N36
\asp_cor|Selector29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector29~0_combout\ = ( \asp_cor|Mult0~20\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(12))) # (\asp_cor|state.S1~DUPLICATE_q\) ) ) # ( !\asp_cor|Mult0~20\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(12)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datab => \asp_cor|ALT_INV_state.S2~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(12),
	dataf => \asp_cor|ALT_INV_Mult0~20\,
	combout => \asp_cor|Selector29~0_combout\);

-- Location: FF_X31_Y2_N37
\asp_cor|correlation_pair_product[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(12));

-- Location: LABCELL_X29_Y2_N0
\asp_cor|Selector30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector30~0_combout\ = ( \asp_cor|Mult0~19\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(11))) # (\asp_cor|state.S1~DUPLICATE_q\) ) ) # ( !\asp_cor|Mult0~19\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(11)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_state.S2~q\,
	datac => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(11),
	dataf => \asp_cor|ALT_INV_Mult0~19\,
	combout => \asp_cor|Selector30~0_combout\);

-- Location: FF_X29_Y2_N1
\asp_cor|correlation_pair_product[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(11));

-- Location: LABCELL_X31_Y2_N39
\asp_cor|Selector31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector31~0_combout\ = ( \asp_cor|Mult0~18\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(10))) # (\asp_cor|state.S1~DUPLICATE_q\) ) ) # ( !\asp_cor|Mult0~18\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(10)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datab => \asp_cor|ALT_INV_state.S2~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(10),
	dataf => \asp_cor|ALT_INV_Mult0~18\,
	combout => \asp_cor|Selector31~0_combout\);

-- Location: FF_X31_Y2_N41
\asp_cor|correlation_pair_product[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(10));

-- Location: FF_X30_Y2_N17
\asp_cor|correlation[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~85_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(5));

-- Location: LABCELL_X31_Y2_N54
\asp_cor|Selector39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector39~0_combout\ = ( \asp_cor|Mult0~10\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(2))) # (\asp_cor|state.S1~DUPLICATE_q\) ) ) # ( !\asp_cor|Mult0~10\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(2)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datab => \asp_cor|ALT_INV_state.S2~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(2),
	dataf => \asp_cor|ALT_INV_Mult0~10\,
	combout => \asp_cor|Selector39~0_combout\);

-- Location: FF_X31_Y2_N56
\asp_cor|correlation_pair_product[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector39~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(2));

-- Location: LABCELL_X31_Y2_N51
\asp_cor|Selector41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector41~0_combout\ = ( \asp_cor|Mult0~8_resulta\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(0))) # (\asp_cor|state.S1~DUPLICATE_q\) ) ) # ( !\asp_cor|Mult0~8_resulta\ & ( (\asp_cor|state.S2~q\ & 
-- \asp_cor|correlation_pair_product\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datab => \asp_cor|ALT_INV_state.S2~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(0),
	dataf => \asp_cor|ALT_INV_Mult0~8_resulta\,
	combout => \asp_cor|Selector41~0_combout\);

-- Location: FF_X31_Y2_N53
\asp_cor|correlation_pair_product[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector41~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(0));

-- Location: LABCELL_X30_Y2_N0
\asp_cor|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~1_sumout\ = SUM(( \asp_cor|correlation\(0) ) + ( \asp_cor|correlation_pair_product\(0) ) + ( !VCC ))
-- \asp_cor|Add6~2\ = CARRY(( \asp_cor|correlation\(0) ) + ( \asp_cor|correlation_pair_product\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_correlation_pair_product\(0),
	datad => \asp_cor|ALT_INV_correlation\(0),
	cin => GND,
	sumout => \asp_cor|Add6~1_sumout\,
	cout => \asp_cor|Add6~2\);

-- Location: FF_X30_Y2_N2
\asp_cor|correlation[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~1_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(0));

-- Location: LABCELL_X30_Y2_N3
\asp_cor|Add6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~33_sumout\ = SUM(( \asp_cor|correlation\(1) ) + ( \asp_cor|correlation_pair_product\(1) ) + ( \asp_cor|Add6~2\ ))
-- \asp_cor|Add6~34\ = CARRY(( \asp_cor|correlation\(1) ) + ( \asp_cor|correlation_pair_product\(1) ) + ( \asp_cor|Add6~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_correlation\(1),
	datac => \asp_cor|ALT_INV_correlation_pair_product\(1),
	cin => \asp_cor|Add6~2\,
	sumout => \asp_cor|Add6~33_sumout\,
	cout => \asp_cor|Add6~34\);

-- Location: LABCELL_X30_Y2_N6
\asp_cor|Add6~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~77_sumout\ = SUM(( \asp_cor|correlation_pair_product\(2) ) + ( \asp_cor|correlation\(2) ) + ( \asp_cor|Add6~34\ ))
-- \asp_cor|Add6~78\ = CARRY(( \asp_cor|correlation_pair_product\(2) ) + ( \asp_cor|correlation\(2) ) + ( \asp_cor|Add6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_cor|ALT_INV_correlation_pair_product\(2),
	dataf => \asp_cor|ALT_INV_correlation\(2),
	cin => \asp_cor|Add6~34\,
	sumout => \asp_cor|Add6~77_sumout\,
	cout => \asp_cor|Add6~78\);

-- Location: FF_X30_Y2_N7
\asp_cor|correlation[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~77_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(2));

-- Location: LABCELL_X30_Y2_N9
\asp_cor|Add6~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~69_sumout\ = SUM(( \asp_cor|correlation\(3) ) + ( \asp_cor|correlation_pair_product\(3) ) + ( \asp_cor|Add6~78\ ))
-- \asp_cor|Add6~70\ = CARRY(( \asp_cor|correlation\(3) ) + ( \asp_cor|correlation_pair_product\(3) ) + ( \asp_cor|Add6~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_correlation_pair_product\(3),
	datac => \asp_cor|ALT_INV_correlation\(3),
	cin => \asp_cor|Add6~78\,
	sumout => \asp_cor|Add6~69_sumout\,
	cout => \asp_cor|Add6~70\);

-- Location: LABCELL_X30_Y2_N12
\asp_cor|Add6~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~93_sumout\ = SUM(( \asp_cor|correlation_pair_product\(4) ) + ( \asp_cor|correlation\(4) ) + ( \asp_cor|Add6~70\ ))
-- \asp_cor|Add6~94\ = CARRY(( \asp_cor|correlation_pair_product\(4) ) + ( \asp_cor|correlation\(4) ) + ( \asp_cor|Add6~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_correlation_pair_product\(4),
	dataf => \asp_cor|ALT_INV_correlation\(4),
	cin => \asp_cor|Add6~70\,
	sumout => \asp_cor|Add6~93_sumout\,
	cout => \asp_cor|Add6~94\);

-- Location: LABCELL_X30_Y2_N15
\asp_cor|Add6~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~85_sumout\ = SUM(( \asp_cor|correlation\(5) ) + ( \asp_cor|correlation_pair_product\(5) ) + ( \asp_cor|Add6~94\ ))
-- \asp_cor|Add6~86\ = CARRY(( \asp_cor|correlation\(5) ) + ( \asp_cor|correlation_pair_product\(5) ) + ( \asp_cor|Add6~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_correlation_pair_product\(5),
	datab => \asp_cor|ALT_INV_correlation\(5),
	cin => \asp_cor|Add6~94\,
	sumout => \asp_cor|Add6~85_sumout\,
	cout => \asp_cor|Add6~86\);

-- Location: LABCELL_X30_Y2_N18
\asp_cor|Add6~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~109_sumout\ = SUM(( \asp_cor|correlation\(6) ) + ( \asp_cor|correlation_pair_product\(6) ) + ( \asp_cor|Add6~86\ ))
-- \asp_cor|Add6~110\ = CARRY(( \asp_cor|correlation\(6) ) + ( \asp_cor|correlation_pair_product\(6) ) + ( \asp_cor|Add6~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_correlation\(6),
	dataf => \asp_cor|ALT_INV_correlation_pair_product\(6),
	cin => \asp_cor|Add6~86\,
	sumout => \asp_cor|Add6~109_sumout\,
	cout => \asp_cor|Add6~110\);

-- Location: LABCELL_X30_Y2_N21
\asp_cor|Add6~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~101_sumout\ = SUM(( \asp_cor|correlation[7]~DUPLICATE_q\ ) + ( \asp_cor|correlation_pair_product\(7) ) + ( \asp_cor|Add6~110\ ))
-- \asp_cor|Add6~102\ = CARRY(( \asp_cor|correlation[7]~DUPLICATE_q\ ) + ( \asp_cor|correlation_pair_product\(7) ) + ( \asp_cor|Add6~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_correlation[7]~DUPLICATE_q\,
	dataf => \asp_cor|ALT_INV_correlation_pair_product\(7),
	cin => \asp_cor|Add6~110\,
	sumout => \asp_cor|Add6~101_sumout\,
	cout => \asp_cor|Add6~102\);

-- Location: LABCELL_X30_Y2_N24
\asp_cor|Add6~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~141_sumout\ = SUM(( \asp_cor|correlation_pair_product\(8) ) + ( \asp_cor|correlation[8]~DUPLICATE_q\ ) + ( \asp_cor|Add6~102\ ))
-- \asp_cor|Add6~142\ = CARRY(( \asp_cor|correlation_pair_product\(8) ) + ( \asp_cor|correlation[8]~DUPLICATE_q\ ) + ( \asp_cor|Add6~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_correlation[8]~DUPLICATE_q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(8),
	cin => \asp_cor|Add6~102\,
	sumout => \asp_cor|Add6~141_sumout\,
	cout => \asp_cor|Add6~142\);

-- Location: LABCELL_X30_Y2_N27
\asp_cor|Add6~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~117_sumout\ = SUM(( \asp_cor|correlation_pair_product\(9) ) + ( \asp_cor|correlation\(9) ) + ( \asp_cor|Add6~142\ ))
-- \asp_cor|Add6~118\ = CARRY(( \asp_cor|correlation_pair_product\(9) ) + ( \asp_cor|correlation\(9) ) + ( \asp_cor|Add6~142\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_correlation\(9),
	datad => \asp_cor|ALT_INV_correlation_pair_product\(9),
	cin => \asp_cor|Add6~142\,
	sumout => \asp_cor|Add6~117_sumout\,
	cout => \asp_cor|Add6~118\);

-- Location: LABCELL_X30_Y2_N30
\asp_cor|Add6~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~137_sumout\ = SUM(( \asp_cor|correlation\(10) ) + ( \asp_cor|correlation_pair_product\(10) ) + ( \asp_cor|Add6~118\ ))
-- \asp_cor|Add6~138\ = CARRY(( \asp_cor|correlation\(10) ) + ( \asp_cor|correlation_pair_product\(10) ) + ( \asp_cor|Add6~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_correlation\(10),
	datac => \asp_cor|ALT_INV_correlation_pair_product\(10),
	cin => \asp_cor|Add6~118\,
	sumout => \asp_cor|Add6~137_sumout\,
	cout => \asp_cor|Add6~138\);

-- Location: FF_X30_Y2_N32
\asp_cor|correlation[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~137_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(10));

-- Location: LABCELL_X30_Y2_N33
\asp_cor|Add6~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~129_sumout\ = SUM(( \asp_cor|correlation\(11) ) + ( \asp_cor|correlation_pair_product\(11) ) + ( \asp_cor|Add6~138\ ))
-- \asp_cor|Add6~130\ = CARRY(( \asp_cor|correlation\(11) ) + ( \asp_cor|correlation_pair_product\(11) ) + ( \asp_cor|Add6~138\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_correlation\(11),
	datac => \asp_cor|ALT_INV_correlation_pair_product\(11),
	cin => \asp_cor|Add6~138\,
	sumout => \asp_cor|Add6~129_sumout\,
	cout => \asp_cor|Add6~130\);

-- Location: FF_X30_Y2_N35
\asp_cor|correlation[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~129_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(11));

-- Location: LABCELL_X30_Y2_N36
\asp_cor|Add6~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~65_sumout\ = SUM(( \asp_cor|correlation[12]~DUPLICATE_q\ ) + ( \asp_cor|correlation_pair_product\(12) ) + ( \asp_cor|Add6~130\ ))
-- \asp_cor|Add6~66\ = CARRY(( \asp_cor|correlation[12]~DUPLICATE_q\ ) + ( \asp_cor|correlation_pair_product\(12) ) + ( \asp_cor|Add6~130\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_correlation_pair_product\(12),
	datac => \asp_cor|ALT_INV_correlation[12]~DUPLICATE_q\,
	cin => \asp_cor|Add6~130\,
	sumout => \asp_cor|Add6~65_sumout\,
	cout => \asp_cor|Add6~66\);

-- Location: FF_X30_Y2_N38
\asp_cor|correlation[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~65_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation[12]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y2_N39
\asp_cor|Add6~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~57_sumout\ = SUM(( \asp_cor|correlation\(13) ) + ( \asp_cor|correlation_pair_product\(13) ) + ( \asp_cor|Add6~66\ ))
-- \asp_cor|Add6~58\ = CARRY(( \asp_cor|correlation\(13) ) + ( \asp_cor|correlation_pair_product\(13) ) + ( \asp_cor|Add6~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_correlation_pair_product\(13),
	datad => \asp_cor|ALT_INV_correlation\(13),
	cin => \asp_cor|Add6~66\,
	sumout => \asp_cor|Add6~57_sumout\,
	cout => \asp_cor|Add6~58\);

-- Location: LABCELL_X30_Y2_N42
\asp_cor|Add6~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~49_sumout\ = SUM(( \asp_cor|correlation[14]~DUPLICATE_q\ ) + ( \asp_cor|correlation_pair_product\(14) ) + ( \asp_cor|Add6~58\ ))
-- \asp_cor|Add6~50\ = CARRY(( \asp_cor|correlation[14]~DUPLICATE_q\ ) + ( \asp_cor|correlation_pair_product\(14) ) + ( \asp_cor|Add6~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_correlation[14]~DUPLICATE_q\,
	datac => \asp_cor|ALT_INV_correlation_pair_product\(14),
	cin => \asp_cor|Add6~58\,
	sumout => \asp_cor|Add6~49_sumout\,
	cout => \asp_cor|Add6~50\);

-- Location: LABCELL_X30_Y2_N45
\asp_cor|Add6~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~153_sumout\ = SUM(( \asp_cor|correlation\(15) ) + ( \asp_cor|correlation_pair_product\(15) ) + ( \asp_cor|Add6~50\ ))
-- \asp_cor|Add6~154\ = CARRY(( \asp_cor|correlation\(15) ) + ( \asp_cor|correlation_pair_product\(15) ) + ( \asp_cor|Add6~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_correlation_pair_product\(15),
	datad => \asp_cor|ALT_INV_correlation\(15),
	cin => \asp_cor|Add6~50\,
	sumout => \asp_cor|Add6~153_sumout\,
	cout => \asp_cor|Add6~154\);

-- Location: LABCELL_X30_Y2_N48
\asp_cor|Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~29_sumout\ = SUM(( \asp_cor|correlation\(16) ) + ( \asp_cor|correlation_pair_product\(16) ) + ( \asp_cor|Add6~154\ ))
-- \asp_cor|Add6~30\ = CARRY(( \asp_cor|correlation\(16) ) + ( \asp_cor|correlation_pair_product\(16) ) + ( \asp_cor|Add6~154\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_correlation_pair_product\(16),
	datac => \asp_cor|ALT_INV_correlation\(16),
	cin => \asp_cor|Add6~154\,
	sumout => \asp_cor|Add6~29_sumout\,
	cout => \asp_cor|Add6~30\);

-- Location: LABCELL_X30_Y2_N51
\asp_cor|Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~21_sumout\ = SUM(( \asp_cor|correlation_pair_product\(17) ) + ( \asp_cor|correlation\(17) ) + ( \asp_cor|Add6~30\ ))
-- \asp_cor|Add6~22\ = CARRY(( \asp_cor|correlation_pair_product\(17) ) + ( \asp_cor|correlation\(17) ) + ( \asp_cor|Add6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_correlation_pair_product\(17),
	dataf => \asp_cor|ALT_INV_correlation\(17),
	cin => \asp_cor|Add6~30\,
	sumout => \asp_cor|Add6~21_sumout\,
	cout => \asp_cor|Add6~22\);

-- Location: LABCELL_X30_Y2_N54
\asp_cor|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~13_sumout\ = SUM(( \asp_cor|correlation[18]~DUPLICATE_q\ ) + ( \asp_cor|correlation_pair_product\(18) ) + ( \asp_cor|Add6~22\ ))
-- \asp_cor|Add6~14\ = CARRY(( \asp_cor|correlation[18]~DUPLICATE_q\ ) + ( \asp_cor|correlation_pair_product\(18) ) + ( \asp_cor|Add6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_correlation_pair_product\(18),
	datac => \asp_cor|ALT_INV_correlation[18]~DUPLICATE_q\,
	cin => \asp_cor|Add6~22\,
	sumout => \asp_cor|Add6~13_sumout\,
	cout => \asp_cor|Add6~14\);

-- Location: FF_X30_Y2_N55
\asp_cor|correlation[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~13_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(18));

-- Location: LABCELL_X33_Y2_N15
\asp_cor|correlation_first_half~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|correlation_first_half~0_combout\ = ( \asp_cor|correlation_second_half~1_combout\ ) # ( !\asp_cor|correlation_second_half~1_combout\ & ( \asp_cor|correlation_first_half~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_cor|ALT_INV_correlation_first_half~q\,
	dataf => \asp_cor|ALT_INV_correlation_second_half~1_combout\,
	combout => \asp_cor|correlation_first_half~0_combout\);

-- Location: FF_X33_Y2_N17
\asp_cor|correlation_first_half\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|correlation_first_half~0_combout\,
	sclr => \asp_cor|correlation_first_half~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_first_half~q\);

-- Location: LABCELL_X27_Y2_N21
\asp_cor|sendSignal~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|sendSignal~0_combout\ = ( \asp_cor|correlation_second_half~q\ ) # ( !\asp_cor|correlation_second_half~q\ & ( \asp_cor|correlation_first_half~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_correlation_first_half~q\,
	dataf => \asp_cor|ALT_INV_correlation_second_half~q\,
	combout => \asp_cor|sendSignal~0_combout\);

-- Location: FF_X30_Y3_N46
\asp_cor|sendSignal.data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|sendSignal.data[18]~feeder_combout\,
	asdata => \asp_cor|correlation\(18),
	sclr => \asp_cor|ALT_INV_sendSignal~0_combout\,
	sload => \asp_cor|ALT_INV_correlation_first_half~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|sendSignal.data\(18));

-- Location: LABCELL_X30_Y1_N57
\asp_cor|Add6~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~41_sumout\ = SUM(( \asp_cor|correlation\(39) ) + ( GND ) + ( \asp_cor|Add6~158\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_correlation\(39),
	cin => \asp_cor|Add6~158\,
	sumout => \asp_cor|Add6~41_sumout\);

-- Location: FF_X30_Y1_N58
\asp_cor|correlation[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~41_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(39));

-- Location: LABCELL_X30_Y3_N3
\asp_cor|sendSignal.data[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|sendSignal.data[19]~feeder_combout\ = ( \asp_cor|correlation\(39) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_cor|ALT_INV_correlation\(39),
	combout => \asp_cor|sendSignal.data[19]~feeder_combout\);

-- Location: LABCELL_X31_Y2_N12
\asp_cor|Selector22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector22~0_combout\ = (!\asp_cor|state.S1~DUPLICATE_q\ & (\asp_cor|state.S2~q\ & ((\asp_cor|correlation_pair_product\(19))))) # (\asp_cor|state.S1~DUPLICATE_q\ & (((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(19))) # 
-- (\asp_cor|Mult0~27\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datab => \asp_cor|ALT_INV_state.S2~q\,
	datac => \asp_cor|ALT_INV_Mult0~27\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(19),
	combout => \asp_cor|Selector22~0_combout\);

-- Location: FF_X31_Y2_N14
\asp_cor|correlation_pair_product[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(19));

-- Location: FF_X30_Y2_N59
\asp_cor|correlation[19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~9_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation[19]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y2_N57
\asp_cor|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~9_sumout\ = SUM(( \asp_cor|correlation[19]~DUPLICATE_q\ ) + ( \asp_cor|correlation_pair_product\(19) ) + ( \asp_cor|Add6~14\ ))
-- \asp_cor|Add6~10\ = CARRY(( \asp_cor|correlation[19]~DUPLICATE_q\ ) + ( \asp_cor|correlation_pair_product\(19) ) + ( \asp_cor|Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_correlation_pair_product\(19),
	datac => \asp_cor|ALT_INV_correlation[19]~DUPLICATE_q\,
	cin => \asp_cor|Add6~14\,
	sumout => \asp_cor|Add6~9_sumout\,
	cout => \asp_cor|Add6~10\);

-- Location: FF_X30_Y2_N58
\asp_cor|correlation[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~9_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(19));

-- Location: FF_X30_Y3_N4
\asp_cor|sendSignal.data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|sendSignal.data[19]~feeder_combout\,
	asdata => \asp_cor|correlation\(19),
	sclr => \asp_cor|ALT_INV_sendSignal~0_combout\,
	sload => \asp_cor|ALT_INV_correlation_first_half~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|sendSignal.data\(19));

-- Location: LABCELL_X27_Y2_N30
\asp_cor|sendSignal~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|sendSignal~2_combout\ = ( \asp_cor|correlation_second_half~q\ & ( !\asp_cor|correlation_first_half~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_correlation_first_half~q\,
	dataf => \asp_cor|ALT_INV_correlation_second_half~q\,
	combout => \asp_cor|sendSignal~2_combout\);

-- Location: FF_X27_Y2_N31
\asp_cor|sendSignal.data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|sendSignal~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|sendSignal.data\(20));

-- Location: MLABCELL_X28_Y3_N39
\asp_cor|sendSignal.data[28]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|sendSignal.data[28]~0_combout\ = ( !\asp_cor|correlation_first_half~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_cor|ALT_INV_correlation_first_half~q\,
	combout => \asp_cor|sendSignal.data[28]~0_combout\);

-- Location: FF_X28_Y3_N40
\asp_cor|sendSignal.data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|sendSignal.data[28]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|sendSignal.data\(28));

-- Location: FF_X27_Y2_N46
\asp_cor|sendSignal.data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_cor|sendSignal~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|sendSignal.data\(31));

-- Location: LABCELL_X27_Y6_N0
\asp_cor|sendSignal.data[31]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|sendSignal.data[31]~_wirecell_combout\ = ( !\asp_cor|sendSignal.data\(31) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_cor|ALT_INV_sendSignal.data\(31),
	combout => \asp_cor|sendSignal.data[31]~_wirecell_combout\);

-- Location: M10K_X26_Y6_N0
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X34_Y4_N45
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[15]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[15]~23_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) & ( !\tdma_min|slots|count\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[15]~23_combout\);

-- Location: LABCELL_X33_Y3_N57
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[15]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[15]~23_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:3:interface|ack~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[15]~23_combout\);

-- Location: LABCELL_X27_Y5_N9
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[11]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[11]~21_combout\ = ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( (!\tdma_min|slots|count\(2) & 
-- ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11)))) # (\tdma_min|slots|count\(2) & (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	datad => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[11]~21_combout\);

-- Location: LABCELL_X31_Y3_N21
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[11]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[11]~20_combout\ = ( \tdma_min|interfaces:3:interface|ack~combout\ & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[11]~20_combout\);

-- Location: LABCELL_X30_Y6_N21
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[12]~12_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) & ( !\tdma_min|slots|count\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[12]~12_combout\);

-- Location: LABCELL_X27_Y5_N54
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[12]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[12]~13_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) & ( (!\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & 
-- ((!\tdma_min|slots|count\(2)) # (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12)))) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) & ( 
-- (\tdma_min|slots|count\(2) & (!\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010010001000110011001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[12]~13_combout\);

-- Location: LABCELL_X36_Y5_N36
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[12]~12_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[12]~12_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[12]~13_combout\ & ( 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~13_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[12]~12_combout\))) # 
-- (\tdma_min|slots|count\(0)) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[12]~12_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[12]~13_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ 
-- & ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~13_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[12]~12_combout\)))) # (\tdma_min|slots|count\(0) & 
-- (((!\tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[12]~12_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[12]~13_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~13_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[12]~12_combout\)))) # 
-- (\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[12]~12_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[12]~13_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~13_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[12]~12_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[12]~12_combout\,
	datab => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~13_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datae => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[12]~12_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[12]~13_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[12]~12_combout\);

-- Location: FF_X36_Y5_N37
\tdma_min|interfaces:1:interface|recv.data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(12));

-- Location: LABCELL_X40_Y7_N36
\asp_pd|current_correlation_value~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~9_combout\ = ( \asp_pd|last_correlation_value\(12) & ( (!\asp_pd|current_correlation_value~5_combout\) # (\tdma_min|interfaces:1:interface|recv.data\(12)) ) ) # ( !\asp_pd|last_correlation_value\(12) & ( 
-- (\tdma_min|interfaces:1:interface|recv.data\(12) & \asp_pd|current_correlation_value~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(12),
	datac => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	datae => \asp_pd|ALT_INV_last_correlation_value\(12),
	combout => \asp_pd|current_correlation_value~9_combout\);

-- Location: FF_X40_Y7_N59
\asp_pd|last_correlation_value[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(12));

-- Location: LABCELL_X31_Y4_N42
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[17]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[17]~7_combout\ = ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( (!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[17]~7_combout\);

-- Location: LABCELL_X31_Y4_N45
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[17]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[17]~6_combout\ = ( \tdma_min|interfaces:3:interface|ack~combout\ & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[17]~6_combout\);

-- Location: LABCELL_X29_Y6_N42
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[17]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[17]~6_combout\ = ( !\tdma_min|slots|count\(2) & ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[17]~6_combout\);

-- Location: MLABCELL_X34_Y4_N12
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[15]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[15]~23_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[15]~23_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[15]~24_combout\ & ( (!\tdma_min|slots|count\(0)) # 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[15]~24_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[15]~23_combout\)))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[15]~23_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[15]~24_combout\ & ( (!\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\)))) # (\tdma_min|slots|count\(0) & 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[15]~24_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[15]~23_combout\))))) ) ) ) # ( 
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[15]~23_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[15]~24_combout\ & ( (!\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\)))) # (\tdma_min|slots|count\(0) & 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[15]~24_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[15]~23_combout\))))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[15]~23_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[15]~24_combout\ & ( (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[15]~24_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[15]~23_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[15]~24_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[15]~23_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[15]~23_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[15]~24_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[15]~23_combout\);

-- Location: FF_X34_Y4_N13
\tdma_min|interfaces:1:interface|recv.data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[15]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(15));

-- Location: LABCELL_X40_Y7_N9
\asp_pd|current_correlation_value~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~35_combout\ = ( \asp_pd|last_correlation_value\(35) & ( (!\asp_pd|current_correlation_value~0_combout\) # (\tdma_min|interfaces:1:interface|recv.data\(15)) ) ) # ( !\asp_pd|last_correlation_value\(35) & ( 
-- (\asp_pd|current_correlation_value~0_combout\ & \tdma_min|interfaces:1:interface|recv.data\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_current_correlation_value~0_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(15),
	dataf => \asp_pd|ALT_INV_last_correlation_value\(35),
	combout => \asp_pd|current_correlation_value~35_combout\);

-- Location: FF_X40_Y5_N47
\asp_pd|last_correlation_value[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~35_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(35));

-- Location: LABCELL_X31_Y4_N15
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[16]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[16]~7_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) & ( \tdma_min|interfaces:3:interface|ack~combout\ & ( !\tdma_min|slots|count\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[16]~7_combout\);

-- Location: LABCELL_X33_Y4_N0
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[16]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[16]~8_combout\ = ( \tdma_min|slots|count\(2) & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[16]~8_combout\);

-- Location: FF_X40_Y5_N2
\asp_pd|last_correlation_value[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(36));

-- Location: FF_X40_Y5_N56
\asp_pd|correlation_max[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(36),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(36));

-- Location: FF_X43_Y5_N5
\asp_pd|correlation_min[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(36),
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(36));

-- Location: FF_X37_Y6_N29
\asp_pd|last_correlation_value[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~23_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(16));

-- Location: LABCELL_X37_Y6_N3
\asp_pd|current_correlation_value~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~23_combout\ = ( \tdma_min|interfaces:1:interface|recv.data\(16) & ( (\asp_pd|last_correlation_value\(16)) # (\asp_pd|current_correlation_value~5_combout\) ) ) # ( !\tdma_min|interfaces:1:interface|recv.data\(16) & ( 
-- (!\asp_pd|current_correlation_value~5_combout\ & \asp_pd|last_correlation_value\(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	datad => \asp_pd|ALT_INV_last_correlation_value\(16),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(16),
	combout => \asp_pd|current_correlation_value~23_combout\);

-- Location: FF_X37_Y6_N28
\asp_pd|last_correlation_value[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~23_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value[16]~DUPLICATE_q\);

-- Location: FF_X40_Y7_N22
\asp_pd|correlation_min[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value[16]~DUPLICATE_q\,
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(16));

-- Location: FF_X40_Y6_N20
\asp_pd|correlation_max[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(16),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(16));

-- Location: LABCELL_X43_Y5_N54
\asp_pd|sendSignal~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|sendSignal~5_combout\ = ( \asp_pd|correlation_min\(16) & ( \asp_pd|correlation_max\(16) & ( ((!\asp_pd|Equal4~0_combout\ & (\asp_pd|correlation_max\(36))) # (\asp_pd|Equal4~0_combout\ & ((\asp_pd|correlation_min\(36))))) # (\asp_pd|peak_half~q\) ) 
-- ) ) # ( !\asp_pd|correlation_min\(16) & ( \asp_pd|correlation_max\(16) & ( (!\asp_pd|Equal4~0_combout\ & (((\asp_pd|peak_half~q\)) # (\asp_pd|correlation_max\(36)))) # (\asp_pd|Equal4~0_combout\ & (((\asp_pd|correlation_min\(36) & 
-- !\asp_pd|peak_half~q\)))) ) ) ) # ( \asp_pd|correlation_min\(16) & ( !\asp_pd|correlation_max\(16) & ( (!\asp_pd|Equal4~0_combout\ & (\asp_pd|correlation_max\(36) & ((!\asp_pd|peak_half~q\)))) # (\asp_pd|Equal4~0_combout\ & (((\asp_pd|peak_half~q\) # 
-- (\asp_pd|correlation_min\(36))))) ) ) ) # ( !\asp_pd|correlation_min\(16) & ( !\asp_pd|correlation_max\(16) & ( (!\asp_pd|peak_half~q\ & ((!\asp_pd|Equal4~0_combout\ & (\asp_pd|correlation_max\(36))) # (\asp_pd|Equal4~0_combout\ & 
-- ((\asp_pd|correlation_min\(36)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Equal4~0_combout\,
	datab => \asp_pd|ALT_INV_correlation_max\(36),
	datac => \asp_pd|ALT_INV_correlation_min\(36),
	datad => \asp_pd|ALT_INV_peak_half~q\,
	datae => \asp_pd|ALT_INV_correlation_min\(16),
	dataf => \asp_pd|ALT_INV_correlation_max\(16),
	combout => \asp_pd|sendSignal~5_combout\);

-- Location: FF_X42_Y4_N50
\asp_pd|counter[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~9_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter[16]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y4_N0
\asp_pd|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add2~1_sumout\ = SUM(( \asp_pd|counter[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \asp_pd|Add2~2\ = CARRY(( \asp_pd|counter[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_counter[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \asp_pd|Add2~1_sumout\,
	cout => \asp_pd|Add2~2\);

-- Location: FF_X42_Y4_N2
\asp_pd|counter[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~1_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter[0]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y4_N3
\asp_pd|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add2~13_sumout\ = SUM(( \asp_pd|counter\(1) ) + ( GND ) + ( \asp_pd|Add2~2\ ))
-- \asp_pd|Add2~14\ = CARRY(( \asp_pd|counter\(1) ) + ( GND ) + ( \asp_pd|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_counter\(1),
	cin => \asp_pd|Add2~2\,
	sumout => \asp_pd|Add2~13_sumout\,
	cout => \asp_pd|Add2~14\);

-- Location: FF_X42_Y4_N5
\asp_pd|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~13_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter\(1));

-- Location: LABCELL_X42_Y4_N6
\asp_pd|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add2~37_sumout\ = SUM(( \asp_pd|counter\(2) ) + ( GND ) + ( \asp_pd|Add2~14\ ))
-- \asp_pd|Add2~38\ = CARRY(( \asp_pd|counter\(2) ) + ( GND ) + ( \asp_pd|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_counter\(2),
	cin => \asp_pd|Add2~14\,
	sumout => \asp_pd|Add2~37_sumout\,
	cout => \asp_pd|Add2~38\);

-- Location: FF_X42_Y4_N7
\asp_pd|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~37_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter\(2));

-- Location: LABCELL_X42_Y4_N9
\asp_pd|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add2~33_sumout\ = SUM(( \asp_pd|counter[3]~DUPLICATE_q\ ) + ( GND ) + ( \asp_pd|Add2~38\ ))
-- \asp_pd|Add2~34\ = CARRY(( \asp_pd|counter[3]~DUPLICATE_q\ ) + ( GND ) + ( \asp_pd|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_counter[3]~DUPLICATE_q\,
	cin => \asp_pd|Add2~38\,
	sumout => \asp_pd|Add2~33_sumout\,
	cout => \asp_pd|Add2~34\);

-- Location: FF_X42_Y4_N11
\asp_pd|counter[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~33_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter[3]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y4_N12
\asp_pd|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add2~45_sumout\ = SUM(( \asp_pd|counter\(4) ) + ( GND ) + ( \asp_pd|Add2~34\ ))
-- \asp_pd|Add2~46\ = CARRY(( \asp_pd|counter\(4) ) + ( GND ) + ( \asp_pd|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_counter\(4),
	cin => \asp_pd|Add2~34\,
	sumout => \asp_pd|Add2~45_sumout\,
	cout => \asp_pd|Add2~46\);

-- Location: FF_X42_Y4_N14
\asp_pd|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~45_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter\(4));

-- Location: LABCELL_X42_Y4_N15
\asp_pd|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add2~41_sumout\ = SUM(( \asp_pd|counter[5]~DUPLICATE_q\ ) + ( GND ) + ( \asp_pd|Add2~46\ ))
-- \asp_pd|Add2~42\ = CARRY(( \asp_pd|counter[5]~DUPLICATE_q\ ) + ( GND ) + ( \asp_pd|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_counter[5]~DUPLICATE_q\,
	cin => \asp_pd|Add2~46\,
	sumout => \asp_pd|Add2~41_sumout\,
	cout => \asp_pd|Add2~42\);

-- Location: FF_X42_Y4_N17
\asp_pd|counter[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~41_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter[5]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y4_N18
\asp_pd|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add2~53_sumout\ = SUM(( \asp_pd|counter[6]~DUPLICATE_q\ ) + ( GND ) + ( \asp_pd|Add2~42\ ))
-- \asp_pd|Add2~54\ = CARRY(( \asp_pd|counter[6]~DUPLICATE_q\ ) + ( GND ) + ( \asp_pd|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_counter[6]~DUPLICATE_q\,
	cin => \asp_pd|Add2~42\,
	sumout => \asp_pd|Add2~53_sumout\,
	cout => \asp_pd|Add2~54\);

-- Location: FF_X42_Y4_N20
\asp_pd|counter[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~53_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter[6]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y4_N21
\asp_pd|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add2~49_sumout\ = SUM(( \asp_pd|counter\(7) ) + ( GND ) + ( \asp_pd|Add2~54\ ))
-- \asp_pd|Add2~50\ = CARRY(( \asp_pd|counter\(7) ) + ( GND ) + ( \asp_pd|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_counter\(7),
	cin => \asp_pd|Add2~54\,
	sumout => \asp_pd|Add2~49_sumout\,
	cout => \asp_pd|Add2~50\);

-- Location: FF_X42_Y4_N23
\asp_pd|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~49_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter\(7));

-- Location: LABCELL_X42_Y4_N24
\asp_pd|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add2~69_sumout\ = SUM(( \asp_pd|counter[8]~DUPLICATE_q\ ) + ( GND ) + ( \asp_pd|Add2~50\ ))
-- \asp_pd|Add2~70\ = CARRY(( \asp_pd|counter[8]~DUPLICATE_q\ ) + ( GND ) + ( \asp_pd|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_counter[8]~DUPLICATE_q\,
	cin => \asp_pd|Add2~50\,
	sumout => \asp_pd|Add2~69_sumout\,
	cout => \asp_pd|Add2~70\);

-- Location: FF_X42_Y4_N26
\asp_pd|counter[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~69_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter[8]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y4_N27
\asp_pd|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add2~57_sumout\ = SUM(( \asp_pd|counter\(9) ) + ( GND ) + ( \asp_pd|Add2~70\ ))
-- \asp_pd|Add2~58\ = CARRY(( \asp_pd|counter\(9) ) + ( GND ) + ( \asp_pd|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_counter\(9),
	cin => \asp_pd|Add2~70\,
	sumout => \asp_pd|Add2~57_sumout\,
	cout => \asp_pd|Add2~58\);

-- Location: FF_X42_Y4_N29
\asp_pd|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~57_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter\(9));

-- Location: LABCELL_X42_Y4_N30
\asp_pd|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add2~65_sumout\ = SUM(( \asp_pd|counter\(10) ) + ( GND ) + ( \asp_pd|Add2~58\ ))
-- \asp_pd|Add2~66\ = CARRY(( \asp_pd|counter\(10) ) + ( GND ) + ( \asp_pd|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_counter\(10),
	cin => \asp_pd|Add2~58\,
	sumout => \asp_pd|Add2~65_sumout\,
	cout => \asp_pd|Add2~66\);

-- Location: FF_X42_Y4_N32
\asp_pd|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~65_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter\(10));

-- Location: LABCELL_X42_Y4_N33
\asp_pd|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add2~61_sumout\ = SUM(( \asp_pd|counter[11]~DUPLICATE_q\ ) + ( GND ) + ( \asp_pd|Add2~66\ ))
-- \asp_pd|Add2~62\ = CARRY(( \asp_pd|counter[11]~DUPLICATE_q\ ) + ( GND ) + ( \asp_pd|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_counter[11]~DUPLICATE_q\,
	cin => \asp_pd|Add2~66\,
	sumout => \asp_pd|Add2~61_sumout\,
	cout => \asp_pd|Add2~62\);

-- Location: FF_X42_Y4_N35
\asp_pd|counter[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~61_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter[11]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y4_N36
\asp_pd|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add2~29_sumout\ = SUM(( \asp_pd|counter[12]~DUPLICATE_q\ ) + ( GND ) + ( \asp_pd|Add2~62\ ))
-- \asp_pd|Add2~30\ = CARRY(( \asp_pd|counter[12]~DUPLICATE_q\ ) + ( GND ) + ( \asp_pd|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_counter[12]~DUPLICATE_q\,
	cin => \asp_pd|Add2~62\,
	sumout => \asp_pd|Add2~29_sumout\,
	cout => \asp_pd|Add2~30\);

-- Location: FF_X42_Y4_N38
\asp_pd|counter[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~29_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter[12]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y4_N39
\asp_pd|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add2~25_sumout\ = SUM(( \asp_pd|counter\(13) ) + ( GND ) + ( \asp_pd|Add2~30\ ))
-- \asp_pd|Add2~26\ = CARRY(( \asp_pd|counter\(13) ) + ( GND ) + ( \asp_pd|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_counter\(13),
	cin => \asp_pd|Add2~30\,
	sumout => \asp_pd|Add2~25_sumout\,
	cout => \asp_pd|Add2~26\);

-- Location: FF_X42_Y4_N41
\asp_pd|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~25_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter\(13));

-- Location: LABCELL_X42_Y4_N42
\asp_pd|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add2~21_sumout\ = SUM(( \asp_pd|counter\(14) ) + ( GND ) + ( \asp_pd|Add2~26\ ))
-- \asp_pd|Add2~22\ = CARRY(( \asp_pd|counter\(14) ) + ( GND ) + ( \asp_pd|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_counter\(14),
	cin => \asp_pd|Add2~26\,
	sumout => \asp_pd|Add2~21_sumout\,
	cout => \asp_pd|Add2~22\);

-- Location: FF_X42_Y4_N44
\asp_pd|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~21_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter\(14));

-- Location: LABCELL_X42_Y4_N45
\asp_pd|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add2~73_sumout\ = SUM(( \asp_pd|counter\(15) ) + ( GND ) + ( \asp_pd|Add2~22\ ))
-- \asp_pd|Add2~74\ = CARRY(( \asp_pd|counter\(15) ) + ( GND ) + ( \asp_pd|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_counter\(15),
	cin => \asp_pd|Add2~22\,
	sumout => \asp_pd|Add2~73_sumout\,
	cout => \asp_pd|Add2~74\);

-- Location: FF_X42_Y4_N47
\asp_pd|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~73_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter\(15));

-- Location: LABCELL_X42_Y4_N48
\asp_pd|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add2~9_sumout\ = SUM(( \asp_pd|counter[16]~DUPLICATE_q\ ) + ( GND ) + ( \asp_pd|Add2~74\ ))
-- \asp_pd|Add2~10\ = CARRY(( \asp_pd|counter[16]~DUPLICATE_q\ ) + ( GND ) + ( \asp_pd|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_counter[16]~DUPLICATE_q\,
	cin => \asp_pd|Add2~74\,
	sumout => \asp_pd|Add2~9_sumout\,
	cout => \asp_pd|Add2~10\);

-- Location: FF_X42_Y4_N49
\asp_pd|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~9_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter\(16));

-- Location: LABCELL_X30_Y4_N9
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[21]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[21]~28_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21)) # (\tdma_min|slots|count\(2)) ) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[21]~28_combout\);

-- Location: LABCELL_X30_Y4_N0
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[21]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[21]~27_combout\ = (!\tdma_min|slots|count\(2) & (\tdma_min|interfaces:2:interface|ack~combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[21]~27_combout\);

-- Location: LABCELL_X30_Y4_N3
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[21]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[21]~27_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:3:interface|ack~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[21]~27_combout\);

-- Location: FF_X40_Y8_N34
\asp_pd|correlation_min[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(17),
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(17));

-- Location: FF_X36_Y6_N22
\asp_pd|last_correlation_value[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~22_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value[17]~DUPLICATE_q\);

-- Location: FF_X40_Y6_N14
\asp_pd|correlation_max[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value[17]~DUPLICATE_q\,
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(17));

-- Location: LABCELL_X35_Y5_N39
\asp_pd|current_correlation_value~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~1_combout\ = (!\asp_pd|current_correlation_value~0_combout\ & (\asp_pd|last_correlation_value\(37))) # (\asp_pd|current_correlation_value~0_combout\ & ((\tdma_min|interfaces:1:interface|recv.data\(17))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_current_correlation_value~0_combout\,
	datac => \asp_pd|ALT_INV_last_correlation_value\(37),
	datad => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(17),
	combout => \asp_pd|current_correlation_value~1_combout\);

-- Location: FF_X37_Y5_N31
\asp_pd|last_correlation_value[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(37));

-- Location: FF_X40_Y5_N26
\asp_pd|correlation_max[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(37),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(37));

-- Location: LABCELL_X43_Y5_N36
\asp_pd|correlation_min[37]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|correlation_min[37]~feeder_combout\ = ( \asp_pd|last_correlation_value\(37) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_pd|ALT_INV_last_correlation_value\(37),
	combout => \asp_pd|correlation_min[37]~feeder_combout\);

-- Location: FF_X43_Y5_N38
\asp_pd|correlation_min[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|correlation_min[37]~feeder_combout\,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(37));

-- Location: LABCELL_X43_Y5_N12
\asp_pd|sendSignal~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|sendSignal~4_combout\ = ( \asp_pd|correlation_max\(37) & ( \asp_pd|correlation_min\(37) & ( (!\asp_pd|peak_half~q\) # ((!\asp_pd|Equal4~0_combout\ & ((\asp_pd|correlation_max\(17)))) # (\asp_pd|Equal4~0_combout\ & (\asp_pd|correlation_min\(17)))) 
-- ) ) ) # ( !\asp_pd|correlation_max\(37) & ( \asp_pd|correlation_min\(37) & ( (!\asp_pd|Equal4~0_combout\ & (((\asp_pd|correlation_max\(17) & \asp_pd|peak_half~q\)))) # (\asp_pd|Equal4~0_combout\ & (((!\asp_pd|peak_half~q\)) # 
-- (\asp_pd|correlation_min\(17)))) ) ) ) # ( \asp_pd|correlation_max\(37) & ( !\asp_pd|correlation_min\(37) & ( (!\asp_pd|Equal4~0_combout\ & (((!\asp_pd|peak_half~q\) # (\asp_pd|correlation_max\(17))))) # (\asp_pd|Equal4~0_combout\ & 
-- (\asp_pd|correlation_min\(17) & ((\asp_pd|peak_half~q\)))) ) ) ) # ( !\asp_pd|correlation_max\(37) & ( !\asp_pd|correlation_min\(37) & ( (\asp_pd|peak_half~q\ & ((!\asp_pd|Equal4~0_combout\ & ((\asp_pd|correlation_max\(17)))) # (\asp_pd|Equal4~0_combout\ 
-- & (\asp_pd|correlation_min\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Equal4~0_combout\,
	datab => \asp_pd|ALT_INV_correlation_min\(17),
	datac => \asp_pd|ALT_INV_correlation_max\(17),
	datad => \asp_pd|ALT_INV_peak_half~q\,
	datae => \asp_pd|ALT_INV_correlation_max\(37),
	dataf => \asp_pd|ALT_INV_correlation_min\(37),
	combout => \asp_pd|sendSignal~4_combout\);

-- Location: FF_X42_Y4_N53
\asp_pd|counter[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~5_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter[17]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y4_N51
\asp_pd|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add2~5_sumout\ = SUM(( \asp_pd|counter[17]~DUPLICATE_q\ ) + ( GND ) + ( \asp_pd|Add2~10\ ))
-- \asp_pd|Add2~6\ = CARRY(( \asp_pd|counter[17]~DUPLICATE_q\ ) + ( GND ) + ( \asp_pd|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_counter[17]~DUPLICATE_q\,
	cin => \asp_pd|Add2~10\,
	sumout => \asp_pd|Add2~5_sumout\,
	cout => \asp_pd|Add2~6\);

-- Location: FF_X42_Y4_N52
\asp_pd|counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~5_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter\(17));

-- Location: LABCELL_X31_Y5_N54
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[19]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[19]~9_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[19]~9_combout\);

-- Location: LABCELL_X30_Y5_N18
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[19]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[19]~10_combout\ = ( \tdma_min|slots|count\(2) & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[19]~10_combout\);

-- Location: LABCELL_X31_Y5_N57
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[19]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[19]~9_combout\ = ( \tdma_min|interfaces:3:interface|ack~combout\ & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[19]~9_combout\);

-- Location: LABCELL_X31_Y4_N21
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[18]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[18]~24_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) & ( \tdma_min|interfaces:3:interface|ack~combout\ & ( !\tdma_min|slots|count\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[18]~24_combout\);

-- Location: LABCELL_X37_Y4_N0
\asp_pd|current_correlation_value~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~6_combout\ = ( \tdma_min|interfaces:1:interface|recv.data\(19) & ( \asp_pd|current_correlation_value~5_combout\ ) ) # ( \tdma_min|interfaces:1:interface|recv.data\(19) & ( !\asp_pd|current_correlation_value~5_combout\ & ( 
-- \asp_pd|last_correlation_value\(19) ) ) ) # ( !\tdma_min|interfaces:1:interface|recv.data\(19) & ( !\asp_pd|current_correlation_value~5_combout\ & ( \asp_pd|last_correlation_value\(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value\(19),
	datae => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(19),
	dataf => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	combout => \asp_pd|current_correlation_value~6_combout\);

-- Location: FF_X40_Y4_N44
\asp_pd|last_correlation_value[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(19));

-- Location: FF_X40_Y4_N34
\asp_pd|correlation_max[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(19),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(19));

-- Location: LABCELL_X37_Y4_N36
\asp_pd|correlation_min[39]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|correlation_min[39]~feeder_combout\ = ( \asp_pd|last_correlation_value[39]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_pd|ALT_INV_last_correlation_value[39]~DUPLICATE_q\,
	combout => \asp_pd|correlation_min[39]~feeder_combout\);

-- Location: FF_X37_Y4_N37
\asp_pd|correlation_min[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|correlation_min[39]~feeder_combout\,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(39));

-- Location: LABCELL_X37_Y4_N39
\asp_pd|correlation_min[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|correlation_min[19]~feeder_combout\ = ( \asp_pd|last_correlation_value\(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_pd|ALT_INV_last_correlation_value\(19),
	combout => \asp_pd|correlation_min[19]~feeder_combout\);

-- Location: FF_X37_Y4_N41
\asp_pd|correlation_min[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|correlation_min[19]~feeder_combout\,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(19));

-- Location: LABCELL_X37_Y4_N6
\asp_pd|sendSignal~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|sendSignal~7_combout\ = ( \asp_pd|correlation_min\(39) & ( \asp_pd|correlation_min\(19) & ( ((!\asp_pd|peak_half~q\ & ((\asp_pd|correlation_max\(39)))) # (\asp_pd|peak_half~q\ & (\asp_pd|correlation_max\(19)))) # (\asp_pd|Equal4~0_combout\) ) ) ) 
-- # ( !\asp_pd|correlation_min\(39) & ( \asp_pd|correlation_min\(19) & ( (!\asp_pd|peak_half~q\ & (((\asp_pd|correlation_max\(39) & !\asp_pd|Equal4~0_combout\)))) # (\asp_pd|peak_half~q\ & (((\asp_pd|Equal4~0_combout\)) # (\asp_pd|correlation_max\(19)))) ) 
-- ) ) # ( \asp_pd|correlation_min\(39) & ( !\asp_pd|correlation_min\(19) & ( (!\asp_pd|peak_half~q\ & (((\asp_pd|Equal4~0_combout\) # (\asp_pd|correlation_max\(39))))) # (\asp_pd|peak_half~q\ & (\asp_pd|correlation_max\(19) & 
-- ((!\asp_pd|Equal4~0_combout\)))) ) ) ) # ( !\asp_pd|correlation_min\(39) & ( !\asp_pd|correlation_min\(19) & ( (!\asp_pd|Equal4~0_combout\ & ((!\asp_pd|peak_half~q\ & ((\asp_pd|correlation_max\(39)))) # (\asp_pd|peak_half~q\ & 
-- (\asp_pd|correlation_max\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_max\(19),
	datab => \asp_pd|ALT_INV_peak_half~q\,
	datac => \asp_pd|ALT_INV_correlation_max\(39),
	datad => \asp_pd|ALT_INV_Equal4~0_combout\,
	datae => \asp_pd|ALT_INV_correlation_min\(39),
	dataf => \asp_pd|ALT_INV_correlation_min\(19),
	combout => \asp_pd|sendSignal~7_combout\);

-- Location: LABCELL_X42_Y4_N54
\asp_pd|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add2~77_sumout\ = SUM(( \asp_pd|counter\(18) ) + ( GND ) + ( \asp_pd|Add2~6\ ))
-- \asp_pd|Add2~78\ = CARRY(( \asp_pd|counter\(18) ) + ( GND ) + ( \asp_pd|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_counter\(18),
	cin => \asp_pd|Add2~6\,
	sumout => \asp_pd|Add2~77_sumout\,
	cout => \asp_pd|Add2~78\);

-- Location: FF_X42_Y4_N56
\asp_pd|counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~77_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter\(18));

-- Location: LABCELL_X42_Y4_N57
\asp_pd|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add2~17_sumout\ = SUM(( \asp_pd|counter\(19) ) + ( GND ) + ( \asp_pd|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_counter\(19),
	cin => \asp_pd|Add2~78\,
	sumout => \asp_pd|Add2~17_sumout\);

-- Location: FF_X42_Y4_N58
\asp_pd|counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~17_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter\(19));

-- Location: MLABCELL_X39_Y3_N39
\asp_pd|counter_prev[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|counter_prev[19]~feeder_combout\ = ( \asp_pd|counter\(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_pd|ALT_INV_counter\(19),
	combout => \asp_pd|counter_prev[19]~feeder_combout\);

-- Location: FF_X39_Y3_N40
\asp_pd|counter_prev[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|counter_prev[19]~feeder_combout\,
	sclr => \asp_pd|correlation_count_read~1_combout\,
	ena => \asp_pd|counter_prev[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter_prev\(19));

-- Location: LABCELL_X37_Y4_N45
\asp_pd|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Equal3~0_combout\ = ( !\asp_pd|peak_type[0]~DUPLICATE_q\ & ( !\asp_pd|peak_type[1]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_peak_type[1]~DUPLICATE_q\,
	dataf => \asp_pd|ALT_INV_peak_type[0]~DUPLICATE_q\,
	combout => \asp_pd|Equal3~0_combout\);

-- Location: FF_X37_Y4_N7
\asp_pd|sendSignal.data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|sendSignal~7_combout\,
	asdata => \asp_pd|counter_prev\(19),
	sclr => \asp_pd|ALT_INV_sendSignal.data[15]~0_combout\,
	sload => \asp_pd|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|sendSignal.data\(19));

-- Location: LABCELL_X40_Y7_N54
\asp_pd|current_correlation_value~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~36_combout\ = ( \asp_pd|current_correlation_value~0_combout\ & ( \tdma_min|interfaces:1:interface|recv.data\(14) ) ) # ( !\asp_pd|current_correlation_value~0_combout\ & ( \asp_pd|last_correlation_value\(34) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(14),
	datad => \asp_pd|ALT_INV_last_correlation_value\(34),
	dataf => \asp_pd|ALT_INV_current_correlation_value~0_combout\,
	combout => \asp_pd|current_correlation_value~36_combout\);

-- Location: FF_X40_Y5_N5
\asp_pd|last_correlation_value[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~36_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(34));

-- Location: FF_X40_Y4_N41
\asp_pd|correlation_max[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(34),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(34));

-- Location: LABCELL_X40_Y7_N18
\asp_pd|current_correlation_value~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~37_combout\ = ( \asp_pd|last_correlation_value\(33) & ( \asp_pd|current_correlation_value~0_combout\ & ( \tdma_min|interfaces:1:interface|recv.data\(13) ) ) ) # ( !\asp_pd|last_correlation_value\(33) & ( 
-- \asp_pd|current_correlation_value~0_combout\ & ( \tdma_min|interfaces:1:interface|recv.data\(13) ) ) ) # ( \asp_pd|last_correlation_value\(33) & ( !\asp_pd|current_correlation_value~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(13),
	datae => \asp_pd|ALT_INV_last_correlation_value\(33),
	dataf => \asp_pd|ALT_INV_current_correlation_value~0_combout\,
	combout => \asp_pd|current_correlation_value~37_combout\);

-- Location: FF_X37_Y5_N16
\asp_pd|last_correlation_value[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~37_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(33));

-- Location: FF_X40_Y4_N38
\asp_pd|correlation_max[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(33),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(33));

-- Location: LABCELL_X36_Y5_N51
\asp_pd|current_correlation_value~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~32_combout\ = ( \asp_pd|last_correlation_value[32]~DUPLICATE_q\ & ( (!\asp_pd|current_correlation_value~0_combout\) # (\tdma_min|interfaces:1:interface|recv.data\(12)) ) ) # ( 
-- !\asp_pd|last_correlation_value[32]~DUPLICATE_q\ & ( (\asp_pd|current_correlation_value~0_combout\ & \tdma_min|interfaces:1:interface|recv.data\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_current_correlation_value~0_combout\,
	datad => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(12),
	dataf => \asp_pd|ALT_INV_last_correlation_value[32]~DUPLICATE_q\,
	combout => \asp_pd|current_correlation_value~32_combout\);

-- Location: FF_X37_Y5_N53
\asp_pd|last_correlation_value[32]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~32_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value[32]~DUPLICATE_q\);

-- Location: FF_X40_Y4_N55
\asp_pd|correlation_max[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value[32]~DUPLICATE_q\,
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(32));

-- Location: FF_X36_Y5_N20
\tdma_min|interfaces:1:interface|recv.data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[11]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(11));

-- Location: LABCELL_X36_Y5_N6
\asp_pd|current_correlation_value~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~33_combout\ = (!\asp_pd|current_correlation_value~0_combout\ & ((\asp_pd|last_correlation_value\(31)))) # (\asp_pd|current_correlation_value~0_combout\ & (\tdma_min|interfaces:1:interface|recv.data\(11)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_current_correlation_value~0_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(11),
	datad => \asp_pd|ALT_INV_last_correlation_value\(31),
	combout => \asp_pd|current_correlation_value~33_combout\);

-- Location: FF_X37_Y5_N40
\asp_pd|last_correlation_value[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(31));

-- Location: FF_X40_Y4_N49
\asp_pd|correlation_max[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(31),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(31));

-- Location: FF_X40_Y5_N50
\asp_pd|correlation_max[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(30),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(30));

-- Location: FF_X36_Y5_N28
\asp_pd|last_correlation_value[29]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~34_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value[29]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y5_N9
\asp_pd|current_correlation_value~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~34_combout\ = ( \asp_pd|last_correlation_value[29]~DUPLICATE_q\ & ( (!\asp_pd|current_correlation_value~0_combout\) # (\tdma_min|interfaces:1:interface|recv.data\(9)) ) ) # ( 
-- !\asp_pd|last_correlation_value[29]~DUPLICATE_q\ & ( (\asp_pd|current_correlation_value~0_combout\ & \tdma_min|interfaces:1:interface|recv.data\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_current_correlation_value~0_combout\,
	datad => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(9),
	dataf => \asp_pd|ALT_INV_last_correlation_value[29]~DUPLICATE_q\,
	combout => \asp_pd|current_correlation_value~34_combout\);

-- Location: FF_X36_Y5_N29
\asp_pd|last_correlation_value[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~34_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(29));

-- Location: FF_X39_Y5_N25
\asp_pd|correlation_max[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(29),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(29));

-- Location: FF_X37_Y5_N11
\asp_pd|last_correlation_value[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~29_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(27));

-- Location: LABCELL_X37_Y5_N57
\asp_pd|current_correlation_value~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~29_combout\ = (!\asp_pd|current_correlation_value~0_combout\ & ((\asp_pd|last_correlation_value\(27)))) # (\asp_pd|current_correlation_value~0_combout\ & (\tdma_min|interfaces:1:interface|recv.data\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(7),
	datac => \asp_pd|ALT_INV_last_correlation_value\(27),
	datad => \asp_pd|ALT_INV_current_correlation_value~0_combout\,
	combout => \asp_pd|current_correlation_value~29_combout\);

-- Location: FF_X37_Y5_N10
\asp_pd|last_correlation_value[27]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~29_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value[27]~DUPLICATE_q\);

-- Location: FF_X40_Y7_N5
\asp_pd|correlation_max[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value[27]~DUPLICATE_q\,
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(27));

-- Location: FF_X40_Y5_N32
\asp_pd|correlation_max[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(25),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(25));

-- Location: LABCELL_X29_Y5_N39
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[4]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[4]~17_combout\ = (!\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ((!\tdma_min|slots|count\(2) & 
-- ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4)))) # (\tdma_min|slots|count\(2) & (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000000100100011000000010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[4]~17_combout\);

-- Location: LABCELL_X31_Y6_N3
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[4]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[4]~16_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:3:interface|ack~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[4]~16_combout\);

-- Location: LABCELL_X37_Y4_N54
\asp_pd|sendSignal~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|sendSignal~1_combout\ = ( \asp_pd|peak_type[0]~DUPLICATE_q\ & ( (!\asp_pd|peak_half~q\ & !\asp_pd|peak_type[1]~DUPLICATE_q\) ) ) # ( !\asp_pd|peak_type[0]~DUPLICATE_q\ & ( (!\asp_pd|peak_half~q\ & \asp_pd|peak_type[1]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_peak_half~q\,
	datad => \asp_pd|ALT_INV_peak_type[1]~DUPLICATE_q\,
	dataf => \asp_pd|ALT_INV_peak_type[0]~DUPLICATE_q\,
	combout => \asp_pd|sendSignal~1_combout\);

-- Location: FF_X37_Y4_N56
\asp_pd|sendSignal.data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|sendSignal~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|sendSignal.data\(28));

-- Location: LABCELL_X37_Y4_N57
\asp_pd|sendSignal~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|sendSignal~3_combout\ = ( \asp_pd|peak_type[0]~DUPLICATE_q\ & ( (\asp_pd|peak_half~q\ & !\asp_pd|peak_type[1]~DUPLICATE_q\) ) ) # ( !\asp_pd|peak_type[0]~DUPLICATE_q\ & ( (\asp_pd|peak_half~q\ & \asp_pd|peak_type[1]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_peak_half~q\,
	datac => \asp_pd|ALT_INV_peak_type[1]~DUPLICATE_q\,
	dataf => \asp_pd|ALT_INV_peak_type[0]~DUPLICATE_q\,
	combout => \asp_pd|sendSignal~3_combout\);

-- Location: FF_X37_Y4_N58
\asp_pd|sendSignal.data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|sendSignal~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|sendSignal.data\(29));

-- Location: M10K_X38_Y6_N0
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X31_Y6_N9
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[4]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[4]~17_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) & ( (!\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & 
-- ((!\tdma_min|slots|count\(2)) # (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4)))) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) & ( 
-- (!\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & (\tdma_min|slots|count\(2) & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010001010100010101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[4]~17_combout\);

-- Location: LABCELL_X31_Y6_N18
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[4]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[4]~16_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[4]~16_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[4]~17_combout\ & ( (!\tdma_min|slots|count\(0)) # 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[4]~17_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[4]~16_combout\))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[4]~16_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[4]~17_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0)) # 
-- ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[4]~17_combout\)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[4]~16_combout\))) ) ) ) # ( 
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[4]~16_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[4]~17_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[4]~17_combout\)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0)) # ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[4]~16_combout\)))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[4]~16_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[4]~17_combout\ & ( (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[4]~17_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[4]~16_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[4]~16_combout\,
	datad => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[4]~17_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[4]~16_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[4]~17_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[4]~16_combout\);

-- Location: FF_X31_Y6_N19
\tdma_min|interfaces:1:interface|recv.data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(4));

-- Location: LABCELL_X36_Y6_N30
\asp_pd|current_correlation_value~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~26_combout\ = ( \asp_pd|current_correlation_value~0_combout\ & ( \tdma_min|interfaces:1:interface|recv.data\(4) ) ) # ( !\asp_pd|current_correlation_value~0_combout\ & ( \asp_pd|last_correlation_value[24]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(4),
	datac => \asp_pd|ALT_INV_last_correlation_value[24]~DUPLICATE_q\,
	dataf => \asp_pd|ALT_INV_current_correlation_value~0_combout\,
	combout => \asp_pd|current_correlation_value~26_combout\);

-- Location: FF_X40_Y4_N46
\asp_pd|last_correlation_value[24]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~26_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value[24]~DUPLICATE_q\);

-- Location: FF_X40_Y4_N47
\asp_pd|last_correlation_value[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~26_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(24));

-- Location: FF_X40_Y4_N31
\asp_pd|correlation_max[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(24),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(24));

-- Location: LABCELL_X42_Y5_N6
\asp_pd|current_correlation_value~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~4_combout\ = (!\asp_pd|current_correlation_value~0_combout\ & (\asp_pd|last_correlation_value\(20))) # (\asp_pd|current_correlation_value~0_combout\ & ((\tdma_min|interfaces:1:interface|recv.data[0]~DUPLICATE_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_current_correlation_value~0_combout\,
	datac => \asp_pd|ALT_INV_last_correlation_value\(20),
	datad => \tdma_min|interfaces:1:interface|ALT_INV_recv.data[0]~DUPLICATE_q\,
	combout => \asp_pd|current_correlation_value~4_combout\);

-- Location: FF_X42_Y5_N23
\asp_pd|last_correlation_value[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(20));

-- Location: FF_X40_Y5_N8
\asp_pd|correlation_max[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(20),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(20));

-- Location: LABCELL_X37_Y6_N51
\asp_pd|current_correlation_value~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~21_combout\ = ( \asp_pd|current_correlation_value~5_combout\ & ( \tdma_min|interfaces:1:interface|recv.data\(18) ) ) # ( !\asp_pd|current_correlation_value~5_combout\ & ( \asp_pd|last_correlation_value\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(18),
	datad => \asp_pd|ALT_INV_last_correlation_value\(18),
	dataf => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	combout => \asp_pd|current_correlation_value~21_combout\);

-- Location: FF_X37_Y6_N53
\asp_pd|last_correlation_value[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|current_correlation_value~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(18));

-- Location: FF_X39_Y6_N8
\asp_pd|correlation_max[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(18),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(18));

-- Location: LABCELL_X37_Y6_N9
\asp_pd|current_correlation_value~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~20_combout\ = ( \tdma_min|interfaces:1:interface|recv.data\(15) & ( (\asp_pd|last_correlation_value\(15)) # (\asp_pd|current_correlation_value~5_combout\) ) ) # ( !\tdma_min|interfaces:1:interface|recv.data\(15) & ( 
-- (!\asp_pd|current_correlation_value~5_combout\ & \asp_pd|last_correlation_value\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	datad => \asp_pd|ALT_INV_last_correlation_value\(15),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(15),
	combout => \asp_pd|current_correlation_value~20_combout\);

-- Location: FF_X37_Y6_N11
\asp_pd|last_correlation_value[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|current_correlation_value~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(15));

-- Location: FF_X40_Y6_N2
\asp_pd|correlation_max[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(15),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(15));

-- Location: FF_X40_Y6_N29
\asp_pd|last_correlation_value[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value[14]~DUPLICATE_q\);

-- Location: FF_X40_Y7_N40
\asp_pd|correlation_max[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(12),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(12));

-- Location: FF_X39_Y7_N23
\asp_pd|correlation_max[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(11),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max[11]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y7_N36
\asp_pd|current_correlation_value~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~19_combout\ = ( \tdma_min|interfaces:1:interface|recv.data\(10) & ( (\asp_pd|current_correlation_value~5_combout\) # (\asp_pd|last_correlation_value[10]~DUPLICATE_q\) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|recv.data\(10) & ( (\asp_pd|last_correlation_value[10]~DUPLICATE_q\ & !\asp_pd|current_correlation_value~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_last_correlation_value[10]~DUPLICATE_q\,
	datac => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(10),
	combout => \asp_pd|current_correlation_value~19_combout\);

-- Location: FF_X39_Y7_N47
\asp_pd|last_correlation_value[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value[10]~DUPLICATE_q\);

-- Location: FF_X39_Y7_N8
\asp_pd|correlation_max[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value[10]~DUPLICATE_q\,
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max[10]~DUPLICATE_q\);

-- Location: FF_X35_Y6_N16
\asp_pd|last_correlation_value[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~16_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value[9]~DUPLICATE_q\);

-- Location: FF_X39_Y7_N11
\asp_pd|correlation_max[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|correlation_max[9]~feeder_combout\,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max[9]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y7_N15
\asp_pd|current_correlation_value~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~17_combout\ = ( \asp_pd|current_correlation_value~5_combout\ & ( \tdma_min|interfaces:1:interface|recv.data\(8) ) ) # ( !\asp_pd|current_correlation_value~5_combout\ & ( \asp_pd|last_correlation_value\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(8),
	datad => \asp_pd|ALT_INV_last_correlation_value\(8),
	dataf => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	combout => \asp_pd|current_correlation_value~17_combout\);

-- Location: FF_X39_Y7_N17
\asp_pd|last_correlation_value[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|current_correlation_value~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(8));

-- Location: FF_X39_Y7_N34
\asp_pd|correlation_max[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(8),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max[8]~DUPLICATE_q\);

-- Location: FF_X39_Y7_N5
\asp_pd|last_correlation_value[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value[7]~DUPLICATE_q\);

-- Location: LABCELL_X37_Y5_N24
\asp_pd|current_correlation_value~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~15_combout\ = ( \asp_pd|current_correlation_value~5_combout\ & ( \tdma_min|interfaces:1:interface|recv.data\(6) ) ) # ( !\asp_pd|current_correlation_value~5_combout\ & ( \asp_pd|last_correlation_value\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(6),
	datad => \asp_pd|ALT_INV_last_correlation_value\(6),
	dataf => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	combout => \asp_pd|current_correlation_value~15_combout\);

-- Location: FF_X37_Y6_N2
\asp_pd|last_correlation_value[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~15_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(6));

-- Location: FF_X40_Y5_N11
\asp_pd|correlation_max[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(6),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(6));

-- Location: LABCELL_X37_Y6_N6
\asp_pd|current_correlation_value~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~12_combout\ = (!\asp_pd|current_correlation_value~5_combout\ & ((\asp_pd|last_correlation_value\(5)))) # (\asp_pd|current_correlation_value~5_combout\ & (\tdma_min|interfaces:1:interface|recv.data[5]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_recv.data[5]~DUPLICATE_q\,
	datad => \asp_pd|ALT_INV_last_correlation_value\(5),
	combout => \asp_pd|current_correlation_value~12_combout\);

-- Location: FF_X37_Y6_N8
\asp_pd|last_correlation_value[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|current_correlation_value~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(5));

-- Location: FF_X40_Y6_N17
\asp_pd|correlation_max[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(5),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(5));

-- Location: LABCELL_X37_Y6_N15
\asp_pd|current_correlation_value~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~13_combout\ = ( \asp_pd|current_correlation_value~5_combout\ & ( \tdma_min|interfaces:1:interface|recv.data\(4) ) ) # ( !\asp_pd|current_correlation_value~5_combout\ & ( \asp_pd|last_correlation_value\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(4),
	datad => \asp_pd|ALT_INV_last_correlation_value\(4),
	dataf => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	combout => \asp_pd|current_correlation_value~13_combout\);

-- Location: FF_X37_Y6_N17
\asp_pd|last_correlation_value[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|current_correlation_value~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(4));

-- Location: FF_X40_Y7_N34
\asp_pd|correlation_max[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(4),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max[4]~DUPLICATE_q\);

-- Location: LABCELL_X37_Y6_N48
\asp_pd|current_correlation_value~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~10_combout\ = (!\asp_pd|current_correlation_value~5_combout\ & ((\asp_pd|last_correlation_value\(3)))) # (\asp_pd|current_correlation_value~5_combout\ & (\tdma_min|interfaces:1:interface|recv.data\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(3),
	datad => \asp_pd|ALT_INV_last_correlation_value\(3),
	combout => \asp_pd|current_correlation_value~10_combout\);

-- Location: FF_X37_Y6_N50
\asp_pd|last_correlation_value[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|current_correlation_value~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(3));

-- Location: FF_X40_Y6_N23
\asp_pd|correlation_max[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(3),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(3));

-- Location: LABCELL_X35_Y5_N42
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[2]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[2]~15_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) & ( (!\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & 
-- ((!\tdma_min|slots|count\(2)) # (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2)))) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) & ( 
-- (\tdma_min|slots|count\(2) & (!\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010010001100100011001000110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[2]~15_combout\);

-- Location: LABCELL_X35_Y5_N6
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[2]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[2]~14_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[2]~14_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[2]~15_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\) # ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[2]~14_combout\)))) # (\tdma_min|slots|count\(0) & (((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[2]~15_combout\)) # 
-- (\tdma_min|slots|count[1]~DUPLICATE_q\))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[2]~14_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[2]~15_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\) # ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[2]~14_combout\)))) # (\tdma_min|slots|count\(0) & (!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[2]~15_combout\))) ) ) ) # ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[2]~14_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[2]~15_combout\ & ( (!\tdma_min|slots|count\(0) 
-- & (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[2]~14_combout\)))) # (\tdma_min|slots|count\(0) & (((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[2]~15_combout\)) # 
-- (\tdma_min|slots|count[1]~DUPLICATE_q\))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[2]~14_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[2]~15_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[2]~14_combout\)))) # (\tdma_min|slots|count\(0) & (!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[2]~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datac => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[2]~15_combout\,
	datad => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[2]~14_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[2]~14_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[2]~15_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[2]~14_combout\);

-- Location: FF_X35_Y5_N7
\tdma_min|interfaces:1:interface|recv.data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(2));

-- Location: LABCELL_X37_Y6_N45
\asp_pd|current_correlation_value~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~11_combout\ = ( \tdma_min|interfaces:1:interface|recv.data\(2) & ( (\asp_pd|current_correlation_value~5_combout\) # (\asp_pd|last_correlation_value\(2)) ) ) # ( !\tdma_min|interfaces:1:interface|recv.data\(2) & ( 
-- (\asp_pd|last_correlation_value\(2) & !\asp_pd|current_correlation_value~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(2),
	datac => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(2),
	combout => \asp_pd|current_correlation_value~11_combout\);

-- Location: FF_X37_Y6_N26
\asp_pd|last_correlation_value[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(2));

-- Location: FF_X39_Y6_N17
\asp_pd|correlation_max[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(2),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(2));

-- Location: LABCELL_X35_Y6_N30
\asp_pd|current_correlation_value~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~40_combout\ = ( \asp_pd|current_correlation_value~5_combout\ & ( \tdma_min|interfaces:1:interface|recv.data\(1) ) ) # ( !\asp_pd|current_correlation_value~5_combout\ & ( \asp_pd|last_correlation_value\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_last_correlation_value\(1),
	datad => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(1),
	dataf => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	combout => \asp_pd|current_correlation_value~40_combout\);

-- Location: FF_X39_Y6_N29
\asp_pd|last_correlation_value[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~40_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(1));

-- Location: FF_X40_Y6_N7
\asp_pd|correlation_max[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(1),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(1));

-- Location: FF_X40_Y6_N5
\asp_pd|correlation_max[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(0),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(0));

-- Location: MLABCELL_X39_Y6_N0
\asp_pd|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~85_sumout\ = SUM(( !\asp_pd|last_correlation_value\(0) $ (!\asp_pd|correlation_max\(0)) ) + ( !VCC ) + ( !VCC ))
-- \asp_pd|Add0~86\ = CARRY(( !\asp_pd|last_correlation_value\(0) $ (!\asp_pd|correlation_max\(0)) ) + ( !VCC ) + ( !VCC ))
-- \asp_pd|Add0~87\ = SHARE((!\asp_pd|correlation_max\(0)) # (\asp_pd|last_correlation_value\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value\(0),
	datad => \asp_pd|ALT_INV_correlation_max\(0),
	cin => GND,
	sharein => GND,
	sumout => \asp_pd|Add0~85_sumout\,
	cout => \asp_pd|Add0~86\,
	shareout => \asp_pd|Add0~87\);

-- Location: MLABCELL_X39_Y6_N3
\asp_pd|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~89_sumout\ = SUM(( !\asp_pd|correlation_max\(1) $ (\asp_pd|last_correlation_value\(1)) ) + ( \asp_pd|Add0~87\ ) + ( \asp_pd|Add0~86\ ))
-- \asp_pd|Add0~90\ = CARRY(( !\asp_pd|correlation_max\(1) $ (\asp_pd|last_correlation_value\(1)) ) + ( \asp_pd|Add0~87\ ) + ( \asp_pd|Add0~86\ ))
-- \asp_pd|Add0~91\ = SHARE((!\asp_pd|correlation_max\(1) & \asp_pd|last_correlation_value\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_correlation_max\(1),
	datad => \asp_pd|ALT_INV_last_correlation_value\(1),
	cin => \asp_pd|Add0~86\,
	sharein => \asp_pd|Add0~87\,
	sumout => \asp_pd|Add0~89_sumout\,
	cout => \asp_pd|Add0~90\,
	shareout => \asp_pd|Add0~91\);

-- Location: MLABCELL_X39_Y6_N6
\asp_pd|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~93_sumout\ = SUM(( !\asp_pd|correlation_max\(2) $ (\asp_pd|last_correlation_value\(2)) ) + ( \asp_pd|Add0~91\ ) + ( \asp_pd|Add0~90\ ))
-- \asp_pd|Add0~94\ = CARRY(( !\asp_pd|correlation_max\(2) $ (\asp_pd|last_correlation_value\(2)) ) + ( \asp_pd|Add0~91\ ) + ( \asp_pd|Add0~90\ ))
-- \asp_pd|Add0~95\ = SHARE((!\asp_pd|correlation_max\(2) & \asp_pd|last_correlation_value\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000001100110000110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_correlation_max\(2),
	datad => \asp_pd|ALT_INV_last_correlation_value\(2),
	cin => \asp_pd|Add0~90\,
	sharein => \asp_pd|Add0~91\,
	sumout => \asp_pd|Add0~93_sumout\,
	cout => \asp_pd|Add0~94\,
	shareout => \asp_pd|Add0~95\);

-- Location: MLABCELL_X39_Y6_N9
\asp_pd|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~81_sumout\ = SUM(( !\asp_pd|last_correlation_value\(3) $ (\asp_pd|correlation_max\(3)) ) + ( \asp_pd|Add0~95\ ) + ( \asp_pd|Add0~94\ ))
-- \asp_pd|Add0~82\ = CARRY(( !\asp_pd|last_correlation_value\(3) $ (\asp_pd|correlation_max\(3)) ) + ( \asp_pd|Add0~95\ ) + ( \asp_pd|Add0~94\ ))
-- \asp_pd|Add0~83\ = SHARE((\asp_pd|last_correlation_value\(3) & !\asp_pd|correlation_max\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value\(3),
	datad => \asp_pd|ALT_INV_correlation_max\(3),
	cin => \asp_pd|Add0~94\,
	sharein => \asp_pd|Add0~95\,
	sumout => \asp_pd|Add0~81_sumout\,
	cout => \asp_pd|Add0~82\,
	shareout => \asp_pd|Add0~83\);

-- Location: MLABCELL_X39_Y6_N12
\asp_pd|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~73_sumout\ = SUM(( !\asp_pd|last_correlation_value\(4) $ (\asp_pd|correlation_max[4]~DUPLICATE_q\) ) + ( \asp_pd|Add0~83\ ) + ( \asp_pd|Add0~82\ ))
-- \asp_pd|Add0~74\ = CARRY(( !\asp_pd|last_correlation_value\(4) $ (\asp_pd|correlation_max[4]~DUPLICATE_q\) ) + ( \asp_pd|Add0~83\ ) + ( \asp_pd|Add0~82\ ))
-- \asp_pd|Add0~75\ = SHARE((\asp_pd|last_correlation_value\(4) & !\asp_pd|correlation_max[4]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value\(4),
	datad => \asp_pd|ALT_INV_correlation_max[4]~DUPLICATE_q\,
	cin => \asp_pd|Add0~82\,
	sharein => \asp_pd|Add0~83\,
	sumout => \asp_pd|Add0~73_sumout\,
	cout => \asp_pd|Add0~74\,
	shareout => \asp_pd|Add0~75\);

-- Location: MLABCELL_X39_Y6_N15
\asp_pd|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~77_sumout\ = SUM(( !\asp_pd|last_correlation_value\(5) $ (\asp_pd|correlation_max\(5)) ) + ( \asp_pd|Add0~75\ ) + ( \asp_pd|Add0~74\ ))
-- \asp_pd|Add0~78\ = CARRY(( !\asp_pd|last_correlation_value\(5) $ (\asp_pd|correlation_max\(5)) ) + ( \asp_pd|Add0~75\ ) + ( \asp_pd|Add0~74\ ))
-- \asp_pd|Add0~79\ = SHARE((\asp_pd|last_correlation_value\(5) & !\asp_pd|correlation_max\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value\(5),
	datad => \asp_pd|ALT_INV_correlation_max\(5),
	cin => \asp_pd|Add0~74\,
	sharein => \asp_pd|Add0~75\,
	sumout => \asp_pd|Add0~77_sumout\,
	cout => \asp_pd|Add0~78\,
	shareout => \asp_pd|Add0~79\);

-- Location: MLABCELL_X39_Y6_N18
\asp_pd|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~69_sumout\ = SUM(( !\asp_pd|last_correlation_value\(6) $ (\asp_pd|correlation_max\(6)) ) + ( \asp_pd|Add0~79\ ) + ( \asp_pd|Add0~78\ ))
-- \asp_pd|Add0~70\ = CARRY(( !\asp_pd|last_correlation_value\(6) $ (\asp_pd|correlation_max\(6)) ) + ( \asp_pd|Add0~79\ ) + ( \asp_pd|Add0~78\ ))
-- \asp_pd|Add0~71\ = SHARE((\asp_pd|last_correlation_value\(6) & !\asp_pd|correlation_max\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value\(6),
	datad => \asp_pd|ALT_INV_correlation_max\(6),
	cin => \asp_pd|Add0~78\,
	sharein => \asp_pd|Add0~79\,
	sumout => \asp_pd|Add0~69_sumout\,
	cout => \asp_pd|Add0~70\,
	shareout => \asp_pd|Add0~71\);

-- Location: MLABCELL_X39_Y6_N21
\asp_pd|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~97_sumout\ = SUM(( !\asp_pd|last_correlation_value[7]~DUPLICATE_q\ $ (\asp_pd|correlation_max\(7)) ) + ( \asp_pd|Add0~71\ ) + ( \asp_pd|Add0~70\ ))
-- \asp_pd|Add0~98\ = CARRY(( !\asp_pd|last_correlation_value[7]~DUPLICATE_q\ $ (\asp_pd|correlation_max\(7)) ) + ( \asp_pd|Add0~71\ ) + ( \asp_pd|Add0~70\ ))
-- \asp_pd|Add0~99\ = SHARE((\asp_pd|last_correlation_value[7]~DUPLICATE_q\ & !\asp_pd|correlation_max\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value[7]~DUPLICATE_q\,
	datad => \asp_pd|ALT_INV_correlation_max\(7),
	cin => \asp_pd|Add0~70\,
	sharein => \asp_pd|Add0~71\,
	sumout => \asp_pd|Add0~97_sumout\,
	cout => \asp_pd|Add0~98\,
	shareout => \asp_pd|Add0~99\);

-- Location: MLABCELL_X39_Y6_N24
\asp_pd|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~101_sumout\ = SUM(( !\asp_pd|correlation_max[8]~DUPLICATE_q\ $ (\asp_pd|last_correlation_value\(8)) ) + ( \asp_pd|Add0~99\ ) + ( \asp_pd|Add0~98\ ))
-- \asp_pd|Add0~102\ = CARRY(( !\asp_pd|correlation_max[8]~DUPLICATE_q\ $ (\asp_pd|last_correlation_value\(8)) ) + ( \asp_pd|Add0~99\ ) + ( \asp_pd|Add0~98\ ))
-- \asp_pd|Add0~103\ = SHARE((!\asp_pd|correlation_max[8]~DUPLICATE_q\ & \asp_pd|last_correlation_value\(8)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000001100110000110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_correlation_max[8]~DUPLICATE_q\,
	datad => \asp_pd|ALT_INV_last_correlation_value\(8),
	cin => \asp_pd|Add0~98\,
	sharein => \asp_pd|Add0~99\,
	sumout => \asp_pd|Add0~101_sumout\,
	cout => \asp_pd|Add0~102\,
	shareout => \asp_pd|Add0~103\);

-- Location: MLABCELL_X39_Y6_N27
\asp_pd|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~105_sumout\ = SUM(( !\asp_pd|last_correlation_value[9]~DUPLICATE_q\ $ (\asp_pd|correlation_max[9]~DUPLICATE_q\) ) + ( \asp_pd|Add0~103\ ) + ( \asp_pd|Add0~102\ ))
-- \asp_pd|Add0~106\ = CARRY(( !\asp_pd|last_correlation_value[9]~DUPLICATE_q\ $ (\asp_pd|correlation_max[9]~DUPLICATE_q\) ) + ( \asp_pd|Add0~103\ ) + ( \asp_pd|Add0~102\ ))
-- \asp_pd|Add0~107\ = SHARE((\asp_pd|last_correlation_value[9]~DUPLICATE_q\ & !\asp_pd|correlation_max[9]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value[9]~DUPLICATE_q\,
	datad => \asp_pd|ALT_INV_correlation_max[9]~DUPLICATE_q\,
	cin => \asp_pd|Add0~102\,
	sharein => \asp_pd|Add0~103\,
	sumout => \asp_pd|Add0~105_sumout\,
	cout => \asp_pd|Add0~106\,
	shareout => \asp_pd|Add0~107\);

-- Location: MLABCELL_X39_Y6_N30
\asp_pd|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~109_sumout\ = SUM(( !\asp_pd|last_correlation_value[10]~DUPLICATE_q\ $ (\asp_pd|correlation_max[10]~DUPLICATE_q\) ) + ( \asp_pd|Add0~107\ ) + ( \asp_pd|Add0~106\ ))
-- \asp_pd|Add0~110\ = CARRY(( !\asp_pd|last_correlation_value[10]~DUPLICATE_q\ $ (\asp_pd|correlation_max[10]~DUPLICATE_q\) ) + ( \asp_pd|Add0~107\ ) + ( \asp_pd|Add0~106\ ))
-- \asp_pd|Add0~111\ = SHARE((\asp_pd|last_correlation_value[10]~DUPLICATE_q\ & !\asp_pd|correlation_max[10]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value[10]~DUPLICATE_q\,
	datac => \asp_pd|ALT_INV_correlation_max[10]~DUPLICATE_q\,
	cin => \asp_pd|Add0~106\,
	sharein => \asp_pd|Add0~107\,
	sumout => \asp_pd|Add0~109_sumout\,
	cout => \asp_pd|Add0~110\,
	shareout => \asp_pd|Add0~111\);

-- Location: MLABCELL_X39_Y6_N33
\asp_pd|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~113_sumout\ = SUM(( !\asp_pd|correlation_max[11]~DUPLICATE_q\ $ (\asp_pd|last_correlation_value\(11)) ) + ( \asp_pd|Add0~111\ ) + ( \asp_pd|Add0~110\ ))
-- \asp_pd|Add0~114\ = CARRY(( !\asp_pd|correlation_max[11]~DUPLICATE_q\ $ (\asp_pd|last_correlation_value\(11)) ) + ( \asp_pd|Add0~111\ ) + ( \asp_pd|Add0~110\ ))
-- \asp_pd|Add0~115\ = SHARE((!\asp_pd|correlation_max[11]~DUPLICATE_q\ & \asp_pd|last_correlation_value\(11)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_correlation_max[11]~DUPLICATE_q\,
	datad => \asp_pd|ALT_INV_last_correlation_value\(11),
	cin => \asp_pd|Add0~110\,
	sharein => \asp_pd|Add0~111\,
	sumout => \asp_pd|Add0~113_sumout\,
	cout => \asp_pd|Add0~114\,
	shareout => \asp_pd|Add0~115\);

-- Location: MLABCELL_X39_Y6_N36
\asp_pd|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~65_sumout\ = SUM(( !\asp_pd|last_correlation_value\(12) $ (\asp_pd|correlation_max\(12)) ) + ( \asp_pd|Add0~115\ ) + ( \asp_pd|Add0~114\ ))
-- \asp_pd|Add0~66\ = CARRY(( !\asp_pd|last_correlation_value\(12) $ (\asp_pd|correlation_max\(12)) ) + ( \asp_pd|Add0~115\ ) + ( \asp_pd|Add0~114\ ))
-- \asp_pd|Add0~67\ = SHARE((\asp_pd|last_correlation_value\(12) & !\asp_pd|correlation_max\(12)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(12),
	datac => \asp_pd|ALT_INV_correlation_max\(12),
	cin => \asp_pd|Add0~114\,
	sharein => \asp_pd|Add0~115\,
	sumout => \asp_pd|Add0~65_sumout\,
	cout => \asp_pd|Add0~66\,
	shareout => \asp_pd|Add0~67\);

-- Location: MLABCELL_X39_Y6_N39
\asp_pd|Add0~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~145_sumout\ = SUM(( !\asp_pd|correlation_max\(13) $ (\asp_pd|last_correlation_value\(13)) ) + ( \asp_pd|Add0~67\ ) + ( \asp_pd|Add0~66\ ))
-- \asp_pd|Add0~146\ = CARRY(( !\asp_pd|correlation_max\(13) $ (\asp_pd|last_correlation_value\(13)) ) + ( \asp_pd|Add0~67\ ) + ( \asp_pd|Add0~66\ ))
-- \asp_pd|Add0~147\ = SHARE((!\asp_pd|correlation_max\(13) & \asp_pd|last_correlation_value\(13)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_correlation_max\(13),
	datad => \asp_pd|ALT_INV_last_correlation_value\(13),
	cin => \asp_pd|Add0~66\,
	sharein => \asp_pd|Add0~67\,
	sumout => \asp_pd|Add0~145_sumout\,
	cout => \asp_pd|Add0~146\,
	shareout => \asp_pd|Add0~147\);

-- Location: MLABCELL_X39_Y6_N42
\asp_pd|Add0~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~149_sumout\ = SUM(( !\asp_pd|last_correlation_value[14]~DUPLICATE_q\ $ (\asp_pd|correlation_max\(14)) ) + ( \asp_pd|Add0~147\ ) + ( \asp_pd|Add0~146\ ))
-- \asp_pd|Add0~150\ = CARRY(( !\asp_pd|last_correlation_value[14]~DUPLICATE_q\ $ (\asp_pd|correlation_max\(14)) ) + ( \asp_pd|Add0~147\ ) + ( \asp_pd|Add0~146\ ))
-- \asp_pd|Add0~151\ = SHARE((\asp_pd|last_correlation_value[14]~DUPLICATE_q\ & !\asp_pd|correlation_max\(14)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110000000000000000000000001100110000110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_last_correlation_value[14]~DUPLICATE_q\,
	datad => \asp_pd|ALT_INV_correlation_max\(14),
	cin => \asp_pd|Add0~146\,
	sharein => \asp_pd|Add0~147\,
	sumout => \asp_pd|Add0~149_sumout\,
	cout => \asp_pd|Add0~150\,
	shareout => \asp_pd|Add0~151\);

-- Location: MLABCELL_X39_Y6_N45
\asp_pd|Add0~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~153_sumout\ = SUM(( !\asp_pd|correlation_max\(15) $ (\asp_pd|last_correlation_value\(15)) ) + ( \asp_pd|Add0~151\ ) + ( \asp_pd|Add0~150\ ))
-- \asp_pd|Add0~154\ = CARRY(( !\asp_pd|correlation_max\(15) $ (\asp_pd|last_correlation_value\(15)) ) + ( \asp_pd|Add0~151\ ) + ( \asp_pd|Add0~150\ ))
-- \asp_pd|Add0~155\ = SHARE((!\asp_pd|correlation_max\(15) & \asp_pd|last_correlation_value\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_max\(15),
	datad => \asp_pd|ALT_INV_last_correlation_value\(15),
	cin => \asp_pd|Add0~150\,
	sharein => \asp_pd|Add0~151\,
	sumout => \asp_pd|Add0~153_sumout\,
	cout => \asp_pd|Add0~154\,
	shareout => \asp_pd|Add0~155\);

-- Location: MLABCELL_X39_Y6_N48
\asp_pd|Add0~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~157_sumout\ = SUM(( !\asp_pd|last_correlation_value[16]~DUPLICATE_q\ $ (\asp_pd|correlation_max\(16)) ) + ( \asp_pd|Add0~155\ ) + ( \asp_pd|Add0~154\ ))
-- \asp_pd|Add0~158\ = CARRY(( !\asp_pd|last_correlation_value[16]~DUPLICATE_q\ $ (\asp_pd|correlation_max\(16)) ) + ( \asp_pd|Add0~155\ ) + ( \asp_pd|Add0~154\ ))
-- \asp_pd|Add0~159\ = SHARE((\asp_pd|last_correlation_value[16]~DUPLICATE_q\ & !\asp_pd|correlation_max\(16)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001000100010000000000000000001001100110011001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value[16]~DUPLICATE_q\,
	datab => \asp_pd|ALT_INV_correlation_max\(16),
	cin => \asp_pd|Add0~154\,
	sharein => \asp_pd|Add0~155\,
	sumout => \asp_pd|Add0~157_sumout\,
	cout => \asp_pd|Add0~158\,
	shareout => \asp_pd|Add0~159\);

-- Location: MLABCELL_X39_Y6_N51
\asp_pd|Add0~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~133_sumout\ = SUM(( !\asp_pd|correlation_max\(17) $ (\asp_pd|last_correlation_value\(17)) ) + ( \asp_pd|Add0~159\ ) + ( \asp_pd|Add0~158\ ))
-- \asp_pd|Add0~134\ = CARRY(( !\asp_pd|correlation_max\(17) $ (\asp_pd|last_correlation_value\(17)) ) + ( \asp_pd|Add0~159\ ) + ( \asp_pd|Add0~158\ ))
-- \asp_pd|Add0~135\ = SHARE((!\asp_pd|correlation_max\(17) & \asp_pd|last_correlation_value\(17)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_correlation_max\(17),
	datad => \asp_pd|ALT_INV_last_correlation_value\(17),
	cin => \asp_pd|Add0~158\,
	sharein => \asp_pd|Add0~159\,
	sumout => \asp_pd|Add0~133_sumout\,
	cout => \asp_pd|Add0~134\,
	shareout => \asp_pd|Add0~135\);

-- Location: MLABCELL_X39_Y6_N54
\asp_pd|Add0~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~137_sumout\ = SUM(( !\asp_pd|correlation_max\(18) $ (\asp_pd|last_correlation_value\(18)) ) + ( \asp_pd|Add0~135\ ) + ( \asp_pd|Add0~134\ ))
-- \asp_pd|Add0~138\ = CARRY(( !\asp_pd|correlation_max\(18) $ (\asp_pd|last_correlation_value\(18)) ) + ( \asp_pd|Add0~135\ ) + ( \asp_pd|Add0~134\ ))
-- \asp_pd|Add0~139\ = SHARE((!\asp_pd|correlation_max\(18) & \asp_pd|last_correlation_value\(18)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_correlation_max\(18),
	datac => \asp_pd|ALT_INV_last_correlation_value\(18),
	cin => \asp_pd|Add0~134\,
	sharein => \asp_pd|Add0~135\,
	sumout => \asp_pd|Add0~137_sumout\,
	cout => \asp_pd|Add0~138\,
	shareout => \asp_pd|Add0~139\);

-- Location: MLABCELL_X39_Y6_N57
\asp_pd|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~21_sumout\ = SUM(( !\asp_pd|last_correlation_value\(19) $ (\asp_pd|correlation_max\(19)) ) + ( \asp_pd|Add0~139\ ) + ( \asp_pd|Add0~138\ ))
-- \asp_pd|Add0~22\ = CARRY(( !\asp_pd|last_correlation_value\(19) $ (\asp_pd|correlation_max\(19)) ) + ( \asp_pd|Add0~139\ ) + ( \asp_pd|Add0~138\ ))
-- \asp_pd|Add0~23\ = SHARE((\asp_pd|last_correlation_value\(19) & !\asp_pd|correlation_max\(19)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(19),
	datad => \asp_pd|ALT_INV_correlation_max\(19),
	cin => \asp_pd|Add0~138\,
	sharein => \asp_pd|Add0~139\,
	sumout => \asp_pd|Add0~21_sumout\,
	cout => \asp_pd|Add0~22\,
	shareout => \asp_pd|Add0~23\);

-- Location: MLABCELL_X39_Y5_N0
\asp_pd|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~25_sumout\ = SUM(( !\asp_pd|last_correlation_value\(20) $ (\asp_pd|correlation_max\(20)) ) + ( \asp_pd|Add0~23\ ) + ( \asp_pd|Add0~22\ ))
-- \asp_pd|Add0~26\ = CARRY(( !\asp_pd|last_correlation_value\(20) $ (\asp_pd|correlation_max\(20)) ) + ( \asp_pd|Add0~23\ ) + ( \asp_pd|Add0~22\ ))
-- \asp_pd|Add0~27\ = SHARE((\asp_pd|last_correlation_value\(20) & !\asp_pd|correlation_max\(20)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value\(20),
	datad => \asp_pd|ALT_INV_correlation_max\(20),
	cin => \asp_pd|Add0~22\,
	sharein => \asp_pd|Add0~23\,
	sumout => \asp_pd|Add0~25_sumout\,
	cout => \asp_pd|Add0~26\,
	shareout => \asp_pd|Add0~27\);

-- Location: MLABCELL_X39_Y5_N3
\asp_pd|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~29_sumout\ = SUM(( !\asp_pd|correlation_max\(21) $ (\asp_pd|last_correlation_value[21]~DUPLICATE_q\) ) + ( \asp_pd|Add0~27\ ) + ( \asp_pd|Add0~26\ ))
-- \asp_pd|Add0~30\ = CARRY(( !\asp_pd|correlation_max\(21) $ (\asp_pd|last_correlation_value[21]~DUPLICATE_q\) ) + ( \asp_pd|Add0~27\ ) + ( \asp_pd|Add0~26\ ))
-- \asp_pd|Add0~31\ = SHARE((!\asp_pd|correlation_max\(21) & \asp_pd|last_correlation_value[21]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_correlation_max\(21),
	datad => \asp_pd|ALT_INV_last_correlation_value[21]~DUPLICATE_q\,
	cin => \asp_pd|Add0~26\,
	sharein => \asp_pd|Add0~27\,
	sumout => \asp_pd|Add0~29_sumout\,
	cout => \asp_pd|Add0~30\,
	shareout => \asp_pd|Add0~31\);

-- Location: MLABCELL_X39_Y5_N6
\asp_pd|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~33_sumout\ = SUM(( !\asp_pd|correlation_max\(22) $ (\asp_pd|last_correlation_value\(22)) ) + ( \asp_pd|Add0~31\ ) + ( \asp_pd|Add0~30\ ))
-- \asp_pd|Add0~34\ = CARRY(( !\asp_pd|correlation_max\(22) $ (\asp_pd|last_correlation_value\(22)) ) + ( \asp_pd|Add0~31\ ) + ( \asp_pd|Add0~30\ ))
-- \asp_pd|Add0~35\ = SHARE((!\asp_pd|correlation_max\(22) & \asp_pd|last_correlation_value\(22)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_correlation_max\(22),
	datac => \asp_pd|ALT_INV_last_correlation_value\(22),
	cin => \asp_pd|Add0~30\,
	sharein => \asp_pd|Add0~31\,
	sumout => \asp_pd|Add0~33_sumout\,
	cout => \asp_pd|Add0~34\,
	shareout => \asp_pd|Add0~35\);

-- Location: MLABCELL_X39_Y5_N9
\asp_pd|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~37_sumout\ = SUM(( !\asp_pd|correlation_max\(23) $ (\asp_pd|last_correlation_value\(23)) ) + ( \asp_pd|Add0~35\ ) + ( \asp_pd|Add0~34\ ))
-- \asp_pd|Add0~38\ = CARRY(( !\asp_pd|correlation_max\(23) $ (\asp_pd|last_correlation_value\(23)) ) + ( \asp_pd|Add0~35\ ) + ( \asp_pd|Add0~34\ ))
-- \asp_pd|Add0~39\ = SHARE((!\asp_pd|correlation_max\(23) & \asp_pd|last_correlation_value\(23)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_correlation_max\(23),
	datad => \asp_pd|ALT_INV_last_correlation_value\(23),
	cin => \asp_pd|Add0~34\,
	sharein => \asp_pd|Add0~35\,
	sumout => \asp_pd|Add0~37_sumout\,
	cout => \asp_pd|Add0~38\,
	shareout => \asp_pd|Add0~39\);

-- Location: MLABCELL_X39_Y5_N12
\asp_pd|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~61_sumout\ = SUM(( !\asp_pd|last_correlation_value[24]~DUPLICATE_q\ $ (\asp_pd|correlation_max\(24)) ) + ( \asp_pd|Add0~39\ ) + ( \asp_pd|Add0~38\ ))
-- \asp_pd|Add0~62\ = CARRY(( !\asp_pd|last_correlation_value[24]~DUPLICATE_q\ $ (\asp_pd|correlation_max\(24)) ) + ( \asp_pd|Add0~39\ ) + ( \asp_pd|Add0~38\ ))
-- \asp_pd|Add0~63\ = SHARE((\asp_pd|last_correlation_value[24]~DUPLICATE_q\ & !\asp_pd|correlation_max\(24)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110000000000000000000000001100110000110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_last_correlation_value[24]~DUPLICATE_q\,
	datad => \asp_pd|ALT_INV_correlation_max\(24),
	cin => \asp_pd|Add0~38\,
	sharein => \asp_pd|Add0~39\,
	sumout => \asp_pd|Add0~61_sumout\,
	cout => \asp_pd|Add0~62\,
	shareout => \asp_pd|Add0~63\);

-- Location: MLABCELL_X39_Y5_N15
\asp_pd|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~41_sumout\ = SUM(( !\asp_pd|last_correlation_value\(25) $ (\asp_pd|correlation_max\(25)) ) + ( \asp_pd|Add0~63\ ) + ( \asp_pd|Add0~62\ ))
-- \asp_pd|Add0~42\ = CARRY(( !\asp_pd|last_correlation_value\(25) $ (\asp_pd|correlation_max\(25)) ) + ( \asp_pd|Add0~63\ ) + ( \asp_pd|Add0~62\ ))
-- \asp_pd|Add0~43\ = SHARE((\asp_pd|last_correlation_value\(25) & !\asp_pd|correlation_max\(25)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value\(25),
	datad => \asp_pd|ALT_INV_correlation_max\(25),
	cin => \asp_pd|Add0~62\,
	sharein => \asp_pd|Add0~63\,
	sumout => \asp_pd|Add0~41_sumout\,
	cout => \asp_pd|Add0~42\,
	shareout => \asp_pd|Add0~43\);

-- Location: MLABCELL_X39_Y5_N18
\asp_pd|Add0~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~141_sumout\ = SUM(( !\asp_pd|correlation_max\(26) $ (\asp_pd|last_correlation_value\(26)) ) + ( \asp_pd|Add0~43\ ) + ( \asp_pd|Add0~42\ ))
-- \asp_pd|Add0~142\ = CARRY(( !\asp_pd|correlation_max\(26) $ (\asp_pd|last_correlation_value\(26)) ) + ( \asp_pd|Add0~43\ ) + ( \asp_pd|Add0~42\ ))
-- \asp_pd|Add0~143\ = SHARE((!\asp_pd|correlation_max\(26) & \asp_pd|last_correlation_value\(26)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_correlation_max\(26),
	datad => \asp_pd|ALT_INV_last_correlation_value\(26),
	cin => \asp_pd|Add0~42\,
	sharein => \asp_pd|Add0~43\,
	sumout => \asp_pd|Add0~141_sumout\,
	cout => \asp_pd|Add0~142\,
	shareout => \asp_pd|Add0~143\);

-- Location: MLABCELL_X39_Y5_N21
\asp_pd|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~117_sumout\ = SUM(( !\asp_pd|correlation_max\(27) $ (\asp_pd|last_correlation_value[27]~DUPLICATE_q\) ) + ( \asp_pd|Add0~143\ ) + ( \asp_pd|Add0~142\ ))
-- \asp_pd|Add0~118\ = CARRY(( !\asp_pd|correlation_max\(27) $ (\asp_pd|last_correlation_value[27]~DUPLICATE_q\) ) + ( \asp_pd|Add0~143\ ) + ( \asp_pd|Add0~142\ ))
-- \asp_pd|Add0~119\ = SHARE((!\asp_pd|correlation_max\(27) & \asp_pd|last_correlation_value[27]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_correlation_max\(27),
	datac => \asp_pd|ALT_INV_last_correlation_value[27]~DUPLICATE_q\,
	cin => \asp_pd|Add0~142\,
	sharein => \asp_pd|Add0~143\,
	sumout => \asp_pd|Add0~117_sumout\,
	cout => \asp_pd|Add0~118\,
	shareout => \asp_pd|Add0~119\);

-- Location: MLABCELL_X39_Y5_N24
\asp_pd|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~5_sumout\ = SUM(( !\asp_pd|last_correlation_value\(28) $ (\asp_pd|correlation_max\(28)) ) + ( \asp_pd|Add0~119\ ) + ( \asp_pd|Add0~118\ ))
-- \asp_pd|Add0~6\ = CARRY(( !\asp_pd|last_correlation_value\(28) $ (\asp_pd|correlation_max\(28)) ) + ( \asp_pd|Add0~119\ ) + ( \asp_pd|Add0~118\ ))
-- \asp_pd|Add0~7\ = SHARE((\asp_pd|last_correlation_value\(28) & !\asp_pd|correlation_max\(28)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value\(28),
	datad => \asp_pd|ALT_INV_correlation_max\(28),
	cin => \asp_pd|Add0~118\,
	sharein => \asp_pd|Add0~119\,
	sumout => \asp_pd|Add0~5_sumout\,
	cout => \asp_pd|Add0~6\,
	shareout => \asp_pd|Add0~7\);

-- Location: MLABCELL_X39_Y5_N27
\asp_pd|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~121_sumout\ = SUM(( !\asp_pd|correlation_max\(29) $ (\asp_pd|last_correlation_value[29]~DUPLICATE_q\) ) + ( \asp_pd|Add0~7\ ) + ( \asp_pd|Add0~6\ ))
-- \asp_pd|Add0~122\ = CARRY(( !\asp_pd|correlation_max\(29) $ (\asp_pd|last_correlation_value[29]~DUPLICATE_q\) ) + ( \asp_pd|Add0~7\ ) + ( \asp_pd|Add0~6\ ))
-- \asp_pd|Add0~123\ = SHARE((!\asp_pd|correlation_max\(29) & \asp_pd|last_correlation_value[29]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_correlation_max\(29),
	datad => \asp_pd|ALT_INV_last_correlation_value[29]~DUPLICATE_q\,
	cin => \asp_pd|Add0~6\,
	sharein => \asp_pd|Add0~7\,
	sumout => \asp_pd|Add0~121_sumout\,
	cout => \asp_pd|Add0~122\,
	shareout => \asp_pd|Add0~123\);

-- Location: MLABCELL_X39_Y5_N30
\asp_pd|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~45_sumout\ = SUM(( !\asp_pd|last_correlation_value\(30) $ (\asp_pd|correlation_max\(30)) ) + ( \asp_pd|Add0~123\ ) + ( \asp_pd|Add0~122\ ))
-- \asp_pd|Add0~46\ = CARRY(( !\asp_pd|last_correlation_value\(30) $ (\asp_pd|correlation_max\(30)) ) + ( \asp_pd|Add0~123\ ) + ( \asp_pd|Add0~122\ ))
-- \asp_pd|Add0~47\ = SHARE((\asp_pd|last_correlation_value\(30) & !\asp_pd|correlation_max\(30)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value\(30),
	datad => \asp_pd|ALT_INV_correlation_max\(30),
	cin => \asp_pd|Add0~122\,
	sharein => \asp_pd|Add0~123\,
	sumout => \asp_pd|Add0~45_sumout\,
	cout => \asp_pd|Add0~46\,
	shareout => \asp_pd|Add0~47\);

-- Location: MLABCELL_X39_Y5_N33
\asp_pd|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~49_sumout\ = SUM(( !\asp_pd|last_correlation_value\(31) $ (\asp_pd|correlation_max\(31)) ) + ( \asp_pd|Add0~47\ ) + ( \asp_pd|Add0~46\ ))
-- \asp_pd|Add0~50\ = CARRY(( !\asp_pd|last_correlation_value\(31) $ (\asp_pd|correlation_max\(31)) ) + ( \asp_pd|Add0~47\ ) + ( \asp_pd|Add0~46\ ))
-- \asp_pd|Add0~51\ = SHARE((\asp_pd|last_correlation_value\(31) & !\asp_pd|correlation_max\(31)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(31),
	datac => \asp_pd|ALT_INV_correlation_max\(31),
	cin => \asp_pd|Add0~46\,
	sharein => \asp_pd|Add0~47\,
	sumout => \asp_pd|Add0~49_sumout\,
	cout => \asp_pd|Add0~50\,
	shareout => \asp_pd|Add0~51\);

-- Location: MLABCELL_X39_Y5_N36
\asp_pd|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~9_sumout\ = SUM(( !\asp_pd|last_correlation_value[32]~DUPLICATE_q\ $ (\asp_pd|correlation_max\(32)) ) + ( \asp_pd|Add0~51\ ) + ( \asp_pd|Add0~50\ ))
-- \asp_pd|Add0~10\ = CARRY(( !\asp_pd|last_correlation_value[32]~DUPLICATE_q\ $ (\asp_pd|correlation_max\(32)) ) + ( \asp_pd|Add0~51\ ) + ( \asp_pd|Add0~50\ ))
-- \asp_pd|Add0~11\ = SHARE((\asp_pd|last_correlation_value[32]~DUPLICATE_q\ & !\asp_pd|correlation_max\(32)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value[32]~DUPLICATE_q\,
	datad => \asp_pd|ALT_INV_correlation_max\(32),
	cin => \asp_pd|Add0~50\,
	sharein => \asp_pd|Add0~51\,
	sumout => \asp_pd|Add0~9_sumout\,
	cout => \asp_pd|Add0~10\,
	shareout => \asp_pd|Add0~11\);

-- Location: MLABCELL_X39_Y5_N39
\asp_pd|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~13_sumout\ = SUM(( !\asp_pd|last_correlation_value\(33) $ (\asp_pd|correlation_max\(33)) ) + ( \asp_pd|Add0~11\ ) + ( \asp_pd|Add0~10\ ))
-- \asp_pd|Add0~14\ = CARRY(( !\asp_pd|last_correlation_value\(33) $ (\asp_pd|correlation_max\(33)) ) + ( \asp_pd|Add0~11\ ) + ( \asp_pd|Add0~10\ ))
-- \asp_pd|Add0~15\ = SHARE((\asp_pd|last_correlation_value\(33) & !\asp_pd|correlation_max\(33)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(33),
	datad => \asp_pd|ALT_INV_correlation_max\(33),
	cin => \asp_pd|Add0~10\,
	sharein => \asp_pd|Add0~11\,
	sumout => \asp_pd|Add0~13_sumout\,
	cout => \asp_pd|Add0~14\,
	shareout => \asp_pd|Add0~15\);

-- Location: MLABCELL_X39_Y5_N42
\asp_pd|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~125_sumout\ = SUM(( !\asp_pd|correlation_max\(34) $ (\asp_pd|last_correlation_value\(34)) ) + ( \asp_pd|Add0~15\ ) + ( \asp_pd|Add0~14\ ))
-- \asp_pd|Add0~126\ = CARRY(( !\asp_pd|correlation_max\(34) $ (\asp_pd|last_correlation_value\(34)) ) + ( \asp_pd|Add0~15\ ) + ( \asp_pd|Add0~14\ ))
-- \asp_pd|Add0~127\ = SHARE((!\asp_pd|correlation_max\(34) & \asp_pd|last_correlation_value\(34)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_correlation_max\(34),
	datad => \asp_pd|ALT_INV_last_correlation_value\(34),
	cin => \asp_pd|Add0~14\,
	sharein => \asp_pd|Add0~15\,
	sumout => \asp_pd|Add0~125_sumout\,
	cout => \asp_pd|Add0~126\,
	shareout => \asp_pd|Add0~127\);

-- Location: MLABCELL_X39_Y5_N45
\asp_pd|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~53_sumout\ = SUM(( !\asp_pd|last_correlation_value\(35) $ (\asp_pd|correlation_max\(35)) ) + ( \asp_pd|Add0~127\ ) + ( \asp_pd|Add0~126\ ))
-- \asp_pd|Add0~54\ = CARRY(( !\asp_pd|last_correlation_value\(35) $ (\asp_pd|correlation_max\(35)) ) + ( \asp_pd|Add0~127\ ) + ( \asp_pd|Add0~126\ ))
-- \asp_pd|Add0~55\ = SHARE((\asp_pd|last_correlation_value\(35) & !\asp_pd|correlation_max\(35)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value\(35),
	datad => \asp_pd|ALT_INV_correlation_max\(35),
	cin => \asp_pd|Add0~126\,
	sharein => \asp_pd|Add0~127\,
	sumout => \asp_pd|Add0~53_sumout\,
	cout => \asp_pd|Add0~54\,
	shareout => \asp_pd|Add0~55\);

-- Location: MLABCELL_X39_Y5_N48
\asp_pd|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~57_sumout\ = SUM(( !\asp_pd|last_correlation_value\(36) $ (\asp_pd|correlation_max\(36)) ) + ( \asp_pd|Add0~55\ ) + ( \asp_pd|Add0~54\ ))
-- \asp_pd|Add0~58\ = CARRY(( !\asp_pd|last_correlation_value\(36) $ (\asp_pd|correlation_max\(36)) ) + ( \asp_pd|Add0~55\ ) + ( \asp_pd|Add0~54\ ))
-- \asp_pd|Add0~59\ = SHARE((\asp_pd|last_correlation_value\(36) & !\asp_pd|correlation_max\(36)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value\(36),
	datad => \asp_pd|ALT_INV_correlation_max\(36),
	cin => \asp_pd|Add0~54\,
	sharein => \asp_pd|Add0~55\,
	sumout => \asp_pd|Add0~57_sumout\,
	cout => \asp_pd|Add0~58\,
	shareout => \asp_pd|Add0~59\);

-- Location: MLABCELL_X39_Y5_N51
\asp_pd|Add0~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~129_sumout\ = SUM(( !\asp_pd|last_correlation_value\(37) $ (\asp_pd|correlation_max\(37)) ) + ( \asp_pd|Add0~59\ ) + ( \asp_pd|Add0~58\ ))
-- \asp_pd|Add0~130\ = CARRY(( !\asp_pd|last_correlation_value\(37) $ (\asp_pd|correlation_max\(37)) ) + ( \asp_pd|Add0~59\ ) + ( \asp_pd|Add0~58\ ))
-- \asp_pd|Add0~131\ = SHARE((\asp_pd|last_correlation_value\(37) & !\asp_pd|correlation_max\(37)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(37),
	datac => \asp_pd|ALT_INV_correlation_max\(37),
	cin => \asp_pd|Add0~58\,
	sharein => \asp_pd|Add0~59\,
	sumout => \asp_pd|Add0~129_sumout\,
	cout => \asp_pd|Add0~130\,
	shareout => \asp_pd|Add0~131\);

-- Location: MLABCELL_X39_Y5_N54
\asp_pd|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~17_sumout\ = SUM(( !\asp_pd|last_correlation_value\(38) $ (\asp_pd|correlation_max\(38)) ) + ( \asp_pd|Add0~131\ ) + ( \asp_pd|Add0~130\ ))
-- \asp_pd|Add0~18\ = CARRY(( !\asp_pd|last_correlation_value\(38) $ (\asp_pd|correlation_max\(38)) ) + ( \asp_pd|Add0~131\ ) + ( \asp_pd|Add0~130\ ))
-- \asp_pd|Add0~19\ = SHARE((\asp_pd|last_correlation_value\(38) & !\asp_pd|correlation_max\(38)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(38),
	datac => \asp_pd|ALT_INV_correlation_max\(38),
	cin => \asp_pd|Add0~130\,
	sharein => \asp_pd|Add0~131\,
	sumout => \asp_pd|Add0~17_sumout\,
	cout => \asp_pd|Add0~18\,
	shareout => \asp_pd|Add0~19\);

-- Location: LABCELL_X40_Y6_N30
\asp_pd|Add1~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~162_cout\ = CARRY(( \asp_pd|Add0~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_pd|ALT_INV_Add0~1_sumout\,
	cin => GND,
	cout => \asp_pd|Add1~162_cout\);

-- Location: LABCELL_X40_Y6_N33
\asp_pd|Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~85_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~85_sumout\) ) + ( GND ) + ( \asp_pd|Add1~162_cout\ ))
-- \asp_pd|Add1~86\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~85_sumout\) ) + ( GND ) + ( \asp_pd|Add1~162_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add0~1_sumout\,
	datac => \asp_pd|ALT_INV_Add0~85_sumout\,
	cin => \asp_pd|Add1~162_cout\,
	sumout => \asp_pd|Add1~85_sumout\,
	cout => \asp_pd|Add1~86\);

-- Location: LABCELL_X40_Y6_N36
\asp_pd|Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~89_sumout\ = SUM(( !\asp_pd|Add0~89_sumout\ $ (!\asp_pd|Add0~1_sumout\) ) + ( GND ) + ( \asp_pd|Add1~86\ ))
-- \asp_pd|Add1~90\ = CARRY(( !\asp_pd|Add0~89_sumout\ $ (!\asp_pd|Add0~1_sumout\) ) + ( GND ) + ( \asp_pd|Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_Add0~89_sumout\,
	datac => \asp_pd|ALT_INV_Add0~1_sumout\,
	cin => \asp_pd|Add1~86\,
	sumout => \asp_pd|Add1~89_sumout\,
	cout => \asp_pd|Add1~90\);

-- Location: LABCELL_X40_Y6_N39
\asp_pd|Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~93_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~93_sumout\) ) + ( GND ) + ( \asp_pd|Add1~90\ ))
-- \asp_pd|Add1~94\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~93_sumout\) ) + ( GND ) + ( \asp_pd|Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add0~1_sumout\,
	datad => \asp_pd|ALT_INV_Add0~93_sumout\,
	cin => \asp_pd|Add1~90\,
	sumout => \asp_pd|Add1~93_sumout\,
	cout => \asp_pd|Add1~94\);

-- Location: LABCELL_X40_Y6_N42
\asp_pd|Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~81_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~81_sumout\) ) + ( GND ) + ( \asp_pd|Add1~94\ ))
-- \asp_pd|Add1~82\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~81_sumout\) ) + ( GND ) + ( \asp_pd|Add1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_Add0~1_sumout\,
	datad => \asp_pd|ALT_INV_Add0~81_sumout\,
	cin => \asp_pd|Add1~94\,
	sumout => \asp_pd|Add1~81_sumout\,
	cout => \asp_pd|Add1~82\);

-- Location: LABCELL_X40_Y6_N45
\asp_pd|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~73_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~73_sumout\) ) + ( GND ) + ( \asp_pd|Add1~82\ ))
-- \asp_pd|Add1~74\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~73_sumout\) ) + ( GND ) + ( \asp_pd|Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add0~1_sumout\,
	datad => \asp_pd|ALT_INV_Add0~73_sumout\,
	cin => \asp_pd|Add1~82\,
	sumout => \asp_pd|Add1~73_sumout\,
	cout => \asp_pd|Add1~74\);

-- Location: LABCELL_X40_Y6_N48
\asp_pd|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~77_sumout\ = SUM(( !\asp_pd|Add0~77_sumout\ $ (!\asp_pd|Add0~1_sumout\) ) + ( GND ) + ( \asp_pd|Add1~74\ ))
-- \asp_pd|Add1~78\ = CARRY(( !\asp_pd|Add0~77_sumout\ $ (!\asp_pd|Add0~1_sumout\) ) + ( GND ) + ( \asp_pd|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_Add0~77_sumout\,
	datac => \asp_pd|ALT_INV_Add0~1_sumout\,
	cin => \asp_pd|Add1~74\,
	sumout => \asp_pd|Add1~77_sumout\,
	cout => \asp_pd|Add1~78\);

-- Location: LABCELL_X40_Y6_N51
\asp_pd|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~69_sumout\ = SUM(( GND ) + ( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~69_sumout\) ) + ( \asp_pd|Add1~78\ ))
-- \asp_pd|Add1~70\ = CARRY(( GND ) + ( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~69_sumout\) ) + ( \asp_pd|Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add0~1_sumout\,
	dataf => \asp_pd|ALT_INV_Add0~69_sumout\,
	cin => \asp_pd|Add1~78\,
	sumout => \asp_pd|Add1~69_sumout\,
	cout => \asp_pd|Add1~70\);

-- Location: LABCELL_X40_Y6_N54
\asp_pd|Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~97_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~97_sumout\) ) + ( GND ) + ( \asp_pd|Add1~70\ ))
-- \asp_pd|Add1~98\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~97_sumout\) ) + ( GND ) + ( \asp_pd|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_Add0~1_sumout\,
	datad => \asp_pd|ALT_INV_Add0~97_sumout\,
	cin => \asp_pd|Add1~70\,
	sumout => \asp_pd|Add1~97_sumout\,
	cout => \asp_pd|Add1~98\);

-- Location: LABCELL_X40_Y6_N57
\asp_pd|Add1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~101_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~101_sumout\) ) + ( GND ) + ( \asp_pd|Add1~98\ ))
-- \asp_pd|Add1~102\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~101_sumout\) ) + ( GND ) + ( \asp_pd|Add1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add0~1_sumout\,
	datac => \asp_pd|ALT_INV_Add0~101_sumout\,
	cin => \asp_pd|Add1~98\,
	sumout => \asp_pd|Add1~101_sumout\,
	cout => \asp_pd|Add1~102\);

-- Location: LABCELL_X40_Y5_N0
\asp_pd|Add1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~105_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~105_sumout\) ) + ( GND ) + ( \asp_pd|Add1~102\ ))
-- \asp_pd|Add1~106\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~105_sumout\) ) + ( GND ) + ( \asp_pd|Add1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_Add0~1_sumout\,
	datac => \asp_pd|ALT_INV_Add0~105_sumout\,
	cin => \asp_pd|Add1~102\,
	sumout => \asp_pd|Add1~105_sumout\,
	cout => \asp_pd|Add1~106\);

-- Location: LABCELL_X40_Y5_N3
\asp_pd|Add1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~109_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~109_sumout\) ) + ( GND ) + ( \asp_pd|Add1~106\ ))
-- \asp_pd|Add1~110\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~109_sumout\) ) + ( GND ) + ( \asp_pd|Add1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_Add0~1_sumout\,
	datac => \asp_pd|ALT_INV_Add0~109_sumout\,
	cin => \asp_pd|Add1~106\,
	sumout => \asp_pd|Add1~109_sumout\,
	cout => \asp_pd|Add1~110\);

-- Location: LABCELL_X40_Y5_N6
\asp_pd|Add1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~113_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~113_sumout\) ) + ( GND ) + ( \asp_pd|Add1~110\ ))
-- \asp_pd|Add1~114\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~113_sumout\) ) + ( GND ) + ( \asp_pd|Add1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_Add0~1_sumout\,
	datac => \asp_pd|ALT_INV_Add0~113_sumout\,
	cin => \asp_pd|Add1~110\,
	sumout => \asp_pd|Add1~113_sumout\,
	cout => \asp_pd|Add1~114\);

-- Location: LABCELL_X40_Y5_N9
\asp_pd|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~65_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~65_sumout\) ) + ( GND ) + ( \asp_pd|Add1~114\ ))
-- \asp_pd|Add1~66\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~65_sumout\) ) + ( GND ) + ( \asp_pd|Add1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_Add0~1_sumout\,
	datac => \asp_pd|ALT_INV_Add0~65_sumout\,
	cin => \asp_pd|Add1~114\,
	sumout => \asp_pd|Add1~65_sumout\,
	cout => \asp_pd|Add1~66\);

-- Location: LABCELL_X40_Y5_N12
\asp_pd|Add1~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~145_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~145_sumout\) ) + ( GND ) + ( \asp_pd|Add1~66\ ))
-- \asp_pd|Add1~146\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~145_sumout\) ) + ( GND ) + ( \asp_pd|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_Add0~1_sumout\,
	datac => \asp_pd|ALT_INV_Add0~145_sumout\,
	cin => \asp_pd|Add1~66\,
	sumout => \asp_pd|Add1~145_sumout\,
	cout => \asp_pd|Add1~146\);

-- Location: LABCELL_X40_Y5_N15
\asp_pd|Add1~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~149_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~149_sumout\) ) + ( GND ) + ( \asp_pd|Add1~146\ ))
-- \asp_pd|Add1~150\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~149_sumout\) ) + ( GND ) + ( \asp_pd|Add1~146\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_Add0~1_sumout\,
	datad => \asp_pd|ALT_INV_Add0~149_sumout\,
	cin => \asp_pd|Add1~146\,
	sumout => \asp_pd|Add1~149_sumout\,
	cout => \asp_pd|Add1~150\);

-- Location: LABCELL_X40_Y5_N18
\asp_pd|Add1~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~153_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~153_sumout\) ) + ( GND ) + ( \asp_pd|Add1~150\ ))
-- \asp_pd|Add1~154\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~153_sumout\) ) + ( GND ) + ( \asp_pd|Add1~150\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_Add0~1_sumout\,
	datac => \asp_pd|ALT_INV_Add0~153_sumout\,
	cin => \asp_pd|Add1~150\,
	sumout => \asp_pd|Add1~153_sumout\,
	cout => \asp_pd|Add1~154\);

-- Location: LABCELL_X40_Y5_N21
\asp_pd|Add1~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~157_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~157_sumout\) ) + ( GND ) + ( \asp_pd|Add1~154\ ))
-- \asp_pd|Add1~158\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~157_sumout\) ) + ( GND ) + ( \asp_pd|Add1~154\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_Add0~1_sumout\,
	datac => \asp_pd|ALT_INV_Add0~157_sumout\,
	cin => \asp_pd|Add1~154\,
	sumout => \asp_pd|Add1~157_sumout\,
	cout => \asp_pd|Add1~158\);

-- Location: LABCELL_X40_Y5_N24
\asp_pd|Add1~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~133_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~133_sumout\) ) + ( GND ) + ( \asp_pd|Add1~158\ ))
-- \asp_pd|Add1~134\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~133_sumout\) ) + ( GND ) + ( \asp_pd|Add1~158\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_Add0~1_sumout\,
	datac => \asp_pd|ALT_INV_Add0~133_sumout\,
	cin => \asp_pd|Add1~158\,
	sumout => \asp_pd|Add1~133_sumout\,
	cout => \asp_pd|Add1~134\);

-- Location: LABCELL_X40_Y5_N27
\asp_pd|Add1~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~137_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~137_sumout\) ) + ( GND ) + ( \asp_pd|Add1~134\ ))
-- \asp_pd|Add1~138\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~137_sumout\) ) + ( GND ) + ( \asp_pd|Add1~134\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_Add0~1_sumout\,
	datad => \asp_pd|ALT_INV_Add0~137_sumout\,
	cin => \asp_pd|Add1~134\,
	sumout => \asp_pd|Add1~137_sumout\,
	cout => \asp_pd|Add1~138\);

-- Location: LABCELL_X40_Y5_N30
\asp_pd|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~21_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~21_sumout\) ) + ( GND ) + ( \asp_pd|Add1~138\ ))
-- \asp_pd|Add1~22\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~21_sumout\) ) + ( GND ) + ( \asp_pd|Add1~138\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_Add0~1_sumout\,
	datac => \asp_pd|ALT_INV_Add0~21_sumout\,
	cin => \asp_pd|Add1~138\,
	sumout => \asp_pd|Add1~21_sumout\,
	cout => \asp_pd|Add1~22\);

-- Location: LABCELL_X40_Y5_N33
\asp_pd|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~25_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~25_sumout\) ) + ( GND ) + ( \asp_pd|Add1~22\ ))
-- \asp_pd|Add1~26\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~25_sumout\) ) + ( GND ) + ( \asp_pd|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_Add0~1_sumout\,
	datac => \asp_pd|ALT_INV_Add0~25_sumout\,
	cin => \asp_pd|Add1~22\,
	sumout => \asp_pd|Add1~25_sumout\,
	cout => \asp_pd|Add1~26\);

-- Location: LABCELL_X40_Y5_N36
\asp_pd|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~29_sumout\ = SUM(( GND ) + ( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~29_sumout\) ) + ( \asp_pd|Add1~26\ ))
-- \asp_pd|Add1~30\ = CARRY(( GND ) + ( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~29_sumout\) ) + ( \asp_pd|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_Add0~1_sumout\,
	dataf => \asp_pd|ALT_INV_Add0~29_sumout\,
	cin => \asp_pd|Add1~26\,
	sumout => \asp_pd|Add1~29_sumout\,
	cout => \asp_pd|Add1~30\);

-- Location: LABCELL_X40_Y5_N39
\asp_pd|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~33_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~33_sumout\) ) + ( GND ) + ( \asp_pd|Add1~30\ ))
-- \asp_pd|Add1~34\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~33_sumout\) ) + ( GND ) + ( \asp_pd|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_Add0~1_sumout\,
	datad => \asp_pd|ALT_INV_Add0~33_sumout\,
	cin => \asp_pd|Add1~30\,
	sumout => \asp_pd|Add1~33_sumout\,
	cout => \asp_pd|Add1~34\);

-- Location: LABCELL_X40_Y5_N42
\asp_pd|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~37_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~37_sumout\) ) + ( GND ) + ( \asp_pd|Add1~34\ ))
-- \asp_pd|Add1~38\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~37_sumout\) ) + ( GND ) + ( \asp_pd|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_Add0~1_sumout\,
	datac => \asp_pd|ALT_INV_Add0~37_sumout\,
	cin => \asp_pd|Add1~34\,
	sumout => \asp_pd|Add1~37_sumout\,
	cout => \asp_pd|Add1~38\);

-- Location: LABCELL_X40_Y5_N45
\asp_pd|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~61_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~61_sumout\) ) + ( GND ) + ( \asp_pd|Add1~38\ ))
-- \asp_pd|Add1~62\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~61_sumout\) ) + ( GND ) + ( \asp_pd|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_Add0~1_sumout\,
	datad => \asp_pd|ALT_INV_Add0~61_sumout\,
	cin => \asp_pd|Add1~38\,
	sumout => \asp_pd|Add1~61_sumout\,
	cout => \asp_pd|Add1~62\);

-- Location: LABCELL_X40_Y5_N48
\asp_pd|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~41_sumout\ = SUM(( GND ) + ( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~41_sumout\) ) + ( \asp_pd|Add1~62\ ))
-- \asp_pd|Add1~42\ = CARRY(( GND ) + ( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~41_sumout\) ) + ( \asp_pd|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_Add0~1_sumout\,
	dataf => \asp_pd|ALT_INV_Add0~41_sumout\,
	cin => \asp_pd|Add1~62\,
	sumout => \asp_pd|Add1~41_sumout\,
	cout => \asp_pd|Add1~42\);

-- Location: LABCELL_X40_Y5_N51
\asp_pd|Add1~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~141_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~141_sumout\) ) + ( GND ) + ( \asp_pd|Add1~42\ ))
-- \asp_pd|Add1~142\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~141_sumout\) ) + ( GND ) + ( \asp_pd|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_Add0~1_sumout\,
	datac => \asp_pd|ALT_INV_Add0~141_sumout\,
	cin => \asp_pd|Add1~42\,
	sumout => \asp_pd|Add1~141_sumout\,
	cout => \asp_pd|Add1~142\);

-- Location: LABCELL_X40_Y5_N54
\asp_pd|Add1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~117_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~117_sumout\) ) + ( GND ) + ( \asp_pd|Add1~142\ ))
-- \asp_pd|Add1~118\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~117_sumout\) ) + ( GND ) + ( \asp_pd|Add1~142\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_Add0~1_sumout\,
	datac => \asp_pd|ALT_INV_Add0~117_sumout\,
	cin => \asp_pd|Add1~142\,
	sumout => \asp_pd|Add1~117_sumout\,
	cout => \asp_pd|Add1~118\);

-- Location: LABCELL_X40_Y5_N57
\asp_pd|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~5_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~5_sumout\) ) + ( GND ) + ( \asp_pd|Add1~118\ ))
-- \asp_pd|Add1~6\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~5_sumout\) ) + ( GND ) + ( \asp_pd|Add1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_Add0~1_sumout\,
	datac => \asp_pd|ALT_INV_Add0~5_sumout\,
	cin => \asp_pd|Add1~118\,
	sumout => \asp_pd|Add1~5_sumout\,
	cout => \asp_pd|Add1~6\);

-- Location: LABCELL_X40_Y4_N0
\asp_pd|Add1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~121_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~121_sumout\) ) + ( GND ) + ( \asp_pd|Add1~6\ ))
-- \asp_pd|Add1~122\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~121_sumout\) ) + ( GND ) + ( \asp_pd|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_Add0~1_sumout\,
	datad => \asp_pd|ALT_INV_Add0~121_sumout\,
	cin => \asp_pd|Add1~6\,
	sumout => \asp_pd|Add1~121_sumout\,
	cout => \asp_pd|Add1~122\);

-- Location: LABCELL_X40_Y4_N3
\asp_pd|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~45_sumout\ = SUM(( GND ) + ( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~45_sumout\) ) + ( \asp_pd|Add1~122\ ))
-- \asp_pd|Add1~46\ = CARRY(( GND ) + ( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~45_sumout\) ) + ( \asp_pd|Add1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add0~1_sumout\,
	dataf => \asp_pd|ALT_INV_Add0~45_sumout\,
	cin => \asp_pd|Add1~122\,
	sumout => \asp_pd|Add1~45_sumout\,
	cout => \asp_pd|Add1~46\);

-- Location: LABCELL_X40_Y4_N6
\asp_pd|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~49_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~49_sumout\) ) + ( GND ) + ( \asp_pd|Add1~46\ ))
-- \asp_pd|Add1~50\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~49_sumout\) ) + ( GND ) + ( \asp_pd|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add0~1_sumout\,
	datac => \asp_pd|ALT_INV_Add0~49_sumout\,
	cin => \asp_pd|Add1~46\,
	sumout => \asp_pd|Add1~49_sumout\,
	cout => \asp_pd|Add1~50\);

-- Location: LABCELL_X40_Y4_N9
\asp_pd|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~9_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~9_sumout\) ) + ( GND ) + ( \asp_pd|Add1~50\ ))
-- \asp_pd|Add1~10\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~9_sumout\) ) + ( GND ) + ( \asp_pd|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add0~1_sumout\,
	datac => \asp_pd|ALT_INV_Add0~9_sumout\,
	cin => \asp_pd|Add1~50\,
	sumout => \asp_pd|Add1~9_sumout\,
	cout => \asp_pd|Add1~10\);

-- Location: LABCELL_X40_Y4_N12
\asp_pd|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~13_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~13_sumout\) ) + ( GND ) + ( \asp_pd|Add1~10\ ))
-- \asp_pd|Add1~14\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~13_sumout\) ) + ( GND ) + ( \asp_pd|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_Add0~1_sumout\,
	datad => \asp_pd|ALT_INV_Add0~13_sumout\,
	cin => \asp_pd|Add1~10\,
	sumout => \asp_pd|Add1~13_sumout\,
	cout => \asp_pd|Add1~14\);

-- Location: LABCELL_X40_Y4_N15
\asp_pd|Add1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~125_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~125_sumout\) ) + ( GND ) + ( \asp_pd|Add1~14\ ))
-- \asp_pd|Add1~126\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~125_sumout\) ) + ( GND ) + ( \asp_pd|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add0~1_sumout\,
	datac => \asp_pd|ALT_INV_Add0~125_sumout\,
	cin => \asp_pd|Add1~14\,
	sumout => \asp_pd|Add1~125_sumout\,
	cout => \asp_pd|Add1~126\);

-- Location: LABCELL_X40_Y4_N18
\asp_pd|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~53_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~53_sumout\) ) + ( GND ) + ( \asp_pd|Add1~126\ ))
-- \asp_pd|Add1~54\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~53_sumout\) ) + ( GND ) + ( \asp_pd|Add1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add0~1_sumout\,
	datac => \asp_pd|ALT_INV_Add0~53_sumout\,
	cin => \asp_pd|Add1~126\,
	sumout => \asp_pd|Add1~53_sumout\,
	cout => \asp_pd|Add1~54\);

-- Location: LABCELL_X40_Y4_N21
\asp_pd|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~57_sumout\ = SUM(( GND ) + ( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~57_sumout\) ) + ( \asp_pd|Add1~54\ ))
-- \asp_pd|Add1~58\ = CARRY(( GND ) + ( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~57_sumout\) ) + ( \asp_pd|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add0~1_sumout\,
	dataf => \asp_pd|ALT_INV_Add0~57_sumout\,
	cin => \asp_pd|Add1~54\,
	sumout => \asp_pd|Add1~57_sumout\,
	cout => \asp_pd|Add1~58\);

-- Location: LABCELL_X40_Y4_N24
\asp_pd|Add1~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~129_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~129_sumout\) ) + ( GND ) + ( \asp_pd|Add1~58\ ))
-- \asp_pd|Add1~130\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~129_sumout\) ) + ( GND ) + ( \asp_pd|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_Add0~1_sumout\,
	datad => \asp_pd|ALT_INV_Add0~129_sumout\,
	cin => \asp_pd|Add1~58\,
	sumout => \asp_pd|Add1~129_sumout\,
	cout => \asp_pd|Add1~130\);

-- Location: LABCELL_X40_Y4_N27
\asp_pd|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~17_sumout\ = SUM(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~17_sumout\) ) + ( GND ) + ( \asp_pd|Add1~130\ ))
-- \asp_pd|Add1~18\ = CARRY(( !\asp_pd|Add0~1_sumout\ $ (!\asp_pd|Add0~17_sumout\) ) + ( GND ) + ( \asp_pd|Add1~130\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add0~1_sumout\,
	datac => \asp_pd|ALT_INV_Add0~17_sumout\,
	cin => \asp_pd|Add1~130\,
	sumout => \asp_pd|Add1~17_sumout\,
	cout => \asp_pd|Add1~18\);

-- Location: LABCELL_X40_Y4_N30
\asp_pd|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add1~1_sumout\ = SUM(( GND ) + ( GND ) + ( \asp_pd|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \asp_pd|Add1~18\,
	sumout => \asp_pd|Add1~1_sumout\);

-- Location: MLABCELL_X39_Y4_N6
\asp_pd|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Equal2~1_combout\ = ( !\asp_pd|correlation_max\(31) & ( (!\asp_pd|correlation_max\(34) & (!\asp_pd|correlation_max\(32) & (!\asp_pd|correlation_max\(30) & !\asp_pd|correlation_max\(33)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_max\(34),
	datab => \asp_pd|ALT_INV_correlation_max\(32),
	datac => \asp_pd|ALT_INV_correlation_max\(30),
	datad => \asp_pd|ALT_INV_correlation_max\(33),
	dataf => \asp_pd|ALT_INV_correlation_max\(31),
	combout => \asp_pd|Equal2~1_combout\);

-- Location: LABCELL_X43_Y5_N3
\asp_pd|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Equal2~0_combout\ = ( !\asp_pd|correlation_max\(39) & ( (!\asp_pd|correlation_max\(38) & (!\asp_pd|correlation_max\(37) & !\asp_pd|correlation_max\(36))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_max\(38),
	datab => \asp_pd|ALT_INV_correlation_max\(37),
	datac => \asp_pd|ALT_INV_correlation_max\(36),
	dataf => \asp_pd|ALT_INV_correlation_max\(39),
	combout => \asp_pd|Equal2~0_combout\);

-- Location: LABCELL_X37_Y4_N51
\asp_pd|Equal2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Equal2~3_combout\ = ( !\asp_pd|correlation_max\(22) & ( (!\asp_pd|correlation_max\(21) & (!\asp_pd|correlation_max\(19) & (!\asp_pd|correlation_max\(20) & !\asp_pd|correlation_max\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_max\(21),
	datab => \asp_pd|ALT_INV_correlation_max\(19),
	datac => \asp_pd|ALT_INV_correlation_max\(20),
	datad => \asp_pd|ALT_INV_correlation_max\(18),
	dataf => \asp_pd|ALT_INV_correlation_max\(22),
	combout => \asp_pd|Equal2~3_combout\);

-- Location: FF_X40_Y7_N4
\asp_pd|correlation_max[27]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value[27]~DUPLICATE_q\,
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max[27]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y8_N24
\asp_pd|Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Equal2~2_combout\ = ( !\asp_pd|correlation_max\(26) & ( !\asp_pd|correlation_max\(28) & ( (!\asp_pd|correlation_max[27]~DUPLICATE_q\ & (!\asp_pd|correlation_max\(24) & !\asp_pd|correlation_max\(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_correlation_max[27]~DUPLICATE_q\,
	datac => \asp_pd|ALT_INV_correlation_max\(24),
	datad => \asp_pd|ALT_INV_correlation_max\(25),
	datae => \asp_pd|ALT_INV_correlation_max\(26),
	dataf => \asp_pd|ALT_INV_correlation_max\(28),
	combout => \asp_pd|Equal2~2_combout\);

-- Location: LABCELL_X43_Y5_N9
\asp_pd|Equal2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Equal2~4_combout\ = ( !\asp_pd|correlation_max\(15) & ( (!\asp_pd|correlation_max\(12) & (!\asp_pd|correlation_max\(14) & !\asp_pd|correlation_max\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_correlation_max\(12),
	datac => \asp_pd|ALT_INV_correlation_max\(14),
	datad => \asp_pd|ALT_INV_correlation_max\(13),
	dataf => \asp_pd|ALT_INV_correlation_max\(15),
	combout => \asp_pd|Equal2~4_combout\);

-- Location: FF_X40_Y6_N16
\asp_pd|correlation_max[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(5),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max[5]~DUPLICATE_q\);

-- Location: FF_X39_Y7_N7
\asp_pd|correlation_max[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value[10]~DUPLICATE_q\,
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(10));

-- Location: FF_X39_Y7_N35
\asp_pd|correlation_max[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(8),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(8));

-- Location: MLABCELL_X39_Y8_N42
\asp_pd|Equal2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Equal2~6_combout\ = ( !\asp_pd|correlation_max\(8) & ( !\asp_pd|correlation_max\(9) & ( (!\asp_pd|correlation_max\(6) & !\asp_pd|correlation_max\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_correlation_max\(6),
	datac => \asp_pd|ALT_INV_correlation_max\(7),
	datae => \asp_pd|ALT_INV_correlation_max\(8),
	dataf => \asp_pd|ALT_INV_correlation_max\(9),
	combout => \asp_pd|Equal2~6_combout\);

-- Location: FF_X39_Y7_N22
\asp_pd|correlation_max[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(11),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(11));

-- Location: FF_X40_Y7_N35
\asp_pd|correlation_max[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(4),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(4));

-- Location: FF_X40_Y6_N4
\asp_pd|correlation_max[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(0),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max[0]~DUPLICATE_q\);

-- Location: FF_X40_Y6_N22
\asp_pd|correlation_max[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(3),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max[3]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y8_N42
\asp_pd|Equal2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Equal2~5_combout\ = ( !\asp_pd|correlation_max\(2) & ( !\asp_pd|correlation_max[3]~DUPLICATE_q\ & ( (!\asp_pd|correlation_max\(4) & (!\asp_pd|correlation_max[0]~DUPLICATE_q\ & !\asp_pd|correlation_max\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_max\(4),
	datab => \asp_pd|ALT_INV_correlation_max[0]~DUPLICATE_q\,
	datad => \asp_pd|ALT_INV_correlation_max\(1),
	datae => \asp_pd|ALT_INV_correlation_max\(2),
	dataf => \asp_pd|ALT_INV_correlation_max[3]~DUPLICATE_q\,
	combout => \asp_pd|Equal2~5_combout\);

-- Location: LABCELL_X40_Y8_N48
\asp_pd|Equal2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Equal2~7_combout\ = ( !\asp_pd|correlation_max\(11) & ( \asp_pd|Equal2~5_combout\ & ( (!\asp_pd|correlation_max[5]~DUPLICATE_q\ & (!\asp_pd|correlation_max\(10) & \asp_pd|Equal2~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_correlation_max[5]~DUPLICATE_q\,
	datac => \asp_pd|ALT_INV_correlation_max\(10),
	datad => \asp_pd|ALT_INV_Equal2~6_combout\,
	datae => \asp_pd|ALT_INV_correlation_max\(11),
	dataf => \asp_pd|ALT_INV_Equal2~5_combout\,
	combout => \asp_pd|Equal2~7_combout\);

-- Location: LABCELL_X43_Y5_N6
\asp_pd|Equal2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Equal2~8_combout\ = ( \asp_pd|Equal2~7_combout\ & ( (!\asp_pd|correlation_max\(16) & (!\asp_pd|correlation_max\(17) & \asp_pd|Equal2~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_max\(16),
	datac => \asp_pd|ALT_INV_correlation_max\(17),
	datad => \asp_pd|ALT_INV_Equal2~4_combout\,
	dataf => \asp_pd|ALT_INV_Equal2~7_combout\,
	combout => \asp_pd|Equal2~8_combout\);

-- Location: LABCELL_X43_Y5_N24
\asp_pd|Equal2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Equal2~9_combout\ = ( \asp_pd|Equal2~2_combout\ & ( \asp_pd|Equal2~8_combout\ & ( (!\asp_pd|correlation_max\(29) & (\asp_pd|Equal2~3_combout\ & !\asp_pd|correlation_max\(23))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_max\(29),
	datab => \asp_pd|ALT_INV_Equal2~3_combout\,
	datac => \asp_pd|ALT_INV_correlation_max\(23),
	datae => \asp_pd|ALT_INV_Equal2~2_combout\,
	dataf => \asp_pd|ALT_INV_Equal2~8_combout\,
	combout => \asp_pd|Equal2~9_combout\);

-- Location: LABCELL_X43_Y5_N45
\asp_pd|Equal2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Equal2~10_combout\ = ( !\asp_pd|correlation_max\(35) & ( \asp_pd|Equal2~9_combout\ & ( (\asp_pd|Equal2~1_combout\ & \asp_pd|Equal2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Equal2~1_combout\,
	datac => \asp_pd|ALT_INV_Equal2~0_combout\,
	datae => \asp_pd|ALT_INV_correlation_max\(35),
	dataf => \asp_pd|ALT_INV_Equal2~9_combout\,
	combout => \asp_pd|Equal2~10_combout\);

-- Location: LABCELL_X40_Y4_N51
\asp_pd|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|process_0~0_combout\ = (!\asp_pd|Add1~1_sumout\ & !\asp_pd|Equal2~10_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_Add1~1_sumout\,
	datad => \asp_pd|ALT_INV_Equal2~10_combout\,
	combout => \asp_pd|process_0~0_combout\);

-- Location: LABCELL_X40_Y3_N0
\asp_pd|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan2~0_combout\ = ( !\asp_pd|Add1~33_sumout\ & ( !\asp_pd|Add1~37_sumout\ & ( (!\asp_pd|Add1~21_sumout\ & (!\asp_pd|Add1~29_sumout\ & !\asp_pd|Add1~25_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_Add1~21_sumout\,
	datac => \asp_pd|ALT_INV_Add1~29_sumout\,
	datad => \asp_pd|ALT_INV_Add1~25_sumout\,
	datae => \asp_pd|ALT_INV_Add1~33_sumout\,
	dataf => \asp_pd|ALT_INV_Add1~37_sumout\,
	combout => \asp_pd|LessThan2~0_combout\);

-- Location: LABCELL_X40_Y4_N48
\asp_pd|LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan2~1_combout\ = ( !\asp_pd|Add1~17_sumout\ & ( (!\asp_pd|Add1~9_sumout\ & (!\asp_pd|Add1~13_sumout\ & (\asp_pd|LessThan2~0_combout\ & !\asp_pd|Add1~5_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add1~9_sumout\,
	datab => \asp_pd|ALT_INV_Add1~13_sumout\,
	datac => \asp_pd|ALT_INV_LessThan2~0_combout\,
	datad => \asp_pd|ALT_INV_Add1~5_sumout\,
	dataf => \asp_pd|ALT_INV_Add1~17_sumout\,
	combout => \asp_pd|LessThan2~1_combout\);

-- Location: LABCELL_X40_Y6_N9
\asp_pd|LessThan2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan2~2_combout\ = ( !\asp_pd|Add1~73_sumout\ & ( !\asp_pd|Add1~77_sumout\ & ( (!\asp_pd|Add1~81_sumout\) # ((!\asp_pd|Add1~89_sumout\ & (!\asp_pd|Add1~93_sumout\ & !\asp_pd|Add1~85_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110011001100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add1~89_sumout\,
	datab => \asp_pd|ALT_INV_Add1~81_sumout\,
	datac => \asp_pd|ALT_INV_Add1~93_sumout\,
	datad => \asp_pd|ALT_INV_Add1~85_sumout\,
	datae => \asp_pd|ALT_INV_Add1~73_sumout\,
	dataf => \asp_pd|ALT_INV_Add1~77_sumout\,
	combout => \asp_pd|LessThan2~2_combout\);

-- Location: MLABCELL_X39_Y4_N9
\asp_pd|LessThan2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan2~3_combout\ = ( \asp_pd|Add1~101_sumout\ & ( (\asp_pd|Add1~97_sumout\ & \asp_pd|Add1~105_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_Add1~97_sumout\,
	datad => \asp_pd|ALT_INV_Add1~105_sumout\,
	dataf => \asp_pd|ALT_INV_Add1~101_sumout\,
	combout => \asp_pd|LessThan2~3_combout\);

-- Location: LABCELL_X40_Y6_N18
\asp_pd|LessThan2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan2~9_combout\ = ( \asp_pd|LessThan2~3_combout\ & ( \asp_pd|Add1~65_sumout\ & ( (((!\asp_pd|LessThan2~2_combout\) # (\asp_pd|Add1~109_sumout\)) # (\asp_pd|Add1~113_sumout\)) # (\asp_pd|Add1~69_sumout\) ) ) ) # ( !\asp_pd|LessThan2~3_combout\ 
-- & ( \asp_pd|Add1~65_sumout\ & ( (\asp_pd|Add1~109_sumout\) # (\asp_pd|Add1~113_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111111001111111111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add1~69_sumout\,
	datab => \asp_pd|ALT_INV_Add1~113_sumout\,
	datac => \asp_pd|ALT_INV_Add1~109_sumout\,
	datad => \asp_pd|ALT_INV_LessThan2~2_combout\,
	datae => \asp_pd|ALT_INV_LessThan2~3_combout\,
	dataf => \asp_pd|ALT_INV_Add1~65_sumout\,
	combout => \asp_pd|LessThan2~9_combout\);

-- Location: LABCELL_X40_Y3_N18
\asp_pd|LessThan2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan2~7_combout\ = ( !\asp_pd|Add1~145_sumout\ & ( (!\asp_pd|Add1~157_sumout\ & (!\asp_pd|Add1~149_sumout\ & !\asp_pd|Add1~153_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add1~157_sumout\,
	datac => \asp_pd|ALT_INV_Add1~149_sumout\,
	datad => \asp_pd|ALT_INV_Add1~153_sumout\,
	dataf => \asp_pd|ALT_INV_Add1~145_sumout\,
	combout => \asp_pd|LessThan2~7_combout\);

-- Location: LABCELL_X40_Y3_N42
\asp_pd|LessThan2~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan2~11_combout\ = ( !\asp_pd|Add1~117_sumout\ & ( !\asp_pd|Add1~121_sumout\ & ( (!\asp_pd|Add1~133_sumout\ & (!\asp_pd|Add1~61_sumout\ & (!\asp_pd|Add1~141_sumout\ & !\asp_pd|Add1~137_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add1~133_sumout\,
	datab => \asp_pd|ALT_INV_Add1~61_sumout\,
	datac => \asp_pd|ALT_INV_Add1~141_sumout\,
	datad => \asp_pd|ALT_INV_Add1~137_sumout\,
	datae => \asp_pd|ALT_INV_Add1~117_sumout\,
	dataf => \asp_pd|ALT_INV_Add1~121_sumout\,
	combout => \asp_pd|LessThan2~11_combout\);

-- Location: LABCELL_X40_Y6_N12
\asp_pd|LessThan2~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan2~12_combout\ = ( !\asp_pd|Add1~53_sumout\ & ( !\asp_pd|Add1~57_sumout\ & ( (!\asp_pd|Add1~41_sumout\ & (!\asp_pd|Add1~45_sumout\ & !\asp_pd|Add1~49_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_Add1~41_sumout\,
	datac => \asp_pd|ALT_INV_Add1~45_sumout\,
	datad => \asp_pd|ALT_INV_Add1~49_sumout\,
	datae => \asp_pd|ALT_INV_Add1~53_sumout\,
	dataf => \asp_pd|ALT_INV_Add1~57_sumout\,
	combout => \asp_pd|LessThan2~12_combout\);

-- Location: LABCELL_X40_Y6_N0
\asp_pd|LessThan2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan2~10_combout\ = ( !\asp_pd|Add1~125_sumout\ & ( \asp_pd|LessThan2~12_combout\ & ( (!\asp_pd|LessThan2~9_combout\ & (\asp_pd|LessThan2~7_combout\ & (\asp_pd|LessThan2~11_combout\ & !\asp_pd|Add1~129_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_LessThan2~9_combout\,
	datab => \asp_pd|ALT_INV_LessThan2~7_combout\,
	datac => \asp_pd|ALT_INV_LessThan2~11_combout\,
	datad => \asp_pd|ALT_INV_Add1~129_sumout\,
	datae => \asp_pd|ALT_INV_Add1~125_sumout\,
	dataf => \asp_pd|ALT_INV_LessThan2~12_combout\,
	combout => \asp_pd|LessThan2~10_combout\);

-- Location: LABCELL_X40_Y6_N24
\asp_pd|peak_detected~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|peak_detected~0_combout\ = ( \asp_pd|peak_detected~q\ & ( \asp_pd|LessThan2~10_combout\ & ( !\asp_pd|correlation_count_read~1_combout\ ) ) ) # ( !\asp_pd|peak_detected~q\ & ( \asp_pd|LessThan2~10_combout\ & ( 
-- (!\asp_pd|correlation_count_read~1_combout\ & (\asp_pd|correlation_max[0]~0_combout\ & ((!\asp_pd|process_0~0_combout\) # (\asp_pd|LessThan2~1_combout\)))) ) ) ) # ( \asp_pd|peak_detected~q\ & ( !\asp_pd|LessThan2~10_combout\ & ( 
-- !\asp_pd|correlation_count_read~1_combout\ ) ) ) # ( !\asp_pd|peak_detected~q\ & ( !\asp_pd|LessThan2~10_combout\ & ( (!\asp_pd|correlation_count_read~1_combout\ & (\asp_pd|correlation_max[0]~0_combout\ & !\asp_pd|process_0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000101010101010101000100000001000101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_count_read~1_combout\,
	datab => \asp_pd|ALT_INV_correlation_max[0]~0_combout\,
	datac => \asp_pd|ALT_INV_process_0~0_combout\,
	datad => \asp_pd|ALT_INV_LessThan2~1_combout\,
	datae => \asp_pd|ALT_INV_peak_detected~q\,
	dataf => \asp_pd|ALT_INV_LessThan2~10_combout\,
	combout => \asp_pd|peak_detected~0_combout\);

-- Location: FF_X40_Y6_N25
\asp_pd|peak_detected\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|peak_detected~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|peak_detected~q\);

-- Location: LABCELL_X37_Y4_N48
\asp_pd|sendSignal~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|sendSignal~2_combout\ = ( !\asp_pd|peak_type[0]~DUPLICATE_q\ & ( (\asp_pd|peak_type[1]~DUPLICATE_q\) # (\asp_pd|peak_detected~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_peak_detected~q\,
	datad => \asp_pd|ALT_INV_peak_type[1]~DUPLICATE_q\,
	dataf => \asp_pd|ALT_INV_peak_type[0]~DUPLICATE_q\,
	combout => \asp_pd|sendSignal~2_combout\);

-- Location: FF_X37_Y4_N49
\asp_pd|sendSignal.data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|sendSignal~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|sendSignal.data\(20));

-- Location: LABCELL_X33_Y6_N42
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[18]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[18]~25_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) & ( (!\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & 
-- ((!\tdma_min|slots|count\(2)) # (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18)))) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) & ( 
-- (!\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) & \tdma_min|slots|count\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010101010000010101010101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	datad => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[18]~25_combout\);

-- Location: MLABCELL_X34_Y4_N36
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[18]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[18]~24_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) & !\tdma_min|slots|count\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110000000000000000000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	datad => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[18]~24_combout\);

-- Location: LABCELL_X31_Y4_N51
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[18]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[18]~25_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( 
-- (!\tdma_min|slots|count\(2)) # (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18)) ) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( (\tdma_min|slots|count\(2) & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[18]~25_combout\);

-- Location: MLABCELL_X34_Y4_N18
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[18]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[18]~24_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[18]~24_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[18]~25_combout\ & ( 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[18]~25_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[18]~24_combout\))) # 
-- (\tdma_min|slots|count\(0)) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[18]~24_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[18]~25_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ 
-- & ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[18]~25_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[18]~24_combout\)))) # (\tdma_min|slots|count\(0) & 
-- (((!\tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[18]~24_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[18]~25_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[18]~25_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[18]~24_combout\)))) # 
-- (\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[18]~24_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[18]~25_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[18]~25_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[18]~24_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[18]~24_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[18]~25_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[18]~24_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[18]~25_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[18]~24_combout\);

-- Location: FF_X34_Y4_N19
\tdma_min|interfaces:1:interface|recv.data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[18]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(18));

-- Location: LABCELL_X42_Y5_N24
\asp_pd|current_correlation_value~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~39_combout\ = ( \asp_pd|last_correlation_value\(38) & ( (!\asp_pd|current_correlation_value~0_combout\) # (\tdma_min|interfaces:1:interface|recv.data\(18)) ) ) # ( !\asp_pd|last_correlation_value\(38) & ( 
-- (\asp_pd|current_correlation_value~0_combout\ & \tdma_min|interfaces:1:interface|recv.data\(18)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_current_correlation_value~0_combout\,
	datad => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(18),
	dataf => \asp_pd|ALT_INV_last_correlation_value\(38),
	combout => \asp_pd|current_correlation_value~39_combout\);

-- Location: FF_X37_Y5_N46
\asp_pd|last_correlation_value[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~39_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(38));

-- Location: FF_X37_Y5_N28
\asp_pd|correlation_max[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(38),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(38));

-- Location: FF_X37_Y5_N20
\asp_pd|correlation_min[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(38),
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(38));

-- Location: FF_X37_Y6_N58
\asp_pd|correlation_min[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(18),
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(18));

-- Location: LABCELL_X43_Y5_N18
\asp_pd|sendSignal~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|sendSignal~22_combout\ = ( \asp_pd|correlation_min\(18) & ( \asp_pd|correlation_max\(18) & ( ((!\asp_pd|Equal4~0_combout\ & (\asp_pd|correlation_max\(38))) # (\asp_pd|Equal4~0_combout\ & ((\asp_pd|correlation_min\(38))))) # (\asp_pd|peak_half~q\) 
-- ) ) ) # ( !\asp_pd|correlation_min\(18) & ( \asp_pd|correlation_max\(18) & ( (!\asp_pd|Equal4~0_combout\ & (((\asp_pd|peak_half~q\)) # (\asp_pd|correlation_max\(38)))) # (\asp_pd|Equal4~0_combout\ & (((\asp_pd|correlation_min\(38) & 
-- !\asp_pd|peak_half~q\)))) ) ) ) # ( \asp_pd|correlation_min\(18) & ( !\asp_pd|correlation_max\(18) & ( (!\asp_pd|Equal4~0_combout\ & (\asp_pd|correlation_max\(38) & ((!\asp_pd|peak_half~q\)))) # (\asp_pd|Equal4~0_combout\ & (((\asp_pd|peak_half~q\) # 
-- (\asp_pd|correlation_min\(38))))) ) ) ) # ( !\asp_pd|correlation_min\(18) & ( !\asp_pd|correlation_max\(18) & ( (!\asp_pd|peak_half~q\ & ((!\asp_pd|Equal4~0_combout\ & (\asp_pd|correlation_max\(38))) # (\asp_pd|Equal4~0_combout\ & 
-- ((\asp_pd|correlation_min\(38)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Equal4~0_combout\,
	datab => \asp_pd|ALT_INV_correlation_max\(38),
	datac => \asp_pd|ALT_INV_correlation_min\(38),
	datad => \asp_pd|ALT_INV_peak_half~q\,
	datae => \asp_pd|ALT_INV_correlation_min\(18),
	dataf => \asp_pd|ALT_INV_correlation_max\(18),
	combout => \asp_pd|sendSignal~22_combout\);

-- Location: FF_X39_Y3_N22
\asp_pd|counter_prev[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|counter\(18),
	sclr => \asp_pd|correlation_count_read~1_combout\,
	sload => VCC,
	ena => \asp_pd|counter_prev[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter_prev\(18));

-- Location: FF_X43_Y5_N19
\asp_pd|sendSignal.data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|sendSignal~22_combout\,
	asdata => \asp_pd|counter_prev\(18),
	sclr => \asp_pd|ALT_INV_sendSignal.data[15]~0_combout\,
	sload => \asp_pd|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|sendSignal.data\(18));

-- Location: LABCELL_X31_Y5_N15
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[19]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[19]~10_combout\ = ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & ( (!\tdma_min|slots|count\(2) & 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19)))) # (\tdma_min|slots|count\(2) & (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	datac => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[19]~10_combout\);

-- Location: LABCELL_X31_Y5_N36
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[19]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[19]~9_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[19]~9_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[19]~10_combout\ & ( (!\tdma_min|slots|count\(0)) # 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[19]~10_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[19]~9_combout\))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[19]~9_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[19]~10_combout\ & ( (!\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\)))) # (\tdma_min|slots|count\(0) & 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[19]~10_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[19]~9_combout\)))) ) ) ) # ( 
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[19]~9_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[19]~10_combout\ & ( (!\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\)))) # (\tdma_min|slots|count\(0) & 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[19]~10_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[19]~9_combout\)))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[19]~9_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[19]~10_combout\ & ( (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[19]~10_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[19]~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[19]~9_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[19]~10_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[19]~9_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[19]~10_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[19]~9_combout\);

-- Location: FF_X31_Y5_N37
\tdma_min|interfaces:1:interface|recv.data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[19]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(19));

-- Location: LABCELL_X42_Y5_N21
\asp_pd|current_correlation_value~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~38_combout\ = ( \asp_pd|last_correlation_value[39]~DUPLICATE_q\ & ( (!\asp_pd|current_correlation_value~0_combout\) # (\tdma_min|interfaces:1:interface|recv.data\(19)) ) ) # ( 
-- !\asp_pd|last_correlation_value[39]~DUPLICATE_q\ & ( (\tdma_min|interfaces:1:interface|recv.data\(19) & \asp_pd|current_correlation_value~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(19),
	datac => \asp_pd|ALT_INV_current_correlation_value~0_combout\,
	dataf => \asp_pd|ALT_INV_last_correlation_value[39]~DUPLICATE_q\,
	combout => \asp_pd|current_correlation_value~38_combout\);

-- Location: FF_X42_Y5_N58
\asp_pd|last_correlation_value[39]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~38_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value[39]~DUPLICATE_q\);

-- Location: FF_X40_Y5_N20
\asp_pd|correlation_max[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value[39]~DUPLICATE_q\,
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(39));

-- Location: FF_X42_Y5_N59
\asp_pd|last_correlation_value[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~38_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(39));

-- Location: MLABCELL_X39_Y5_N57
\asp_pd|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add0~1_sumout\ = SUM(( !\asp_pd|correlation_max\(39) $ (\asp_pd|last_correlation_value\(39)) ) + ( \asp_pd|Add0~19\ ) + ( \asp_pd|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_correlation_max\(39),
	datad => \asp_pd|ALT_INV_last_correlation_value\(39),
	cin => \asp_pd|Add0~18\,
	sharein => \asp_pd|Add0~19\,
	sumout => \asp_pd|Add0~1_sumout\);

-- Location: LABCELL_X40_Y3_N33
\asp_pd|LessThan2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan2~13_combout\ = ( !\asp_pd|Add1~137_sumout\ & ( !\asp_pd|Add1~133_sumout\ & ( (!\asp_pd|Add1~149_sumout\ & (!\asp_pd|Add1~145_sumout\ & (!\asp_pd|Add1~153_sumout\ & !\asp_pd|Add1~157_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add1~149_sumout\,
	datab => \asp_pd|ALT_INV_Add1~145_sumout\,
	datac => \asp_pd|ALT_INV_Add1~153_sumout\,
	datad => \asp_pd|ALT_INV_Add1~157_sumout\,
	datae => \asp_pd|ALT_INV_Add1~137_sumout\,
	dataf => \asp_pd|ALT_INV_Add1~133_sumout\,
	combout => \asp_pd|LessThan2~13_combout\);

-- Location: LABCELL_X40_Y4_N57
\asp_pd|LessThan2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan2~8_combout\ = ( \asp_pd|LessThan2~13_combout\ & ( !\asp_pd|Add1~129_sumout\ & ( (!\asp_pd|Add1~141_sumout\ & (!\asp_pd|Add1~117_sumout\ & (!\asp_pd|Add1~125_sumout\ & !\asp_pd|Add1~121_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add1~141_sumout\,
	datab => \asp_pd|ALT_INV_Add1~117_sumout\,
	datac => \asp_pd|ALT_INV_Add1~125_sumout\,
	datad => \asp_pd|ALT_INV_Add1~121_sumout\,
	datae => \asp_pd|ALT_INV_LessThan2~13_combout\,
	dataf => \asp_pd|ALT_INV_Add1~129_sumout\,
	combout => \asp_pd|LessThan2~8_combout\);

-- Location: MLABCELL_X39_Y4_N54
\asp_pd|LessThan2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan2~4_combout\ = ( !\asp_pd|Add1~109_sumout\ & ( !\asp_pd|Add1~113_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \asp_pd|ALT_INV_Add1~109_sumout\,
	dataf => \asp_pd|ALT_INV_Add1~113_sumout\,
	combout => \asp_pd|LessThan2~4_combout\);

-- Location: MLABCELL_X39_Y4_N27
\asp_pd|LessThan2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan2~5_combout\ = ( \asp_pd|LessThan2~4_combout\ & ( !\asp_pd|Add1~61_sumout\ & ( (!\asp_pd|LessThan2~3_combout\) # ((!\asp_pd|Add1~65_sumout\) # ((!\asp_pd|Add1~69_sumout\ & \asp_pd|LessThan2~2_combout\))) ) ) ) # ( 
-- !\asp_pd|LessThan2~4_combout\ & ( !\asp_pd|Add1~61_sumout\ & ( !\asp_pd|Add1~65_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111001111111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add1~69_sumout\,
	datab => \asp_pd|ALT_INV_LessThan2~3_combout\,
	datac => \asp_pd|ALT_INV_Add1~65_sumout\,
	datad => \asp_pd|ALT_INV_LessThan2~2_combout\,
	datae => \asp_pd|ALT_INV_LessThan2~4_combout\,
	dataf => \asp_pd|ALT_INV_Add1~61_sumout\,
	combout => \asp_pd|LessThan2~5_combout\);

-- Location: LABCELL_X40_Y4_N42
\asp_pd|LessThan2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan2~6_combout\ = ( !\asp_pd|Add1~57_sumout\ & ( !\asp_pd|Add1~53_sumout\ & ( (!\asp_pd|Add1~45_sumout\ & (!\asp_pd|Add1~41_sumout\ & (\asp_pd|LessThan2~5_combout\ & !\asp_pd|Add1~49_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add1~45_sumout\,
	datab => \asp_pd|ALT_INV_Add1~41_sumout\,
	datac => \asp_pd|ALT_INV_LessThan2~5_combout\,
	datad => \asp_pd|ALT_INV_Add1~49_sumout\,
	datae => \asp_pd|ALT_INV_Add1~57_sumout\,
	dataf => \asp_pd|ALT_INV_Add1~53_sumout\,
	combout => \asp_pd|LessThan2~6_combout\);

-- Location: MLABCELL_X39_Y3_N51
\asp_pd|counter_prev[11]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|counter_prev[11]~0_combout\ = ( \asp_pd|LessThan2~1_combout\ & ( \asp_pd|process_0~0_combout\ & ( ((\asp_pd|correlation_max[0]~0_combout\ & (\asp_pd|LessThan2~8_combout\ & \asp_pd|LessThan2~6_combout\))) # 
-- (\asp_pd|correlation_count_read~1_combout\) ) ) ) # ( !\asp_pd|LessThan2~1_combout\ & ( \asp_pd|process_0~0_combout\ & ( \asp_pd|correlation_count_read~1_combout\ ) ) ) # ( \asp_pd|LessThan2~1_combout\ & ( !\asp_pd|process_0~0_combout\ & ( 
-- (\asp_pd|correlation_max[0]~0_combout\) # (\asp_pd|correlation_count_read~1_combout\) ) ) ) # ( !\asp_pd|LessThan2~1_combout\ & ( !\asp_pd|process_0~0_combout\ & ( (\asp_pd|correlation_max[0]~0_combout\) # (\asp_pd|correlation_count_read~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101010101010101010101010101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_count_read~1_combout\,
	datab => \asp_pd|ALT_INV_correlation_max[0]~0_combout\,
	datac => \asp_pd|ALT_INV_LessThan2~8_combout\,
	datad => \asp_pd|ALT_INV_LessThan2~6_combout\,
	datae => \asp_pd|ALT_INV_LessThan2~1_combout\,
	dataf => \asp_pd|ALT_INV_process_0~0_combout\,
	combout => \asp_pd|counter_prev[11]~0_combout\);

-- Location: FF_X39_Y3_N52
\asp_pd|counter_prev[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|counter\(17),
	sclr => \asp_pd|correlation_count_read~1_combout\,
	sload => VCC,
	ena => \asp_pd|counter_prev[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter_prev\(17));

-- Location: FF_X43_Y5_N13
\asp_pd|sendSignal.data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|sendSignal~4_combout\,
	asdata => \asp_pd|counter_prev\(17),
	sclr => \asp_pd|ALT_INV_sendSignal.data[15]~0_combout\,
	sload => \asp_pd|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|sendSignal.data\(17));

-- Location: LABCELL_X33_Y6_N12
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[21]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[21]~28_combout\ = ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & ( (!\tdma_min|slots|count\(2) & 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21)))) # (\tdma_min|slots|count\(2) & (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[21]~28_combout\);

-- Location: LABCELL_X30_Y4_N24
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[21]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[21]~27_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[21]~27_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[21]~28_combout\ & ( (!\tdma_min|slots|count\(0)) # 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[21]~28_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[21]~27_combout\)))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[21]~27_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[21]~28_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (((!\tdma_min|slots|count\(0))) # 
-- (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[21]~28_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[21]~27_combout\ & \tdma_min|slots|count\(0))))) ) ) ) # ( 
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[21]~27_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[21]~28_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[21]~28_combout\ & ((\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (((!\tdma_min|slots|count\(0)) # (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[21]~27_combout\)))) ) 
-- ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[21]~27_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[21]~28_combout\ & ( (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[21]~28_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[21]~27_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datab => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[21]~28_combout\,
	datac => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[21]~27_combout\,
	datad => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[21]~27_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[21]~28_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[21]~27_combout\);

-- Location: FF_X30_Y4_N25
\tdma_min|interfaces:1:interface|recv.data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(21));

-- Location: LABCELL_X36_Y4_N48
\asp_pd|correlation_count_read~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|correlation_count_read~1_combout\ = ( \tdma_min|interfaces:1:interface|recv.data\(21) & ( \asp_pd|correlation_count_read~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(21),
	dataf => \asp_pd|ALT_INV_correlation_count_read~0_combout\,
	combout => \asp_pd|correlation_count_read~1_combout\);

-- Location: FF_X39_Y3_N1
\asp_pd|counter_prev[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|counter\(16),
	sclr => \asp_pd|correlation_count_read~1_combout\,
	sload => VCC,
	ena => \asp_pd|counter_prev[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter_prev\(16));

-- Location: FF_X43_Y5_N55
\asp_pd|sendSignal.data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|sendSignal~5_combout\,
	asdata => \asp_pd|counter_prev\(16),
	sclr => \asp_pd|ALT_INV_sendSignal.data[15]~0_combout\,
	sload => \asp_pd|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|sendSignal.data\(16));

-- Location: LABCELL_X33_Y6_N15
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[16]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[16]~8_combout\ = ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & ( (!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[16]~8_combout\);

-- Location: MLABCELL_X34_Y4_N48
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[16]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[16]~7_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) & ( !\tdma_min|slots|count\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[16]~7_combout\);

-- Location: MLABCELL_X34_Y4_N54
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[16]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[16]~7_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[16]~8_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[16]~7_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((!\tdma_min|slots|count[1]~DUPLICATE_q\)) # (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[16]~7_combout\))) # (\tdma_min|slots|count\(0) & (((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[16]~8_combout\) # 
-- (\tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[16]~8_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[16]~7_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[16]~7_combout\ & (\tdma_min|slots|count[1]~DUPLICATE_q\))) # (\tdma_min|slots|count\(0) & (((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[16]~8_combout\) # 
-- (\tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[16]~8_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[16]~7_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((!\tdma_min|slots|count[1]~DUPLICATE_q\)) # (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[16]~7_combout\))) # (\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[16]~8_combout\)))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[16]~8_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[16]~7_combout\ & ( (!\tdma_min|slots|count\(0) 
-- & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[16]~7_combout\ & (\tdma_min|slots|count[1]~DUPLICATE_q\))) # (\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[16]~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[16]~7_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[16]~8_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[16]~8_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[16]~7_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[16]~7_combout\);

-- Location: FF_X34_Y4_N55
\tdma_min|interfaces:1:interface|recv.data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[16]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(16));

-- Location: LABCELL_X35_Y5_N36
\asp_pd|current_correlation_value~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~2_combout\ = ( \asp_pd|last_correlation_value\(36) & ( (!\asp_pd|current_correlation_value~0_combout\) # (\tdma_min|interfaces:1:interface|recv.data\(16)) ) ) # ( !\asp_pd|last_correlation_value\(36) & ( 
-- (\asp_pd|current_correlation_value~0_combout\ & \tdma_min|interfaces:1:interface|recv.data\(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_current_correlation_value~0_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(16),
	dataf => \asp_pd|ALT_INV_last_correlation_value\(36),
	combout => \asp_pd|current_correlation_value~2_combout\);

-- Location: LABCELL_X35_Y5_N30
\asp_pd|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~0_combout\ = ( \asp_pd|current_correlation_value~1_combout\ & ( (\asp_pd|last_correlation_value\(37) & (!\asp_pd|current_correlation_value~2_combout\ $ (\asp_pd|last_correlation_value\(36)))) ) ) # ( 
-- !\asp_pd|current_correlation_value~1_combout\ & ( (!\asp_pd|last_correlation_value\(37) & (!\asp_pd|current_correlation_value~2_combout\ $ (\asp_pd|last_correlation_value\(36)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100100000000100110010000000000000000100110010000000010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_current_correlation_value~2_combout\,
	datab => \asp_pd|ALT_INV_last_correlation_value\(36),
	datad => \asp_pd|ALT_INV_last_correlation_value\(37),
	dataf => \asp_pd|ALT_INV_current_correlation_value~1_combout\,
	combout => \asp_pd|LessThan1~0_combout\);

-- Location: LABCELL_X42_Y5_N18
\asp_pd|LessThan1~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~35_combout\ = ( \asp_pd|last_correlation_value[39]~DUPLICATE_q\ & ( (\asp_pd|current_correlation_value~38_combout\ & (!\asp_pd|last_correlation_value\(38) $ (\asp_pd|current_correlation_value~39_combout\))) ) ) # ( 
-- !\asp_pd|last_correlation_value[39]~DUPLICATE_q\ & ( (!\asp_pd|current_correlation_value~38_combout\ & (!\asp_pd|last_correlation_value\(38) $ (\asp_pd|current_correlation_value~39_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(38),
	datac => \asp_pd|ALT_INV_current_correlation_value~39_combout\,
	datad => \asp_pd|ALT_INV_current_correlation_value~38_combout\,
	dataf => \asp_pd|ALT_INV_last_correlation_value[39]~DUPLICATE_q\,
	combout => \asp_pd|LessThan1~35_combout\);

-- Location: LABCELL_X42_Y5_N39
\asp_pd|LessThan1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~37_combout\ = ( \asp_pd|current_correlation_value~38_combout\ & ( \asp_pd|current_correlation_value~39_combout\ & ( !\asp_pd|last_correlation_value[39]~DUPLICATE_q\ ) ) ) # ( \asp_pd|current_correlation_value~38_combout\ & ( 
-- !\asp_pd|current_correlation_value~39_combout\ & ( (!\asp_pd|last_correlation_value[39]~DUPLICATE_q\) # (\asp_pd|last_correlation_value\(38)) ) ) ) # ( !\asp_pd|current_correlation_value~38_combout\ & ( !\asp_pd|current_correlation_value~39_combout\ & ( 
-- (\asp_pd|last_correlation_value\(38) & !\asp_pd|last_correlation_value[39]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000111111110101010100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(38),
	datad => \asp_pd|ALT_INV_last_correlation_value[39]~DUPLICATE_q\,
	datae => \asp_pd|ALT_INV_current_correlation_value~38_combout\,
	dataf => \asp_pd|ALT_INV_current_correlation_value~39_combout\,
	combout => \asp_pd|LessThan1~37_combout\);

-- Location: LABCELL_X35_Y5_N33
\asp_pd|LessThan1~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~36_combout\ = (!\asp_pd|current_correlation_value~1_combout\ & (((!\asp_pd|current_correlation_value~2_combout\ & \asp_pd|last_correlation_value\(36))) # (\asp_pd|last_correlation_value\(37)))) # 
-- (\asp_pd|current_correlation_value~1_combout\ & (!\asp_pd|current_correlation_value~2_combout\ & (\asp_pd|last_correlation_value\(36) & \asp_pd|last_correlation_value\(37))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000011110010001000001111001000100000111100100010000011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_current_correlation_value~2_combout\,
	datab => \asp_pd|ALT_INV_last_correlation_value\(36),
	datac => \asp_pd|ALT_INV_current_correlation_value~1_combout\,
	datad => \asp_pd|ALT_INV_last_correlation_value\(37),
	combout => \asp_pd|LessThan1~36_combout\);

-- Location: LABCELL_X36_Y5_N33
\asp_pd|LessThan1~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~31_combout\ = ( \asp_pd|current_correlation_value~32_combout\ & ( (\asp_pd|last_correlation_value[32]~DUPLICATE_q\ & (!\asp_pd|current_correlation_value~33_combout\ & \asp_pd|last_correlation_value\(31))) ) ) # ( 
-- !\asp_pd|current_correlation_value~32_combout\ & ( ((!\asp_pd|current_correlation_value~33_combout\ & \asp_pd|last_correlation_value\(31))) # (\asp_pd|last_correlation_value[32]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101011101010111010101110100000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value[32]~DUPLICATE_q\,
	datab => \asp_pd|ALT_INV_current_correlation_value~33_combout\,
	datac => \asp_pd|ALT_INV_last_correlation_value\(31),
	dataf => \asp_pd|ALT_INV_current_correlation_value~32_combout\,
	combout => \asp_pd|LessThan1~31_combout\);

-- Location: LABCELL_X36_Y5_N3
\asp_pd|LessThan1~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~27_combout\ = ( \asp_pd|current_correlation_value~32_combout\ & ( (\asp_pd|last_correlation_value[32]~DUPLICATE_q\ & (!\asp_pd|current_correlation_value~33_combout\ $ (\asp_pd|last_correlation_value\(31)))) ) ) # ( 
-- !\asp_pd|current_correlation_value~32_combout\ & ( (!\asp_pd|last_correlation_value[32]~DUPLICATE_q\ & (!\asp_pd|current_correlation_value~33_combout\ $ (\asp_pd|last_correlation_value\(31)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001010000010100000101000001001000001010000010100000101000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value[32]~DUPLICATE_q\,
	datab => \asp_pd|ALT_INV_current_correlation_value~33_combout\,
	datac => \asp_pd|ALT_INV_last_correlation_value\(31),
	dataf => \asp_pd|ALT_INV_current_correlation_value~32_combout\,
	combout => \asp_pd|LessThan1~27_combout\);

-- Location: LABCELL_X36_Y5_N54
\asp_pd|LessThan1~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~32_combout\ = ( \asp_pd|last_correlation_value\(30) & ( \asp_pd|current_correlation_value~31_combout\ & ( (!\asp_pd|LessThan1~31_combout\ & (((!\asp_pd|LessThan1~27_combout\) # (!\asp_pd|last_correlation_value[29]~DUPLICATE_q\)) # 
-- (\asp_pd|current_correlation_value~34_combout\))) ) ) ) # ( !\asp_pd|last_correlation_value\(30) & ( \asp_pd|current_correlation_value~31_combout\ & ( !\asp_pd|LessThan1~31_combout\ ) ) ) # ( \asp_pd|last_correlation_value\(30) & ( 
-- !\asp_pd|current_correlation_value~31_combout\ & ( (!\asp_pd|LessThan1~31_combout\ & !\asp_pd|LessThan1~27_combout\) ) ) ) # ( !\asp_pd|last_correlation_value\(30) & ( !\asp_pd|current_correlation_value~31_combout\ & ( (!\asp_pd|LessThan1~31_combout\ & 
-- (((!\asp_pd|LessThan1~27_combout\) # (!\asp_pd|last_correlation_value[29]~DUPLICATE_q\)) # (\asp_pd|current_correlation_value~34_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100010101000001010000010101010101010101010101010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_LessThan1~31_combout\,
	datab => \asp_pd|ALT_INV_current_correlation_value~34_combout\,
	datac => \asp_pd|ALT_INV_LessThan1~27_combout\,
	datad => \asp_pd|ALT_INV_last_correlation_value[29]~DUPLICATE_q\,
	datae => \asp_pd|ALT_INV_last_correlation_value\(30),
	dataf => \asp_pd|ALT_INV_current_correlation_value~31_combout\,
	combout => \asp_pd|LessThan1~32_combout\);

-- Location: LABCELL_X40_Y7_N45
\asp_pd|LessThan1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~33_combout\ = ( \asp_pd|current_correlation_value~36_combout\ & ( \asp_pd|last_correlation_value\(35) & ( (!\asp_pd|current_correlation_value~35_combout\) # ((!\asp_pd|current_correlation_value~37_combout\ & 
-- (\asp_pd|last_correlation_value\(34) & \asp_pd|last_correlation_value\(33)))) ) ) ) # ( !\asp_pd|current_correlation_value~36_combout\ & ( \asp_pd|last_correlation_value\(35) & ( (!\asp_pd|current_correlation_value~35_combout\) # 
-- (((!\asp_pd|current_correlation_value~37_combout\ & \asp_pd|last_correlation_value\(33))) # (\asp_pd|last_correlation_value\(34))) ) ) ) # ( \asp_pd|current_correlation_value~36_combout\ & ( !\asp_pd|last_correlation_value\(35) & ( 
-- (!\asp_pd|current_correlation_value~37_combout\ & (!\asp_pd|current_correlation_value~35_combout\ & (\asp_pd|last_correlation_value\(34) & \asp_pd|last_correlation_value\(33)))) ) ) ) # ( !\asp_pd|current_correlation_value~36_combout\ & ( 
-- !\asp_pd|last_correlation_value\(35) & ( (!\asp_pd|current_correlation_value~35_combout\ & (((!\asp_pd|current_correlation_value~37_combout\ & \asp_pd|last_correlation_value\(33))) # (\asp_pd|last_correlation_value\(34)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110010001100000000000000100011001111111011111100110011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_current_correlation_value~37_combout\,
	datab => \asp_pd|ALT_INV_current_correlation_value~35_combout\,
	datac => \asp_pd|ALT_INV_last_correlation_value\(34),
	datad => \asp_pd|ALT_INV_last_correlation_value\(33),
	datae => \asp_pd|ALT_INV_current_correlation_value~36_combout\,
	dataf => \asp_pd|ALT_INV_last_correlation_value\(35),
	combout => \asp_pd|LessThan1~33_combout\);

-- Location: LABCELL_X36_Y5_N48
\asp_pd|LessThan1~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~28_combout\ = ( \asp_pd|last_correlation_value[29]~DUPLICATE_q\ & ( (\asp_pd|current_correlation_value~34_combout\ & (\asp_pd|LessThan1~27_combout\ & (!\asp_pd|current_correlation_value~31_combout\ $ 
-- (\asp_pd|last_correlation_value\(30))))) ) ) # ( !\asp_pd|last_correlation_value[29]~DUPLICATE_q\ & ( (!\asp_pd|current_correlation_value~34_combout\ & (\asp_pd|LessThan1~27_combout\ & (!\asp_pd|current_correlation_value~31_combout\ $ 
-- (\asp_pd|last_correlation_value\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000010000000001000001000000000010000010000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_current_correlation_value~34_combout\,
	datab => \asp_pd|ALT_INV_current_correlation_value~31_combout\,
	datac => \asp_pd|ALT_INV_last_correlation_value\(30),
	datad => \asp_pd|ALT_INV_LessThan1~27_combout\,
	dataf => \asp_pd|ALT_INV_last_correlation_value[29]~DUPLICATE_q\,
	combout => \asp_pd|LessThan1~28_combout\);

-- Location: LABCELL_X40_Y7_N24
\asp_pd|LessThan1~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~30_combout\ = ( \asp_pd|current_correlation_value~36_combout\ & ( \asp_pd|current_correlation_value~37_combout\ & ( (\asp_pd|last_correlation_value\(34) & (\asp_pd|last_correlation_value\(33) & (!\asp_pd|last_correlation_value\(35) $ 
-- (\asp_pd|current_correlation_value~35_combout\)))) ) ) ) # ( !\asp_pd|current_correlation_value~36_combout\ & ( \asp_pd|current_correlation_value~37_combout\ & ( (!\asp_pd|last_correlation_value\(34) & (\asp_pd|last_correlation_value\(33) & 
-- (!\asp_pd|last_correlation_value\(35) $ (\asp_pd|current_correlation_value~35_combout\)))) ) ) ) # ( \asp_pd|current_correlation_value~36_combout\ & ( !\asp_pd|current_correlation_value~37_combout\ & ( (\asp_pd|last_correlation_value\(34) & 
-- (!\asp_pd|last_correlation_value\(33) & (!\asp_pd|last_correlation_value\(35) $ (\asp_pd|current_correlation_value~35_combout\)))) ) ) ) # ( !\asp_pd|current_correlation_value~36_combout\ & ( !\asp_pd|current_correlation_value~37_combout\ & ( 
-- (!\asp_pd|last_correlation_value\(34) & (!\asp_pd|last_correlation_value\(33) & (!\asp_pd|last_correlation_value\(35) $ (\asp_pd|current_correlation_value~35_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000001000000001000000001000000001000000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(35),
	datab => \asp_pd|ALT_INV_last_correlation_value\(34),
	datac => \asp_pd|ALT_INV_last_correlation_value\(33),
	datad => \asp_pd|ALT_INV_current_correlation_value~35_combout\,
	datae => \asp_pd|ALT_INV_current_correlation_value~36_combout\,
	dataf => \asp_pd|ALT_INV_current_correlation_value~37_combout\,
	combout => \asp_pd|LessThan1~30_combout\);

-- Location: LABCELL_X37_Y5_N42
\asp_pd|LessThan1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~29_combout\ = ( \asp_pd|current_correlation_value~29_combout\ & ( \asp_pd|current_correlation_value~28_combout\ & ( (!\asp_pd|current_correlation_value~30_combout\ & (\asp_pd|last_correlation_value\(27) & 
-- (\asp_pd|last_correlation_value\(26) & \asp_pd|last_correlation_value\(28)))) ) ) ) # ( !\asp_pd|current_correlation_value~29_combout\ & ( \asp_pd|current_correlation_value~28_combout\ & ( (\asp_pd|last_correlation_value\(28) & 
-- (((!\asp_pd|current_correlation_value~30_combout\ & \asp_pd|last_correlation_value\(26))) # (\asp_pd|last_correlation_value\(27)))) ) ) ) # ( \asp_pd|current_correlation_value~29_combout\ & ( !\asp_pd|current_correlation_value~28_combout\ & ( 
-- ((!\asp_pd|current_correlation_value~30_combout\ & (\asp_pd|last_correlation_value\(27) & \asp_pd|last_correlation_value\(26)))) # (\asp_pd|last_correlation_value\(28)) ) ) ) # ( !\asp_pd|current_correlation_value~29_combout\ & ( 
-- !\asp_pd|current_correlation_value~28_combout\ & ( (((!\asp_pd|current_correlation_value~30_combout\ & \asp_pd|last_correlation_value\(26))) # (\asp_pd|last_correlation_value\(28))) # (\asp_pd|last_correlation_value\(27)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101111111111000000101111111100000000001110110000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_current_correlation_value~30_combout\,
	datab => \asp_pd|ALT_INV_last_correlation_value\(27),
	datac => \asp_pd|ALT_INV_last_correlation_value\(26),
	datad => \asp_pd|ALT_INV_last_correlation_value\(28),
	datae => \asp_pd|ALT_INV_current_correlation_value~29_combout\,
	dataf => \asp_pd|ALT_INV_current_correlation_value~28_combout\,
	combout => \asp_pd|LessThan1~29_combout\);

-- Location: LABCELL_X37_Y5_N6
\asp_pd|LessThan1~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~23_combout\ = ( \asp_pd|current_correlation_value~30_combout\ & ( \asp_pd|current_correlation_value~29_combout\ & ( (\asp_pd|last_correlation_value\(26) & (\asp_pd|last_correlation_value\(27) & 
-- (!\asp_pd|current_correlation_value~28_combout\ $ (\asp_pd|last_correlation_value\(28))))) ) ) ) # ( !\asp_pd|current_correlation_value~30_combout\ & ( \asp_pd|current_correlation_value~29_combout\ & ( (!\asp_pd|last_correlation_value\(26) & 
-- (\asp_pd|last_correlation_value\(27) & (!\asp_pd|current_correlation_value~28_combout\ $ (\asp_pd|last_correlation_value\(28))))) ) ) ) # ( \asp_pd|current_correlation_value~30_combout\ & ( !\asp_pd|current_correlation_value~29_combout\ & ( 
-- (\asp_pd|last_correlation_value\(26) & (!\asp_pd|last_correlation_value\(27) & (!\asp_pd|current_correlation_value~28_combout\ $ (\asp_pd|last_correlation_value\(28))))) ) ) ) # ( !\asp_pd|current_correlation_value~30_combout\ & ( 
-- !\asp_pd|current_correlation_value~29_combout\ & ( (!\asp_pd|last_correlation_value\(26) & (!\asp_pd|last_correlation_value\(27) & (!\asp_pd|current_correlation_value~28_combout\ $ (\asp_pd|last_correlation_value\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000010000000000010000100000000000100001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(26),
	datab => \asp_pd|ALT_INV_last_correlation_value\(27),
	datac => \asp_pd|ALT_INV_current_correlation_value~28_combout\,
	datad => \asp_pd|ALT_INV_last_correlation_value\(28),
	datae => \asp_pd|ALT_INV_current_correlation_value~30_combout\,
	dataf => \asp_pd|ALT_INV_current_correlation_value~29_combout\,
	combout => \asp_pd|LessThan1~23_combout\);

-- Location: LABCELL_X37_Y4_N30
\asp_pd|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~1_combout\ = ( \asp_pd|current_correlation_value~6_combout\ & ( \asp_pd|current_correlation_value~4_combout\ & ( (\asp_pd|last_correlation_value\(19) & (\asp_pd|last_correlation_value\(20) & (!\asp_pd|current_correlation_value~3_combout\ 
-- $ (\asp_pd|last_correlation_value[21]~DUPLICATE_q\)))) ) ) ) # ( !\asp_pd|current_correlation_value~6_combout\ & ( \asp_pd|current_correlation_value~4_combout\ & ( (!\asp_pd|last_correlation_value\(19) & (\asp_pd|last_correlation_value\(20) & 
-- (!\asp_pd|current_correlation_value~3_combout\ $ (\asp_pd|last_correlation_value[21]~DUPLICATE_q\)))) ) ) ) # ( \asp_pd|current_correlation_value~6_combout\ & ( !\asp_pd|current_correlation_value~4_combout\ & ( (\asp_pd|last_correlation_value\(19) & 
-- (!\asp_pd|last_correlation_value\(20) & (!\asp_pd|current_correlation_value~3_combout\ $ (\asp_pd|last_correlation_value[21]~DUPLICATE_q\)))) ) ) ) # ( !\asp_pd|current_correlation_value~6_combout\ & ( !\asp_pd|current_correlation_value~4_combout\ & ( 
-- (!\asp_pd|last_correlation_value\(19) & (!\asp_pd|last_correlation_value\(20) & (!\asp_pd|current_correlation_value~3_combout\ $ (\asp_pd|last_correlation_value[21]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000010000000000010000100000000000100001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(19),
	datab => \asp_pd|ALT_INV_last_correlation_value\(20),
	datac => \asp_pd|ALT_INV_current_correlation_value~3_combout\,
	datad => \asp_pd|ALT_INV_last_correlation_value[21]~DUPLICATE_q\,
	datae => \asp_pd|ALT_INV_current_correlation_value~6_combout\,
	dataf => \asp_pd|ALT_INV_current_correlation_value~4_combout\,
	combout => \asp_pd|LessThan1~1_combout\);

-- Location: LABCELL_X36_Y6_N0
\asp_pd|LessThan1~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~20_combout\ = ( \asp_pd|current_correlation_value~26_combout\ & ( (\asp_pd|last_correlation_value[24]~DUPLICATE_q\ & (!\asp_pd|last_correlation_value\(25) $ (\asp_pd|current_correlation_value~25_combout\))) ) ) # ( 
-- !\asp_pd|current_correlation_value~26_combout\ & ( (!\asp_pd|last_correlation_value[24]~DUPLICATE_q\ & (!\asp_pd|last_correlation_value\(25) $ (\asp_pd|current_correlation_value~25_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(25),
	datac => \asp_pd|ALT_INV_last_correlation_value[24]~DUPLICATE_q\,
	datad => \asp_pd|ALT_INV_current_correlation_value~25_combout\,
	dataf => \asp_pd|ALT_INV_current_correlation_value~26_combout\,
	combout => \asp_pd|LessThan1~20_combout\);

-- Location: LABCELL_X36_Y6_N36
\asp_pd|LessThan1~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~24_combout\ = ( \asp_pd|last_correlation_value\(25) & ( (!\asp_pd|current_correlation_value~25_combout\) # ((\asp_pd|last_correlation_value[24]~DUPLICATE_q\ & !\asp_pd|current_correlation_value~26_combout\)) ) ) # ( 
-- !\asp_pd|last_correlation_value\(25) & ( (\asp_pd|last_correlation_value[24]~DUPLICATE_q\ & (!\asp_pd|current_correlation_value~26_combout\ & !\asp_pd|current_correlation_value~25_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000011111111010001001111111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value[24]~DUPLICATE_q\,
	datab => \asp_pd|ALT_INV_current_correlation_value~26_combout\,
	datad => \asp_pd|ALT_INV_current_correlation_value~25_combout\,
	dataf => \asp_pd|ALT_INV_last_correlation_value\(25),
	combout => \asp_pd|LessThan1~24_combout\);

-- Location: LABCELL_X36_Y6_N54
\asp_pd|LessThan1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~25_combout\ = ( \asp_pd|current_correlation_value~24_combout\ & ( \asp_pd|last_correlation_value\(23) & ( (!\asp_pd|LessThan1~24_combout\ & ((!\asp_pd|LessThan1~20_combout\) # ((!\asp_pd|last_correlation_value\(22)) # 
-- (\asp_pd|current_correlation_value~27_combout\)))) ) ) ) # ( !\asp_pd|current_correlation_value~24_combout\ & ( \asp_pd|last_correlation_value\(23) & ( (!\asp_pd|LessThan1~20_combout\ & !\asp_pd|LessThan1~24_combout\) ) ) ) # ( 
-- \asp_pd|current_correlation_value~24_combout\ & ( !\asp_pd|last_correlation_value\(23) & ( !\asp_pd|LessThan1~24_combout\ ) ) ) # ( !\asp_pd|current_correlation_value~24_combout\ & ( !\asp_pd|last_correlation_value\(23) & ( (!\asp_pd|LessThan1~24_combout\ 
-- & ((!\asp_pd|LessThan1~20_combout\) # ((!\asp_pd|last_correlation_value\(22)) # (\asp_pd|current_correlation_value~27_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011110000111100001111000010100000101000001110000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_LessThan1~20_combout\,
	datab => \asp_pd|ALT_INV_last_correlation_value\(22),
	datac => \asp_pd|ALT_INV_LessThan1~24_combout\,
	datad => \asp_pd|ALT_INV_current_correlation_value~27_combout\,
	datae => \asp_pd|ALT_INV_current_correlation_value~24_combout\,
	dataf => \asp_pd|ALT_INV_last_correlation_value\(23),
	combout => \asp_pd|LessThan1~25_combout\);

-- Location: LABCELL_X36_Y6_N42
\asp_pd|LessThan1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~21_combout\ = ( \asp_pd|last_correlation_value\(23) & ( (\asp_pd|LessThan1~20_combout\ & (\asp_pd|current_correlation_value~24_combout\ & (!\asp_pd|last_correlation_value\(22) $ (\asp_pd|current_correlation_value~27_combout\)))) ) ) # ( 
-- !\asp_pd|last_correlation_value\(23) & ( (\asp_pd|LessThan1~20_combout\ & (!\asp_pd|current_correlation_value~24_combout\ & (!\asp_pd|last_correlation_value\(22) $ (\asp_pd|current_correlation_value~27_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000010000010000000001000000000100000000010000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_LessThan1~20_combout\,
	datab => \asp_pd|ALT_INV_last_correlation_value\(22),
	datac => \asp_pd|ALT_INV_current_correlation_value~24_combout\,
	datad => \asp_pd|ALT_INV_current_correlation_value~27_combout\,
	dataf => \asp_pd|ALT_INV_last_correlation_value\(23),
	combout => \asp_pd|LessThan1~21_combout\);

-- Location: LABCELL_X37_Y4_N12
\asp_pd|LessThan1~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~22_combout\ = ( \asp_pd|current_correlation_value~6_combout\ & ( \asp_pd|current_correlation_value~4_combout\ & ( (!\asp_pd|current_correlation_value~3_combout\ & \asp_pd|last_correlation_value[21]~DUPLICATE_q\) ) ) ) # ( 
-- !\asp_pd|current_correlation_value~6_combout\ & ( \asp_pd|current_correlation_value~4_combout\ & ( (!\asp_pd|current_correlation_value~3_combout\ & (((\asp_pd|last_correlation_value\(19) & \asp_pd|last_correlation_value\(20))) # 
-- (\asp_pd|last_correlation_value[21]~DUPLICATE_q\))) # (\asp_pd|current_correlation_value~3_combout\ & (\asp_pd|last_correlation_value\(19) & (\asp_pd|last_correlation_value\(20) & \asp_pd|last_correlation_value[21]~DUPLICATE_q\))) ) ) ) # ( 
-- \asp_pd|current_correlation_value~6_combout\ & ( !\asp_pd|current_correlation_value~4_combout\ & ( (!\asp_pd|last_correlation_value\(20) & (!\asp_pd|current_correlation_value~3_combout\ & \asp_pd|last_correlation_value[21]~DUPLICATE_q\)) # 
-- (\asp_pd|last_correlation_value\(20) & ((!\asp_pd|current_correlation_value~3_combout\) # (\asp_pd|last_correlation_value[21]~DUPLICATE_q\))) ) ) ) # ( !\asp_pd|current_correlation_value~6_combout\ & ( !\asp_pd|current_correlation_value~4_combout\ & ( 
-- (!\asp_pd|current_correlation_value~3_combout\ & (((\asp_pd|last_correlation_value[21]~DUPLICATE_q\) # (\asp_pd|last_correlation_value\(20))) # (\asp_pd|last_correlation_value\(19)))) # (\asp_pd|current_correlation_value~3_combout\ & 
-- (\asp_pd|last_correlation_value[21]~DUPLICATE_q\ & ((\asp_pd|last_correlation_value\(20)) # (\asp_pd|last_correlation_value\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000011110111001100001111001100010000111100010000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(19),
	datab => \asp_pd|ALT_INV_last_correlation_value\(20),
	datac => \asp_pd|ALT_INV_current_correlation_value~3_combout\,
	datad => \asp_pd|ALT_INV_last_correlation_value[21]~DUPLICATE_q\,
	datae => \asp_pd|ALT_INV_current_correlation_value~6_combout\,
	dataf => \asp_pd|ALT_INV_current_correlation_value~4_combout\,
	combout => \asp_pd|LessThan1~22_combout\);

-- Location: LABCELL_X37_Y6_N30
\asp_pd|LessThan1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~14_combout\ = ( \asp_pd|current_correlation_value~23_combout\ & ( \asp_pd|current_correlation_value~21_combout\ & ( (\asp_pd|last_correlation_value\(16) & (\asp_pd|last_correlation_value\(18) & 
-- (!\asp_pd|last_correlation_value[17]~DUPLICATE_q\ $ (\asp_pd|current_correlation_value~22_combout\)))) ) ) ) # ( !\asp_pd|current_correlation_value~23_combout\ & ( \asp_pd|current_correlation_value~21_combout\ & ( (!\asp_pd|last_correlation_value\(16) & 
-- (\asp_pd|last_correlation_value\(18) & (!\asp_pd|last_correlation_value[17]~DUPLICATE_q\ $ (\asp_pd|current_correlation_value~22_combout\)))) ) ) ) # ( \asp_pd|current_correlation_value~23_combout\ & ( !\asp_pd|current_correlation_value~21_combout\ & ( 
-- (\asp_pd|last_correlation_value\(16) & (!\asp_pd|last_correlation_value\(18) & (!\asp_pd|last_correlation_value[17]~DUPLICATE_q\ $ (\asp_pd|current_correlation_value~22_combout\)))) ) ) ) # ( !\asp_pd|current_correlation_value~23_combout\ & ( 
-- !\asp_pd|current_correlation_value~21_combout\ & ( (!\asp_pd|last_correlation_value\(16) & (!\asp_pd|last_correlation_value\(18) & (!\asp_pd|last_correlation_value[17]~DUPLICATE_q\ $ (\asp_pd|current_correlation_value~22_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000010000000000010000100000000000100001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(16),
	datab => \asp_pd|ALT_INV_last_correlation_value\(18),
	datac => \asp_pd|ALT_INV_last_correlation_value[17]~DUPLICATE_q\,
	datad => \asp_pd|ALT_INV_current_correlation_value~22_combout\,
	datae => \asp_pd|ALT_INV_current_correlation_value~23_combout\,
	dataf => \asp_pd|ALT_INV_current_correlation_value~21_combout\,
	combout => \asp_pd|LessThan1~14_combout\);

-- Location: LABCELL_X36_Y7_N3
\asp_pd|LessThan1~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~15_combout\ = ( \asp_pd|LessThan1~14_combout\ & ( \asp_pd|current_correlation_value~20_combout\ & ( \asp_pd|last_correlation_value\(15) ) ) ) # ( \asp_pd|LessThan1~14_combout\ & ( !\asp_pd|current_correlation_value~20_combout\ & ( 
-- !\asp_pd|last_correlation_value\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value\(15),
	datae => \asp_pd|ALT_INV_LessThan1~14_combout\,
	dataf => \asp_pd|ALT_INV_current_correlation_value~20_combout\,
	combout => \asp_pd|LessThan1~15_combout\);

-- Location: LABCELL_X40_Y7_N12
\asp_pd|LessThan1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~2_combout\ = ( \asp_pd|current_correlation_value~9_combout\ & ( \asp_pd|current_correlation_value~7_combout\ & ( (\asp_pd|last_correlation_value[14]~DUPLICATE_q\ & (\asp_pd|last_correlation_value\(12) & 
-- (!\asp_pd|current_correlation_value~8_combout\ $ (\asp_pd|last_correlation_value\(13))))) ) ) ) # ( !\asp_pd|current_correlation_value~9_combout\ & ( \asp_pd|current_correlation_value~7_combout\ & ( (\asp_pd|last_correlation_value[14]~DUPLICATE_q\ & 
-- (!\asp_pd|last_correlation_value\(12) & (!\asp_pd|current_correlation_value~8_combout\ $ (\asp_pd|last_correlation_value\(13))))) ) ) ) # ( \asp_pd|current_correlation_value~9_combout\ & ( !\asp_pd|current_correlation_value~7_combout\ & ( 
-- (!\asp_pd|last_correlation_value[14]~DUPLICATE_q\ & (\asp_pd|last_correlation_value\(12) & (!\asp_pd|current_correlation_value~8_combout\ $ (\asp_pd|last_correlation_value\(13))))) ) ) ) # ( !\asp_pd|current_correlation_value~9_combout\ & ( 
-- !\asp_pd|current_correlation_value~7_combout\ & ( (!\asp_pd|last_correlation_value[14]~DUPLICATE_q\ & (!\asp_pd|last_correlation_value\(12) & (!\asp_pd|current_correlation_value~8_combout\ $ (\asp_pd|last_correlation_value\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000000000000000001001000000001001000000000000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_current_correlation_value~8_combout\,
	datab => \asp_pd|ALT_INV_last_correlation_value\(13),
	datac => \asp_pd|ALT_INV_last_correlation_value[14]~DUPLICATE_q\,
	datad => \asp_pd|ALT_INV_last_correlation_value\(12),
	datae => \asp_pd|ALT_INV_current_correlation_value~9_combout\,
	dataf => \asp_pd|ALT_INV_current_correlation_value~7_combout\,
	combout => \asp_pd|LessThan1~2_combout\);

-- Location: MLABCELL_X39_Y7_N18
\asp_pd|LessThan1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~9_combout\ = ( \asp_pd|last_correlation_value\(11) & ( (\asp_pd|current_correlation_value~5_combout\ & ((!\tdma_min|interfaces:1:interface|recv.data[11]~DUPLICATE_q\) # (!\tdma_min|interfaces:1:interface|recv.data\(10) $ 
-- (!\asp_pd|last_correlation_value[10]~DUPLICATE_q\)))) ) ) # ( !\asp_pd|last_correlation_value\(11) & ( (\asp_pd|current_correlation_value~5_combout\ & ((!\tdma_min|interfaces:1:interface|recv.data\(10) $ (!\asp_pd|last_correlation_value[10]~DUPLICATE_q\)) 
-- # (\tdma_min|interfaces:1:interface|recv.data[11]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100001101000001110000110100001011000011100000101100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_recv.data[11]~DUPLICATE_q\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(10),
	datac => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	datad => \asp_pd|ALT_INV_last_correlation_value[10]~DUPLICATE_q\,
	dataf => \asp_pd|ALT_INV_last_correlation_value\(11),
	combout => \asp_pd|LessThan1~9_combout\);

-- Location: MLABCELL_X39_Y7_N39
\asp_pd|LessThan1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~12_combout\ = ( \asp_pd|last_correlation_value\(11) & ( (!\asp_pd|current_correlation_value~18_combout\) # ((!\asp_pd|current_correlation_value~19_combout\ & \asp_pd|last_correlation_value[10]~DUPLICATE_q\)) ) ) # ( 
-- !\asp_pd|last_correlation_value\(11) & ( (!\asp_pd|current_correlation_value~19_combout\ & (\asp_pd|last_correlation_value[10]~DUPLICATE_q\ & !\asp_pd|current_correlation_value~18_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000011110010111100101111001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_current_correlation_value~19_combout\,
	datab => \asp_pd|ALT_INV_last_correlation_value[10]~DUPLICATE_q\,
	datac => \asp_pd|ALT_INV_current_correlation_value~18_combout\,
	dataf => \asp_pd|ALT_INV_last_correlation_value\(11),
	combout => \asp_pd|LessThan1~12_combout\);

-- Location: MLABCELL_X39_Y7_N30
\asp_pd|LessThan1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~13_combout\ = ( \asp_pd|current_correlation_value~16_combout\ & ( \asp_pd|last_correlation_value\(8) & ( (!\asp_pd|LessThan1~12_combout\ & (((!\asp_pd|last_correlation_value\(9)) # (\asp_pd|current_correlation_value~17_combout\)) # 
-- (\asp_pd|LessThan1~9_combout\))) ) ) ) # ( !\asp_pd|current_correlation_value~16_combout\ & ( \asp_pd|last_correlation_value\(8) & ( (!\asp_pd|LessThan1~12_combout\ & (((\asp_pd|current_correlation_value~17_combout\ & !\asp_pd|last_correlation_value\(9))) 
-- # (\asp_pd|LessThan1~9_combout\))) ) ) ) # ( \asp_pd|current_correlation_value~16_combout\ & ( !\asp_pd|last_correlation_value\(8) & ( !\asp_pd|LessThan1~12_combout\ ) ) ) # ( !\asp_pd|current_correlation_value~16_combout\ & ( 
-- !\asp_pd|last_correlation_value\(8) & ( (!\asp_pd|LessThan1~12_combout\ & ((!\asp_pd|last_correlation_value\(9)) # (\asp_pd|LessThan1~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000111111110000000001110101000000001111011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_LessThan1~9_combout\,
	datab => \asp_pd|ALT_INV_current_correlation_value~17_combout\,
	datac => \asp_pd|ALT_INV_last_correlation_value\(9),
	datad => \asp_pd|ALT_INV_LessThan1~12_combout\,
	datae => \asp_pd|ALT_INV_current_correlation_value~16_combout\,
	dataf => \asp_pd|ALT_INV_last_correlation_value\(8),
	combout => \asp_pd|LessThan1~13_combout\);

-- Location: LABCELL_X40_Y7_N48
\asp_pd|LessThan1~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~16_combout\ = ( \asp_pd|current_correlation_value~9_combout\ & ( \asp_pd|current_correlation_value~7_combout\ & ( (!\asp_pd|current_correlation_value~8_combout\ & (\asp_pd|last_correlation_value\(13) & 
-- \asp_pd|last_correlation_value[14]~DUPLICATE_q\)) ) ) ) # ( !\asp_pd|current_correlation_value~9_combout\ & ( \asp_pd|current_correlation_value~7_combout\ & ( (\asp_pd|last_correlation_value[14]~DUPLICATE_q\ & 
-- ((!\asp_pd|current_correlation_value~8_combout\ & ((\asp_pd|last_correlation_value\(12)) # (\asp_pd|last_correlation_value\(13)))) # (\asp_pd|current_correlation_value~8_combout\ & (\asp_pd|last_correlation_value\(13) & 
-- \asp_pd|last_correlation_value\(12))))) ) ) ) # ( \asp_pd|current_correlation_value~9_combout\ & ( !\asp_pd|current_correlation_value~7_combout\ & ( ((!\asp_pd|current_correlation_value~8_combout\ & \asp_pd|last_correlation_value\(13))) # 
-- (\asp_pd|last_correlation_value[14]~DUPLICATE_q\) ) ) ) # ( !\asp_pd|current_correlation_value~9_combout\ & ( !\asp_pd|current_correlation_value~7_combout\ & ( ((!\asp_pd|current_correlation_value~8_combout\ & ((\asp_pd|last_correlation_value\(12)) # 
-- (\asp_pd|last_correlation_value\(13)))) # (\asp_pd|current_correlation_value~8_combout\ & (\asp_pd|last_correlation_value\(13) & \asp_pd|last_correlation_value\(12)))) # (\asp_pd|last_correlation_value[14]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111110111111001011110010111100000010000010110000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_current_correlation_value~8_combout\,
	datab => \asp_pd|ALT_INV_last_correlation_value\(13),
	datac => \asp_pd|ALT_INV_last_correlation_value[14]~DUPLICATE_q\,
	datad => \asp_pd|ALT_INV_last_correlation_value\(12),
	datae => \asp_pd|ALT_INV_current_correlation_value~9_combout\,
	dataf => \asp_pd|ALT_INV_current_correlation_value~7_combout\,
	combout => \asp_pd|LessThan1~16_combout\);

-- Location: LABCELL_X37_Y6_N18
\asp_pd|LessThan1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~17_combout\ = ( \asp_pd|current_correlation_value~23_combout\ & ( \asp_pd|current_correlation_value~22_combout\ & ( (\asp_pd|last_correlation_value\(18) & !\asp_pd|current_correlation_value~21_combout\) ) ) ) # ( 
-- !\asp_pd|current_correlation_value~23_combout\ & ( \asp_pd|current_correlation_value~22_combout\ & ( (!\asp_pd|last_correlation_value\(18) & (\asp_pd|last_correlation_value[17]~DUPLICATE_q\ & (!\asp_pd|current_correlation_value~21_combout\ & 
-- \asp_pd|last_correlation_value[16]~DUPLICATE_q\))) # (\asp_pd|last_correlation_value\(18) & ((!\asp_pd|current_correlation_value~21_combout\) # ((\asp_pd|last_correlation_value[17]~DUPLICATE_q\ & \asp_pd|last_correlation_value[16]~DUPLICATE_q\)))) ) ) ) # 
-- ( \asp_pd|current_correlation_value~23_combout\ & ( !\asp_pd|current_correlation_value~22_combout\ & ( (!\asp_pd|last_correlation_value[17]~DUPLICATE_q\ & (\asp_pd|last_correlation_value\(18) & !\asp_pd|current_correlation_value~21_combout\)) # 
-- (\asp_pd|last_correlation_value[17]~DUPLICATE_q\ & ((!\asp_pd|current_correlation_value~21_combout\) # (\asp_pd|last_correlation_value\(18)))) ) ) ) # ( !\asp_pd|current_correlation_value~23_combout\ & ( !\asp_pd|current_correlation_value~22_combout\ & ( 
-- (!\asp_pd|last_correlation_value\(18) & (!\asp_pd|current_correlation_value~21_combout\ & ((\asp_pd|last_correlation_value[16]~DUPLICATE_q\) # (\asp_pd|last_correlation_value[17]~DUPLICATE_q\)))) # (\asp_pd|last_correlation_value\(18) & 
-- (((!\asp_pd|current_correlation_value~21_combout\) # (\asp_pd|last_correlation_value[16]~DUPLICATE_q\)) # (\asp_pd|last_correlation_value[17]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000111110011011100010111000100110000011100010011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value[17]~DUPLICATE_q\,
	datab => \asp_pd|ALT_INV_last_correlation_value\(18),
	datac => \asp_pd|ALT_INV_current_correlation_value~21_combout\,
	datad => \asp_pd|ALT_INV_last_correlation_value[16]~DUPLICATE_q\,
	datae => \asp_pd|ALT_INV_current_correlation_value~23_combout\,
	dataf => \asp_pd|ALT_INV_current_correlation_value~22_combout\,
	combout => \asp_pd|LessThan1~17_combout\);

-- Location: LABCELL_X36_Y7_N54
\asp_pd|LessThan1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~18_combout\ = ( \asp_pd|LessThan1~14_combout\ & ( \asp_pd|current_correlation_value~20_combout\ & ( !\asp_pd|LessThan1~17_combout\ ) ) ) # ( !\asp_pd|LessThan1~14_combout\ & ( \asp_pd|current_correlation_value~20_combout\ & ( 
-- !\asp_pd|LessThan1~17_combout\ ) ) ) # ( \asp_pd|LessThan1~14_combout\ & ( !\asp_pd|current_correlation_value~20_combout\ & ( (!\asp_pd|last_correlation_value\(15) & !\asp_pd|LessThan1~17_combout\) ) ) ) # ( !\asp_pd|LessThan1~14_combout\ & ( 
-- !\asp_pd|current_correlation_value~20_combout\ & ( !\asp_pd|LessThan1~17_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000110000001100000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_last_correlation_value\(15),
	datac => \asp_pd|ALT_INV_LessThan1~17_combout\,
	datae => \asp_pd|ALT_INV_LessThan1~14_combout\,
	dataf => \asp_pd|ALT_INV_current_correlation_value~20_combout\,
	combout => \asp_pd|LessThan1~18_combout\);

-- Location: FF_X36_Y6_N14
\tdma_min|interfaces:1:interface|recv.data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(5));

-- Location: LABCELL_X36_Y6_N33
\asp_pd|LessThan1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~5_combout\ = ( \asp_pd|last_correlation_value\(4) & ( (\asp_pd|current_correlation_value~5_combout\ & ((!\tdma_min|interfaces:1:interface|recv.data\(4)) # (!\tdma_min|interfaces:1:interface|recv.data\(5) $ 
-- (!\asp_pd|last_correlation_value\(5))))) ) ) # ( !\asp_pd|last_correlation_value\(4) & ( (\asp_pd|current_correlation_value~5_combout\ & ((!\tdma_min|interfaces:1:interface|recv.data\(5) $ (!\asp_pd|last_correlation_value\(5))) # 
-- (\tdma_min|interfaces:1:interface|recv.data\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100110001000100110011000100100011001100100010001100110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(4),
	datab => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(5),
	datad => \asp_pd|ALT_INV_last_correlation_value\(5),
	dataf => \asp_pd|ALT_INV_last_correlation_value\(4),
	combout => \asp_pd|LessThan1~5_combout\);

-- Location: LABCELL_X37_Y6_N54
\asp_pd|LessThan1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~8_combout\ = ( \asp_pd|current_correlation_value~15_combout\ & ( \asp_pd|last_correlation_value\(7) & ( !\asp_pd|current_correlation_value~14_combout\ ) ) ) # ( !\asp_pd|current_correlation_value~15_combout\ & ( 
-- \asp_pd|last_correlation_value\(7) & ( (!\asp_pd|current_correlation_value~14_combout\) # (\asp_pd|last_correlation_value\(6)) ) ) ) # ( !\asp_pd|current_correlation_value~15_combout\ & ( !\asp_pd|last_correlation_value\(7) & ( 
-- (!\asp_pd|current_correlation_value~14_combout\ & \asp_pd|last_correlation_value\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000000000000000010101111101011111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_current_correlation_value~14_combout\,
	datac => \asp_pd|ALT_INV_last_correlation_value\(6),
	datae => \asp_pd|ALT_INV_current_correlation_value~15_combout\,
	dataf => \asp_pd|ALT_INV_last_correlation_value\(7),
	combout => \asp_pd|LessThan1~8_combout\);

-- Location: LABCELL_X37_Y5_N36
\asp_pd|LessThan1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~6_combout\ = ( \asp_pd|current_correlation_value~5_combout\ & ( \tdma_min|interfaces:1:interface|recv.data\(7) & ( (!\asp_pd|last_correlation_value[7]~DUPLICATE_q\) # (!\tdma_min|interfaces:1:interface|recv.data\(6) $ 
-- (!\asp_pd|last_correlation_value\(6))) ) ) ) # ( \asp_pd|current_correlation_value~5_combout\ & ( !\tdma_min|interfaces:1:interface|recv.data\(7) & ( (!\tdma_min|interfaces:1:interface|recv.data\(6) $ (!\asp_pd|last_correlation_value\(6))) # 
-- (\asp_pd|last_correlation_value[7]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111111100111100000000000000001111001111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(6),
	datac => \asp_pd|ALT_INV_last_correlation_value[7]~DUPLICATE_q\,
	datad => \asp_pd|ALT_INV_last_correlation_value\(6),
	datae => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(7),
	combout => \asp_pd|LessThan1~6_combout\);

-- Location: LABCELL_X37_Y6_N39
\asp_pd|LessThan1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~3_combout\ = ( \tdma_min|interfaces:1:interface|recv.data[0]~DUPLICATE_q\ & ( (\asp_pd|last_correlation_value\(1) & (!\tdma_min|interfaces:1:interface|recv.data\(1) & \asp_pd|current_correlation_value~5_combout\)) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|recv.data[0]~DUPLICATE_q\ & ( (\asp_pd|current_correlation_value~5_combout\ & ((!\asp_pd|last_correlation_value\(1) & (!\tdma_min|interfaces:1:interface|recv.data\(1) & \asp_pd|last_correlation_value\(0))) # 
-- (\asp_pd|last_correlation_value\(1) & ((!\tdma_min|interfaces:1:interface|recv.data\(1)) # (\asp_pd|last_correlation_value\(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000001101000001000000110100000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(1),
	datab => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(1),
	datac => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	datad => \asp_pd|ALT_INV_last_correlation_value\(0),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_recv.data[0]~DUPLICATE_q\,
	combout => \asp_pd|LessThan1~3_combout\);

-- Location: LABCELL_X37_Y6_N42
\asp_pd|LessThan1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~4_combout\ = ( \asp_pd|LessThan1~3_combout\ & ( (!\asp_pd|last_correlation_value\(3) & (!\asp_pd|current_correlation_value~10_combout\ & ((!\asp_pd|current_correlation_value~11_combout\) # (\asp_pd|last_correlation_value\(2))))) # 
-- (\asp_pd|last_correlation_value\(3) & (((!\asp_pd|current_correlation_value~10_combout\) # (!\asp_pd|current_correlation_value~11_combout\)) # (\asp_pd|last_correlation_value\(2)))) ) ) # ( !\asp_pd|LessThan1~3_combout\ & ( 
-- (!\asp_pd|last_correlation_value\(3) & (\asp_pd|last_correlation_value\(2) & (!\asp_pd|current_correlation_value~10_combout\ & !\asp_pd|current_correlation_value~11_combout\))) # (\asp_pd|last_correlation_value\(3) & 
-- ((!\asp_pd|current_correlation_value~10_combout\) # ((\asp_pd|last_correlation_value\(2) & !\asp_pd|current_correlation_value~11_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100110000011100010011000011110011011100011111001101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(2),
	datab => \asp_pd|ALT_INV_last_correlation_value\(3),
	datac => \asp_pd|ALT_INV_current_correlation_value~10_combout\,
	datad => \asp_pd|ALT_INV_current_correlation_value~11_combout\,
	dataf => \asp_pd|ALT_INV_LessThan1~3_combout\,
	combout => \asp_pd|LessThan1~4_combout\);

-- Location: MLABCELL_X39_Y7_N27
\asp_pd|LessThan1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~10_combout\ = ( !\asp_pd|LessThan1~9_combout\ & ( (!\asp_pd|last_correlation_value\(9) & (!\asp_pd|current_correlation_value~16_combout\ & (!\asp_pd|current_correlation_value~17_combout\ $ (\asp_pd|last_correlation_value\(8))))) # 
-- (\asp_pd|last_correlation_value\(9) & (\asp_pd|current_correlation_value~16_combout\ & (!\asp_pd|current_correlation_value~17_combout\ $ (\asp_pd|last_correlation_value\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001001000001100000100100000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(9),
	datab => \asp_pd|ALT_INV_current_correlation_value~17_combout\,
	datac => \asp_pd|ALT_INV_last_correlation_value\(8),
	datad => \asp_pd|ALT_INV_current_correlation_value~16_combout\,
	dataf => \asp_pd|ALT_INV_LessThan1~9_combout\,
	combout => \asp_pd|LessThan1~10_combout\);

-- Location: LABCELL_X36_Y6_N24
\asp_pd|LessThan1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~7_combout\ = ( \asp_pd|current_correlation_value~12_combout\ & ( (\asp_pd|last_correlation_value\(4) & (!\asp_pd|current_correlation_value~13_combout\ & \asp_pd|last_correlation_value\(5))) ) ) # ( 
-- !\asp_pd|current_correlation_value~12_combout\ & ( ((\asp_pd|last_correlation_value\(4) & !\asp_pd|current_correlation_value~13_combout\)) # (\asp_pd|last_correlation_value\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011111111001100001111111100000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_last_correlation_value\(4),
	datac => \asp_pd|ALT_INV_current_correlation_value~13_combout\,
	datad => \asp_pd|ALT_INV_last_correlation_value\(5),
	dataf => \asp_pd|ALT_INV_current_correlation_value~12_combout\,
	combout => \asp_pd|LessThan1~7_combout\);

-- Location: LABCELL_X36_Y7_N6
\asp_pd|LessThan1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~11_combout\ = ( \asp_pd|LessThan1~10_combout\ & ( \asp_pd|LessThan1~7_combout\ & ( (!\asp_pd|LessThan1~6_combout\) # (\asp_pd|LessThan1~8_combout\) ) ) ) # ( \asp_pd|LessThan1~10_combout\ & ( !\asp_pd|LessThan1~7_combout\ & ( 
-- ((!\asp_pd|LessThan1~5_combout\ & (!\asp_pd|LessThan1~6_combout\ & \asp_pd|LessThan1~4_combout\))) # (\asp_pd|LessThan1~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111011001100000000000000001111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_LessThan1~5_combout\,
	datab => \asp_pd|ALT_INV_LessThan1~8_combout\,
	datac => \asp_pd|ALT_INV_LessThan1~6_combout\,
	datad => \asp_pd|ALT_INV_LessThan1~4_combout\,
	datae => \asp_pd|ALT_INV_LessThan1~10_combout\,
	dataf => \asp_pd|ALT_INV_LessThan1~7_combout\,
	combout => \asp_pd|LessThan1~11_combout\);

-- Location: LABCELL_X36_Y7_N24
\asp_pd|LessThan1~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~19_combout\ = ( \asp_pd|LessThan1~18_combout\ & ( \asp_pd|LessThan1~11_combout\ & ( (!\asp_pd|LessThan1~15_combout\) # ((!\asp_pd|LessThan1~2_combout\ & !\asp_pd|LessThan1~16_combout\)) ) ) ) # ( \asp_pd|LessThan1~18_combout\ & ( 
-- !\asp_pd|LessThan1~11_combout\ & ( (!\asp_pd|LessThan1~15_combout\) # ((!\asp_pd|LessThan1~16_combout\ & ((!\asp_pd|LessThan1~2_combout\) # (\asp_pd|LessThan1~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011111010101000000000000000001110111010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_LessThan1~15_combout\,
	datab => \asp_pd|ALT_INV_LessThan1~2_combout\,
	datac => \asp_pd|ALT_INV_LessThan1~13_combout\,
	datad => \asp_pd|ALT_INV_LessThan1~16_combout\,
	datae => \asp_pd|ALT_INV_LessThan1~18_combout\,
	dataf => \asp_pd|ALT_INV_LessThan1~11_combout\,
	combout => \asp_pd|LessThan1~19_combout\);

-- Location: LABCELL_X36_Y7_N18
\asp_pd|LessThan1~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~26_combout\ = ( \asp_pd|LessThan1~22_combout\ & ( \asp_pd|LessThan1~19_combout\ & ( (\asp_pd|LessThan1~23_combout\ & ((!\asp_pd|LessThan1~25_combout\) # (\asp_pd|LessThan1~21_combout\))) ) ) ) # ( !\asp_pd|LessThan1~22_combout\ & ( 
-- \asp_pd|LessThan1~19_combout\ & ( (\asp_pd|LessThan1~23_combout\ & !\asp_pd|LessThan1~25_combout\) ) ) ) # ( \asp_pd|LessThan1~22_combout\ & ( !\asp_pd|LessThan1~19_combout\ & ( (\asp_pd|LessThan1~23_combout\ & ((!\asp_pd|LessThan1~25_combout\) # 
-- (\asp_pd|LessThan1~21_combout\))) ) ) ) # ( !\asp_pd|LessThan1~22_combout\ & ( !\asp_pd|LessThan1~19_combout\ & ( (\asp_pd|LessThan1~23_combout\ & ((!\asp_pd|LessThan1~25_combout\) # ((\asp_pd|LessThan1~1_combout\ & \asp_pd|LessThan1~21_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010001010100000101010101010000010100000101000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_LessThan1~23_combout\,
	datab => \asp_pd|ALT_INV_LessThan1~1_combout\,
	datac => \asp_pd|ALT_INV_LessThan1~25_combout\,
	datad => \asp_pd|ALT_INV_LessThan1~21_combout\,
	datae => \asp_pd|ALT_INV_LessThan1~22_combout\,
	dataf => \asp_pd|ALT_INV_LessThan1~19_combout\,
	combout => \asp_pd|LessThan1~26_combout\);

-- Location: LABCELL_X42_Y5_N48
\asp_pd|LessThan1~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~34_combout\ = ( \asp_pd|LessThan1~29_combout\ & ( \asp_pd|LessThan1~26_combout\ & ( (!\asp_pd|LessThan1~33_combout\ & ((!\asp_pd|LessThan1~30_combout\) # ((\asp_pd|LessThan1~32_combout\ & !\asp_pd|LessThan1~28_combout\)))) ) ) ) # ( 
-- !\asp_pd|LessThan1~29_combout\ & ( \asp_pd|LessThan1~26_combout\ & ( (!\asp_pd|LessThan1~33_combout\ & ((!\asp_pd|LessThan1~30_combout\) # ((\asp_pd|LessThan1~32_combout\ & !\asp_pd|LessThan1~28_combout\)))) ) ) ) # ( \asp_pd|LessThan1~29_combout\ & ( 
-- !\asp_pd|LessThan1~26_combout\ & ( (!\asp_pd|LessThan1~33_combout\ & ((!\asp_pd|LessThan1~30_combout\) # ((\asp_pd|LessThan1~32_combout\ & !\asp_pd|LessThan1~28_combout\)))) ) ) ) # ( !\asp_pd|LessThan1~29_combout\ & ( !\asp_pd|LessThan1~26_combout\ & ( 
-- (!\asp_pd|LessThan1~33_combout\ & ((!\asp_pd|LessThan1~30_combout\) # (\asp_pd|LessThan1~32_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110001000100110011000100000011001100010000001100110001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_LessThan1~32_combout\,
	datab => \asp_pd|ALT_INV_LessThan1~33_combout\,
	datac => \asp_pd|ALT_INV_LessThan1~28_combout\,
	datad => \asp_pd|ALT_INV_LessThan1~30_combout\,
	datae => \asp_pd|ALT_INV_LessThan1~29_combout\,
	dataf => \asp_pd|ALT_INV_LessThan1~26_combout\,
	combout => \asp_pd|LessThan1~34_combout\);

-- Location: LABCELL_X42_Y5_N54
\asp_pd|LessThan1~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan1~38_combout\ = ( \asp_pd|LessThan1~36_combout\ & ( \asp_pd|LessThan1~34_combout\ & ( (!\asp_pd|LessThan1~35_combout\ & !\asp_pd|LessThan1~37_combout\) ) ) ) # ( !\asp_pd|LessThan1~36_combout\ & ( \asp_pd|LessThan1~34_combout\ & ( 
-- !\asp_pd|LessThan1~37_combout\ ) ) ) # ( \asp_pd|LessThan1~36_combout\ & ( !\asp_pd|LessThan1~34_combout\ & ( (!\asp_pd|LessThan1~35_combout\ & !\asp_pd|LessThan1~37_combout\) ) ) ) # ( !\asp_pd|LessThan1~36_combout\ & ( !\asp_pd|LessThan1~34_combout\ & ( 
-- (!\asp_pd|LessThan1~37_combout\ & ((!\asp_pd|LessThan1~0_combout\) # (!\asp_pd|LessThan1~35_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000111100000000000011111111000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_LessThan1~0_combout\,
	datac => \asp_pd|ALT_INV_LessThan1~35_combout\,
	datad => \asp_pd|ALT_INV_LessThan1~37_combout\,
	datae => \asp_pd|ALT_INV_LessThan1~36_combout\,
	dataf => \asp_pd|ALT_INV_LessThan1~34_combout\,
	combout => \asp_pd|LessThan1~38_combout\);

-- Location: LABCELL_X40_Y7_N0
\asp_pd|LessThan4~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan4~19_combout\ = ( \asp_pd|last_correlation_value\(34) & ( \asp_pd|current_correlation_value~37_combout\ & ( (!\asp_pd|last_correlation_value\(35) & (((\asp_pd|current_correlation_value~36_combout\ & !\asp_pd|last_correlation_value\(33))) # 
-- (\asp_pd|current_correlation_value~35_combout\))) # (\asp_pd|last_correlation_value\(35) & (\asp_pd|current_correlation_value~35_combout\ & (\asp_pd|current_correlation_value~36_combout\ & !\asp_pd|last_correlation_value\(33)))) ) ) ) # ( 
-- !\asp_pd|last_correlation_value\(34) & ( \asp_pd|current_correlation_value~37_combout\ & ( (!\asp_pd|last_correlation_value\(35) & (((!\asp_pd|last_correlation_value\(33)) # (\asp_pd|current_correlation_value~36_combout\)) # 
-- (\asp_pd|current_correlation_value~35_combout\))) # (\asp_pd|last_correlation_value\(35) & (\asp_pd|current_correlation_value~35_combout\ & ((!\asp_pd|last_correlation_value\(33)) # (\asp_pd|current_correlation_value~36_combout\)))) ) ) ) # ( 
-- \asp_pd|last_correlation_value\(34) & ( !\asp_pd|current_correlation_value~37_combout\ & ( (!\asp_pd|last_correlation_value\(35) & \asp_pd|current_correlation_value~35_combout\) ) ) ) # ( !\asp_pd|last_correlation_value\(34) & ( 
-- !\asp_pd|current_correlation_value~37_combout\ & ( (!\asp_pd|last_correlation_value\(35) & ((\asp_pd|current_correlation_value~36_combout\) # (\asp_pd|current_correlation_value~35_combout\))) # (\asp_pd|last_correlation_value\(35) & 
-- (\asp_pd|current_correlation_value~35_combout\ & \asp_pd|current_correlation_value~36_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101100101011001000100010001010111011001010110010101100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(35),
	datab => \asp_pd|ALT_INV_current_correlation_value~35_combout\,
	datac => \asp_pd|ALT_INV_current_correlation_value~36_combout\,
	datad => \asp_pd|ALT_INV_last_correlation_value\(33),
	datae => \asp_pd|ALT_INV_last_correlation_value\(34),
	dataf => \asp_pd|ALT_INV_current_correlation_value~37_combout\,
	combout => \asp_pd|LessThan4~19_combout\);

-- Location: LABCELL_X36_Y5_N0
\asp_pd|LessThan4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan4~17_combout\ = ( \asp_pd|current_correlation_value~32_combout\ & ( (!\asp_pd|last_correlation_value[32]~DUPLICATE_q\) # ((\asp_pd|current_correlation_value~33_combout\ & !\asp_pd|last_correlation_value\(31))) ) ) # ( 
-- !\asp_pd|current_correlation_value~32_combout\ & ( (!\asp_pd|last_correlation_value[32]~DUPLICATE_q\ & (\asp_pd|current_correlation_value~33_combout\ & !\asp_pd|last_correlation_value\(31))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000010111011101010101011101110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value[32]~DUPLICATE_q\,
	datab => \asp_pd|ALT_INV_current_correlation_value~33_combout\,
	datad => \asp_pd|ALT_INV_last_correlation_value\(31),
	dataf => \asp_pd|ALT_INV_current_correlation_value~32_combout\,
	combout => \asp_pd|LessThan4~17_combout\);

-- Location: LABCELL_X36_Y5_N12
\asp_pd|LessThan4~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan4~18_combout\ = ( !\asp_pd|LessThan4~17_combout\ & ( \asp_pd|current_correlation_value~31_combout\ & ( (!\asp_pd|LessThan1~27_combout\) # ((\asp_pd|last_correlation_value\(30) & ((!\asp_pd|current_correlation_value~34_combout\) # 
-- (\asp_pd|last_correlation_value[29]~DUPLICATE_q\)))) ) ) ) # ( !\asp_pd|LessThan4~17_combout\ & ( !\asp_pd|current_correlation_value~31_combout\ & ( (!\asp_pd|LessThan1~27_combout\) # ((!\asp_pd|current_correlation_value~34_combout\) # 
-- ((\asp_pd|last_correlation_value[29]~DUPLICATE_q\) # (\asp_pd|last_correlation_value\(30)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111111111000000000000000010101110101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_LessThan1~27_combout\,
	datab => \asp_pd|ALT_INV_current_correlation_value~34_combout\,
	datac => \asp_pd|ALT_INV_last_correlation_value\(30),
	datad => \asp_pd|ALT_INV_last_correlation_value[29]~DUPLICATE_q\,
	datae => \asp_pd|ALT_INV_LessThan4~17_combout\,
	dataf => \asp_pd|ALT_INV_current_correlation_value~31_combout\,
	combout => \asp_pd|LessThan4~18_combout\);

-- Location: LABCELL_X37_Y4_N18
\asp_pd|LessThan4~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan4~12_combout\ = ( \asp_pd|current_correlation_value~3_combout\ & ( \asp_pd|current_correlation_value~4_combout\ & ( (!\asp_pd|last_correlation_value\(20)) # ((!\asp_pd|last_correlation_value[21]~DUPLICATE_q\) # 
-- ((!\asp_pd|last_correlation_value\(19) & \asp_pd|current_correlation_value~6_combout\))) ) ) ) # ( !\asp_pd|current_correlation_value~3_combout\ & ( \asp_pd|current_correlation_value~4_combout\ & ( (!\asp_pd|last_correlation_value[21]~DUPLICATE_q\ & 
-- ((!\asp_pd|last_correlation_value\(20)) # ((!\asp_pd|last_correlation_value\(19) & \asp_pd|current_correlation_value~6_combout\)))) ) ) ) # ( \asp_pd|current_correlation_value~3_combout\ & ( !\asp_pd|current_correlation_value~4_combout\ & ( 
-- (!\asp_pd|last_correlation_value[21]~DUPLICATE_q\) # ((!\asp_pd|last_correlation_value\(20) & (!\asp_pd|last_correlation_value\(19) & \asp_pd|current_correlation_value~6_combout\))) ) ) ) # ( !\asp_pd|current_correlation_value~3_combout\ & ( 
-- !\asp_pd|current_correlation_value~4_combout\ & ( (!\asp_pd|last_correlation_value\(20) & (!\asp_pd|last_correlation_value\(19) & (\asp_pd|current_correlation_value~6_combout\ & !\asp_pd|last_correlation_value[21]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000111111110000100010101110000000001111111110101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(20),
	datab => \asp_pd|ALT_INV_last_correlation_value\(19),
	datac => \asp_pd|ALT_INV_current_correlation_value~6_combout\,
	datad => \asp_pd|ALT_INV_last_correlation_value[21]~DUPLICATE_q\,
	datae => \asp_pd|ALT_INV_current_correlation_value~3_combout\,
	dataf => \asp_pd|ALT_INV_current_correlation_value~4_combout\,
	combout => \asp_pd|LessThan4~12_combout\);

-- Location: LABCELL_X37_Y5_N33
\asp_pd|LessThan4~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan4~15_combout\ = ( \asp_pd|current_correlation_value~30_combout\ & ( \asp_pd|current_correlation_value~28_combout\ & ( (!\asp_pd|last_correlation_value\(28)) # ((!\asp_pd|last_correlation_value\(27) & ((!\asp_pd|last_correlation_value\(26)) 
-- # (\asp_pd|current_correlation_value~29_combout\))) # (\asp_pd|last_correlation_value\(27) & (\asp_pd|current_correlation_value~29_combout\ & !\asp_pd|last_correlation_value\(26)))) ) ) ) # ( !\asp_pd|current_correlation_value~30_combout\ & ( 
-- \asp_pd|current_correlation_value~28_combout\ & ( (!\asp_pd|last_correlation_value\(28)) # ((!\asp_pd|last_correlation_value\(27) & \asp_pd|current_correlation_value~29_combout\)) ) ) ) # ( \asp_pd|current_correlation_value~30_combout\ & ( 
-- !\asp_pd|current_correlation_value~28_combout\ & ( (!\asp_pd|last_correlation_value\(28) & ((!\asp_pd|last_correlation_value\(27) & ((!\asp_pd|last_correlation_value\(26)) # (\asp_pd|current_correlation_value~29_combout\))) # 
-- (\asp_pd|last_correlation_value\(27) & (\asp_pd|current_correlation_value~29_combout\ & !\asp_pd|last_correlation_value\(26))))) ) ) ) # ( !\asp_pd|current_correlation_value~30_combout\ & ( !\asp_pd|current_correlation_value~28_combout\ & ( 
-- (!\asp_pd|last_correlation_value\(28) & (!\asp_pd|last_correlation_value\(27) & \asp_pd|current_correlation_value~29_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000100010100000100010101110101011101110111110101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(28),
	datab => \asp_pd|ALT_INV_last_correlation_value\(27),
	datac => \asp_pd|ALT_INV_current_correlation_value~29_combout\,
	datad => \asp_pd|ALT_INV_last_correlation_value\(26),
	datae => \asp_pd|ALT_INV_current_correlation_value~30_combout\,
	dataf => \asp_pd|ALT_INV_current_correlation_value~28_combout\,
	combout => \asp_pd|LessThan4~15_combout\);

-- Location: LABCELL_X36_Y6_N39
\asp_pd|LessThan4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan4~13_combout\ = ( \asp_pd|last_correlation_value\(25) & ( (!\asp_pd|last_correlation_value[24]~DUPLICATE_q\ & (\asp_pd|current_correlation_value~26_combout\ & \asp_pd|current_correlation_value~25_combout\)) ) ) # ( 
-- !\asp_pd|last_correlation_value\(25) & ( ((!\asp_pd|last_correlation_value[24]~DUPLICATE_q\ & \asp_pd|current_correlation_value~26_combout\)) # (\asp_pd|current_correlation_value~25_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011111111000010101111111100000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value[24]~DUPLICATE_q\,
	datac => \asp_pd|ALT_INV_current_correlation_value~26_combout\,
	datad => \asp_pd|ALT_INV_current_correlation_value~25_combout\,
	dataf => \asp_pd|ALT_INV_last_correlation_value\(25),
	combout => \asp_pd|LessThan4~13_combout\);

-- Location: LABCELL_X36_Y6_N18
\asp_pd|LessThan4~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan4~14_combout\ = ( \asp_pd|current_correlation_value~27_combout\ & ( \asp_pd|last_correlation_value\(23) & ( (!\asp_pd|LessThan4~13_combout\ & ((!\asp_pd|LessThan1~20_combout\) # ((!\asp_pd|current_correlation_value~24_combout\) # 
-- (\asp_pd|last_correlation_value\(22))))) ) ) ) # ( !\asp_pd|current_correlation_value~27_combout\ & ( \asp_pd|last_correlation_value\(23) & ( !\asp_pd|LessThan4~13_combout\ ) ) ) # ( \asp_pd|current_correlation_value~27_combout\ & ( 
-- !\asp_pd|last_correlation_value\(23) & ( (!\asp_pd|LessThan4~13_combout\ & ((!\asp_pd|LessThan1~20_combout\) # ((\asp_pd|last_correlation_value\(22) & !\asp_pd|current_correlation_value~24_combout\)))) ) ) ) # ( 
-- !\asp_pd|current_correlation_value~27_combout\ & ( !\asp_pd|last_correlation_value\(23) & ( (!\asp_pd|LessThan4~13_combout\ & ((!\asp_pd|LessThan1~20_combout\) # (!\asp_pd|current_correlation_value~24_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000101110100000000011111111000000001111101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_LessThan1~20_combout\,
	datab => \asp_pd|ALT_INV_last_correlation_value\(22),
	datac => \asp_pd|ALT_INV_current_correlation_value~24_combout\,
	datad => \asp_pd|ALT_INV_LessThan4~13_combout\,
	datae => \asp_pd|ALT_INV_current_correlation_value~27_combout\,
	dataf => \asp_pd|ALT_INV_last_correlation_value\(23),
	combout => \asp_pd|LessThan4~14_combout\);

-- Location: LABCELL_X40_Y7_N30
\asp_pd|LessThan4~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan4~8_combout\ = ( \asp_pd|current_correlation_value~9_combout\ & ( \asp_pd|current_correlation_value~7_combout\ & ( (!\asp_pd|last_correlation_value[14]~DUPLICATE_q\) # ((!\asp_pd|last_correlation_value\(12) & 
-- ((!\asp_pd|last_correlation_value\(13)) # (\asp_pd|current_correlation_value~8_combout\))) # (\asp_pd|last_correlation_value\(12) & (\asp_pd|current_correlation_value~8_combout\ & !\asp_pd|last_correlation_value\(13)))) ) ) ) # ( 
-- !\asp_pd|current_correlation_value~9_combout\ & ( \asp_pd|current_correlation_value~7_combout\ & ( (!\asp_pd|last_correlation_value[14]~DUPLICATE_q\) # ((\asp_pd|current_correlation_value~8_combout\ & !\asp_pd|last_correlation_value\(13))) ) ) ) # ( 
-- \asp_pd|current_correlation_value~9_combout\ & ( !\asp_pd|current_correlation_value~7_combout\ & ( (!\asp_pd|last_correlation_value[14]~DUPLICATE_q\ & ((!\asp_pd|last_correlation_value\(12) & ((!\asp_pd|last_correlation_value\(13)) # 
-- (\asp_pd|current_correlation_value~8_combout\))) # (\asp_pd|last_correlation_value\(12) & (\asp_pd|current_correlation_value~8_combout\ & !\asp_pd|last_correlation_value\(13))))) ) ) ) # ( !\asp_pd|current_correlation_value~9_combout\ & ( 
-- !\asp_pd|current_correlation_value~7_combout\ & ( (!\asp_pd|last_correlation_value[14]~DUPLICATE_q\ & (\asp_pd|current_correlation_value~8_combout\ & !\asp_pd|last_correlation_value\(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000100010100000100010101111101010101110111110101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value[14]~DUPLICATE_q\,
	datab => \asp_pd|ALT_INV_last_correlation_value\(12),
	datac => \asp_pd|ALT_INV_current_correlation_value~8_combout\,
	datad => \asp_pd|ALT_INV_last_correlation_value\(13),
	datae => \asp_pd|ALT_INV_current_correlation_value~9_combout\,
	dataf => \asp_pd|ALT_INV_current_correlation_value~7_combout\,
	combout => \asp_pd|LessThan4~8_combout\);

-- Location: MLABCELL_X39_Y7_N54
\asp_pd|LessThan4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan4~4_combout\ = ( \asp_pd|current_correlation_value~17_combout\ & ( (\asp_pd|last_correlation_value\(8) & (!\asp_pd|last_correlation_value\(9) $ (\asp_pd|current_correlation_value~16_combout\))) ) ) # ( 
-- !\asp_pd|current_correlation_value~17_combout\ & ( (!\asp_pd|last_correlation_value\(8) & (!\asp_pd|last_correlation_value\(9) $ (\asp_pd|current_correlation_value~16_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_last_correlation_value\(8),
	datac => \asp_pd|ALT_INV_last_correlation_value\(9),
	datad => \asp_pd|ALT_INV_current_correlation_value~16_combout\,
	dataf => \asp_pd|ALT_INV_current_correlation_value~17_combout\,
	combout => \asp_pd|LessThan4~4_combout\);

-- Location: LABCELL_X37_Y5_N54
\asp_pd|LessThan4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan4~2_combout\ = ( \tdma_min|interfaces:1:interface|recv.data\(6) & ( (\asp_pd|current_correlation_value~5_combout\ & ((!\tdma_min|interfaces:1:interface|recv.data\(7) & (!\asp_pd|last_correlation_value\(6) & 
-- !\asp_pd|last_correlation_value[7]~DUPLICATE_q\)) # (\tdma_min|interfaces:1:interface|recv.data\(7) & ((!\asp_pd|last_correlation_value\(6)) # (!\asp_pd|last_correlation_value[7]~DUPLICATE_q\))))) ) ) # ( !\tdma_min|interfaces:1:interface|recv.data\(6) & 
-- ( (\asp_pd|current_correlation_value~5_combout\ & (\tdma_min|interfaces:1:interface|recv.data\(7) & !\asp_pd|last_correlation_value[7]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000001010001000100000101000100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(7),
	datac => \asp_pd|ALT_INV_last_correlation_value\(6),
	datad => \asp_pd|ALT_INV_last_correlation_value[7]~DUPLICATE_q\,
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(6),
	combout => \asp_pd|LessThan4~2_combout\);

-- Location: FF_X35_Y6_N38
\tdma_min|interfaces:1:interface|recv.data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(0));

-- Location: LABCELL_X35_Y6_N9
\asp_pd|LessThan4~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan4~24_combout\ = ( \tdma_min|interfaces:1:interface|recv.data\(1) & ( \asp_pd|last_correlation_value\(2) & ( (\asp_pd|last_correlation_value\(1) & ((!\tdma_min|interfaces:1:interface|recv.data\(0)) # (\asp_pd|last_correlation_value\(0)))) ) 
-- ) ) # ( !\tdma_min|interfaces:1:interface|recv.data\(1) & ( \asp_pd|last_correlation_value\(2) & ( (!\tdma_min|interfaces:1:interface|recv.data\(0)) # (\asp_pd|last_correlation_value\(1)) ) ) ) # ( \tdma_min|interfaces:1:interface|recv.data\(1) & ( 
-- !\asp_pd|last_correlation_value\(2) & ( (!\tdma_min|interfaces:1:interface|recv.data\(2) & (\asp_pd|last_correlation_value\(1) & ((!\tdma_min|interfaces:1:interface|recv.data\(0)) # (\asp_pd|last_correlation_value\(0))))) ) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|recv.data\(1) & ( !\asp_pd|last_correlation_value\(2) & ( (!\tdma_min|interfaces:1:interface|recv.data\(2) & ((!\tdma_min|interfaces:1:interface|recv.data\(0)) # (\asp_pd|last_correlation_value\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000001100000011000000010011111111000011110000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(0),
	datab => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(2),
	datac => \asp_pd|ALT_INV_last_correlation_value\(1),
	datad => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(0),
	datae => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(1),
	dataf => \asp_pd|ALT_INV_last_correlation_value\(2),
	combout => \asp_pd|LessThan4~24_combout\);

-- Location: LABCELL_X35_Y6_N18
\asp_pd|LessThan4~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan4~23_combout\ = ( \tdma_min|interfaces:1:interface|recv.data\(3) & ( \asp_pd|last_correlation_value\(0) & ( (\asp_pd|last_correlation_value\(3) & ((!\tdma_min|interfaces:1:interface|recv.data\(2) & 
-- ((!\tdma_min|interfaces:1:interface|recv.data\(1)) # (\asp_pd|last_correlation_value\(2)))) # (\tdma_min|interfaces:1:interface|recv.data\(2) & (\asp_pd|last_correlation_value\(2) & !\tdma_min|interfaces:1:interface|recv.data\(1))))) ) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|recv.data\(3) & ( \asp_pd|last_correlation_value\(0) & ( ((!\tdma_min|interfaces:1:interface|recv.data\(2) & ((!\tdma_min|interfaces:1:interface|recv.data\(1)) # (\asp_pd|last_correlation_value\(2)))) # 
-- (\tdma_min|interfaces:1:interface|recv.data\(2) & (\asp_pd|last_correlation_value\(2) & !\tdma_min|interfaces:1:interface|recv.data\(1)))) # (\asp_pd|last_correlation_value\(3)) ) ) ) # ( \tdma_min|interfaces:1:interface|recv.data\(3) & ( 
-- !\asp_pd|last_correlation_value\(0) & ( (\asp_pd|last_correlation_value\(3) & (!\tdma_min|interfaces:1:interface|recv.data\(2) & \asp_pd|last_correlation_value\(2))) ) ) ) # ( !\tdma_min|interfaces:1:interface|recv.data\(3) & ( 
-- !\asp_pd|last_correlation_value\(0) & ( ((!\tdma_min|interfaces:1:interface|recv.data\(2) & \asp_pd|last_correlation_value\(2))) # (\asp_pd|last_correlation_value\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101011101000001000000010011011111010111010100010100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(3),
	datab => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(2),
	datac => \asp_pd|ALT_INV_last_correlation_value\(2),
	datad => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(1),
	datae => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(3),
	dataf => \asp_pd|ALT_INV_last_correlation_value\(0),
	combout => \asp_pd|LessThan4~23_combout\);

-- Location: LABCELL_X35_Y6_N42
\asp_pd|LessThan4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan4~0_combout\ = ( \asp_pd|LessThan4~23_combout\ & ( (\asp_pd|current_correlation_value~5_combout\ & (!\asp_pd|last_correlation_value\(3) & \tdma_min|interfaces:1:interface|recv.data\(3))) ) ) # ( !\asp_pd|LessThan4~23_combout\ & ( 
-- (\asp_pd|current_correlation_value~5_combout\ & ((!\asp_pd|LessThan4~24_combout\) # ((!\asp_pd|last_correlation_value\(3) & \tdma_min|interfaces:1:interface|recv.data\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001010100010001000101010000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	datab => \asp_pd|ALT_INV_LessThan4~24_combout\,
	datac => \asp_pd|ALT_INV_last_correlation_value\(3),
	datad => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(3),
	dataf => \asp_pd|ALT_INV_LessThan4~23_combout\,
	combout => \asp_pd|LessThan4~0_combout\);

-- Location: LABCELL_X36_Y6_N27
\asp_pd|LessThan4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan4~1_combout\ = ( \tdma_min|interfaces:1:interface|recv.data\(5) & ( (\asp_pd|current_correlation_value~5_combout\ & ((!\asp_pd|last_correlation_value\(5)) # ((!\asp_pd|last_correlation_value\(4) & 
-- \tdma_min|interfaces:1:interface|recv.data\(4))))) ) ) # ( !\tdma_min|interfaces:1:interface|recv.data\(5) & ( (!\asp_pd|last_correlation_value\(5) & (!\asp_pd|last_correlation_value\(4) & (\asp_pd|current_correlation_value~5_combout\ & 
-- \tdma_min|interfaces:1:interface|recv.data\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000001010000011100000101000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(5),
	datab => \asp_pd|ALT_INV_last_correlation_value\(4),
	datac => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	datad => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(4),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(5),
	combout => \asp_pd|LessThan4~1_combout\);

-- Location: LABCELL_X36_Y7_N39
\asp_pd|LessThan4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan4~3_combout\ = ( \asp_pd|LessThan4~1_combout\ & ( \asp_pd|LessThan1~6_combout\ & ( !\asp_pd|LessThan4~2_combout\ ) ) ) # ( !\asp_pd|LessThan4~1_combout\ & ( \asp_pd|LessThan1~6_combout\ & ( !\asp_pd|LessThan4~2_combout\ ) ) ) # ( 
-- !\asp_pd|LessThan4~1_combout\ & ( !\asp_pd|LessThan1~6_combout\ & ( (!\asp_pd|LessThan4~2_combout\ & ((!\asp_pd|LessThan4~0_combout\) # (\asp_pd|LessThan1~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000001010000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_LessThan4~2_combout\,
	datac => \asp_pd|ALT_INV_LessThan1~5_combout\,
	datad => \asp_pd|ALT_INV_LessThan4~0_combout\,
	datae => \asp_pd|ALT_INV_LessThan4~1_combout\,
	dataf => \asp_pd|ALT_INV_LessThan1~6_combout\,
	combout => \asp_pd|LessThan4~3_combout\);

-- Location: MLABCELL_X39_Y7_N12
\asp_pd|LessThan4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan4~5_combout\ = ( \asp_pd|current_correlation_value~17_combout\ & ( (!\asp_pd|last_correlation_value\(8) & ((!\asp_pd|last_correlation_value\(9)) # (\asp_pd|current_correlation_value~16_combout\))) # (\asp_pd|last_correlation_value\(8) & 
-- (!\asp_pd|last_correlation_value\(9) & \asp_pd|current_correlation_value~16_combout\)) ) ) # ( !\asp_pd|current_correlation_value~17_combout\ & ( (!\asp_pd|last_correlation_value\(9) & \asp_pd|current_correlation_value~16_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011000000111111001100000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_last_correlation_value\(8),
	datac => \asp_pd|ALT_INV_last_correlation_value\(9),
	datad => \asp_pd|ALT_INV_current_correlation_value~16_combout\,
	dataf => \asp_pd|ALT_INV_current_correlation_value~17_combout\,
	combout => \asp_pd|LessThan4~5_combout\);

-- Location: MLABCELL_X39_Y7_N48
\asp_pd|LessThan4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan4~6_combout\ = ( \asp_pd|last_correlation_value\(11) & ( (!\asp_pd|last_correlation_value[10]~DUPLICATE_q\ & (\asp_pd|current_correlation_value~19_combout\ & \asp_pd|current_correlation_value~18_combout\)) ) ) # ( 
-- !\asp_pd|last_correlation_value\(11) & ( ((!\asp_pd|last_correlation_value[10]~DUPLICATE_q\ & \asp_pd|current_correlation_value~19_combout\)) # (\asp_pd|current_correlation_value~18_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011111111000011001111111100000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_last_correlation_value[10]~DUPLICATE_q\,
	datac => \asp_pd|ALT_INV_current_correlation_value~19_combout\,
	datad => \asp_pd|ALT_INV_current_correlation_value~18_combout\,
	dataf => \asp_pd|ALT_INV_last_correlation_value\(11),
	combout => \asp_pd|LessThan4~6_combout\);

-- Location: LABCELL_X36_Y7_N48
\asp_pd|LessThan4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan4~7_combout\ = ( \asp_pd|LessThan4~5_combout\ & ( !\asp_pd|LessThan4~6_combout\ & ( \asp_pd|LessThan1~9_combout\ ) ) ) # ( !\asp_pd|LessThan4~5_combout\ & ( !\asp_pd|LessThan4~6_combout\ & ( (!\asp_pd|LessThan4~4_combout\) # 
-- ((\asp_pd|LessThan1~9_combout\) # (\asp_pd|LessThan4~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111110111111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_LessThan4~4_combout\,
	datab => \asp_pd|ALT_INV_LessThan4~3_combout\,
	datac => \asp_pd|ALT_INV_LessThan1~9_combout\,
	datae => \asp_pd|ALT_INV_LessThan4~5_combout\,
	dataf => \asp_pd|ALT_INV_LessThan4~6_combout\,
	combout => \asp_pd|LessThan4~7_combout\);

-- Location: LABCELL_X37_Y6_N24
\asp_pd|LessThan4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan4~9_combout\ = ( \asp_pd|last_correlation_value\(18) & ( \asp_pd|current_correlation_value~23_combout\ & ( (\asp_pd|current_correlation_value~21_combout\ & ((!\asp_pd|last_correlation_value[16]~DUPLICATE_q\ & 
-- ((!\asp_pd|last_correlation_value[17]~DUPLICATE_q\) # (\asp_pd|current_correlation_value~22_combout\))) # (\asp_pd|last_correlation_value[16]~DUPLICATE_q\ & (!\asp_pd|last_correlation_value[17]~DUPLICATE_q\ & 
-- \asp_pd|current_correlation_value~22_combout\)))) ) ) ) # ( !\asp_pd|last_correlation_value\(18) & ( \asp_pd|current_correlation_value~23_combout\ & ( ((!\asp_pd|last_correlation_value[16]~DUPLICATE_q\ & ((!\asp_pd|last_correlation_value[17]~DUPLICATE_q\) 
-- # (\asp_pd|current_correlation_value~22_combout\))) # (\asp_pd|last_correlation_value[16]~DUPLICATE_q\ & (!\asp_pd|last_correlation_value[17]~DUPLICATE_q\ & \asp_pd|current_correlation_value~22_combout\))) # (\asp_pd|current_correlation_value~21_combout\) 
-- ) ) ) # ( \asp_pd|last_correlation_value\(18) & ( !\asp_pd|current_correlation_value~23_combout\ & ( (\asp_pd|current_correlation_value~21_combout\ & (!\asp_pd|last_correlation_value[17]~DUPLICATE_q\ & \asp_pd|current_correlation_value~22_combout\)) ) ) ) 
-- # ( !\asp_pd|last_correlation_value\(18) & ( !\asp_pd|current_correlation_value~23_combout\ & ( ((!\asp_pd|last_correlation_value[17]~DUPLICATE_q\ & \asp_pd|current_correlation_value~22_combout\)) # (\asp_pd|current_correlation_value~21_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111110101000000000101000011010101111111010100000001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_current_correlation_value~21_combout\,
	datab => \asp_pd|ALT_INV_last_correlation_value[16]~DUPLICATE_q\,
	datac => \asp_pd|ALT_INV_last_correlation_value[17]~DUPLICATE_q\,
	datad => \asp_pd|ALT_INV_current_correlation_value~22_combout\,
	datae => \asp_pd|ALT_INV_last_correlation_value\(18),
	dataf => \asp_pd|ALT_INV_current_correlation_value~23_combout\,
	combout => \asp_pd|LessThan4~9_combout\);

-- Location: LABCELL_X37_Y6_N0
\asp_pd|LessThan4~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan4~10_combout\ = ( !\asp_pd|LessThan4~9_combout\ & ( (!\asp_pd|LessThan1~14_combout\) # ((!\asp_pd|current_correlation_value~20_combout\) # (\asp_pd|last_correlation_value\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111111011111110111111101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_LessThan1~14_combout\,
	datab => \asp_pd|ALT_INV_last_correlation_value\(15),
	datac => \asp_pd|ALT_INV_current_correlation_value~20_combout\,
	dataf => \asp_pd|ALT_INV_LessThan4~9_combout\,
	combout => \asp_pd|LessThan4~10_combout\);

-- Location: LABCELL_X36_Y7_N30
\asp_pd|LessThan4~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan4~11_combout\ = ( \asp_pd|LessThan1~15_combout\ & ( \asp_pd|LessThan1~1_combout\ & ( ((!\asp_pd|LessThan4~10_combout\) # ((\asp_pd|LessThan1~2_combout\ & !\asp_pd|LessThan4~7_combout\))) # (\asp_pd|LessThan4~8_combout\) ) ) ) # ( 
-- !\asp_pd|LessThan1~15_combout\ & ( \asp_pd|LessThan1~1_combout\ & ( !\asp_pd|LessThan4~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_LessThan4~8_combout\,
	datab => \asp_pd|ALT_INV_LessThan1~2_combout\,
	datac => \asp_pd|ALT_INV_LessThan4~7_combout\,
	datad => \asp_pd|ALT_INV_LessThan4~10_combout\,
	datae => \asp_pd|ALT_INV_LessThan1~15_combout\,
	dataf => \asp_pd|ALT_INV_LessThan1~1_combout\,
	combout => \asp_pd|LessThan4~11_combout\);

-- Location: LABCELL_X36_Y7_N12
\asp_pd|LessThan4~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan4~16_combout\ = ( \asp_pd|LessThan1~23_combout\ & ( \asp_pd|LessThan4~11_combout\ & ( (!\asp_pd|LessThan4~15_combout\ & (\asp_pd|LessThan4~14_combout\ & !\asp_pd|LessThan1~21_combout\)) ) ) ) # ( !\asp_pd|LessThan1~23_combout\ & ( 
-- \asp_pd|LessThan4~11_combout\ & ( !\asp_pd|LessThan4~15_combout\ ) ) ) # ( \asp_pd|LessThan1~23_combout\ & ( !\asp_pd|LessThan4~11_combout\ & ( (!\asp_pd|LessThan4~15_combout\ & (\asp_pd|LessThan4~14_combout\ & ((!\asp_pd|LessThan4~12_combout\) # 
-- (!\asp_pd|LessThan1~21_combout\)))) ) ) ) # ( !\asp_pd|LessThan1~23_combout\ & ( !\asp_pd|LessThan4~11_combout\ & ( !\asp_pd|LessThan4~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000011000000100011001100110011000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_LessThan4~12_combout\,
	datab => \asp_pd|ALT_INV_LessThan4~15_combout\,
	datac => \asp_pd|ALT_INV_LessThan4~14_combout\,
	datad => \asp_pd|ALT_INV_LessThan1~21_combout\,
	datae => \asp_pd|ALT_INV_LessThan1~23_combout\,
	dataf => \asp_pd|ALT_INV_LessThan4~11_combout\,
	combout => \asp_pd|LessThan4~16_combout\);

-- Location: LABCELL_X42_Y5_N12
\asp_pd|LessThan4~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan4~20_combout\ = ( \asp_pd|LessThan1~0_combout\ & ( \asp_pd|LessThan4~16_combout\ & ( ((\asp_pd|LessThan1~30_combout\ & !\asp_pd|LessThan4~18_combout\)) # (\asp_pd|LessThan4~19_combout\) ) ) ) # ( \asp_pd|LessThan1~0_combout\ & ( 
-- !\asp_pd|LessThan4~16_combout\ & ( ((\asp_pd|LessThan1~30_combout\ & ((!\asp_pd|LessThan4~18_combout\) # (\asp_pd|LessThan1~28_combout\)))) # (\asp_pd|LessThan4~19_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110001111100000000000000000011111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_LessThan1~28_combout\,
	datab => \asp_pd|ALT_INV_LessThan1~30_combout\,
	datac => \asp_pd|ALT_INV_LessThan4~19_combout\,
	datad => \asp_pd|ALT_INV_LessThan4~18_combout\,
	datae => \asp_pd|ALT_INV_LessThan1~0_combout\,
	dataf => \asp_pd|ALT_INV_LessThan4~16_combout\,
	combout => \asp_pd|LessThan4~20_combout\);

-- Location: LABCELL_X35_Y5_N51
\asp_pd|LessThan4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan4~21_combout\ = ( \asp_pd|current_correlation_value~2_combout\ & ( \asp_pd|current_correlation_value~1_combout\ & ( (!\asp_pd|last_correlation_value\(37)) # (!\asp_pd|last_correlation_value\(36)) ) ) ) # ( 
-- !\asp_pd|current_correlation_value~2_combout\ & ( \asp_pd|current_correlation_value~1_combout\ & ( !\asp_pd|last_correlation_value\(37) ) ) ) # ( \asp_pd|current_correlation_value~2_combout\ & ( !\asp_pd|current_correlation_value~1_combout\ & ( 
-- (!\asp_pd|last_correlation_value\(37) & !\asp_pd|last_correlation_value\(36)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001100000011001100110011001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_last_correlation_value\(37),
	datac => \asp_pd|ALT_INV_last_correlation_value\(36),
	datae => \asp_pd|ALT_INV_current_correlation_value~2_combout\,
	dataf => \asp_pd|ALT_INV_current_correlation_value~1_combout\,
	combout => \asp_pd|LessThan4~21_combout\);

-- Location: LABCELL_X42_Y5_N9
\asp_pd|LessThan4~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan4~22_combout\ = ( \asp_pd|current_correlation_value~39_combout\ & ( (!\asp_pd|last_correlation_value[39]~DUPLICATE_q\ & (!\asp_pd|last_correlation_value\(38) & !\asp_pd|current_correlation_value~38_combout\)) # 
-- (\asp_pd|last_correlation_value[39]~DUPLICATE_q\ & ((!\asp_pd|last_correlation_value\(38)) # (!\asp_pd|current_correlation_value~38_combout\))) ) ) # ( !\asp_pd|current_correlation_value~39_combout\ & ( (\asp_pd|last_correlation_value[39]~DUPLICATE_q\ & 
-- !\asp_pd|current_correlation_value~38_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000011110101010100001111010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value[39]~DUPLICATE_q\,
	datac => \asp_pd|ALT_INV_last_correlation_value\(38),
	datad => \asp_pd|ALT_INV_current_correlation_value~38_combout\,
	dataf => \asp_pd|ALT_INV_current_correlation_value~39_combout\,
	combout => \asp_pd|LessThan4~22_combout\);

-- Location: LABCELL_X42_Y5_N0
\asp_pd|curr_slope_pos~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|curr_slope_pos~0_combout\ = ( \asp_pd|last_slope_pos~q\ & ( \asp_pd|LessThan1~35_combout\ & ( \asp_pd|LessThan1~38_combout\ ) ) ) # ( !\asp_pd|last_slope_pos~q\ & ( \asp_pd|LessThan1~35_combout\ & ( ((\asp_pd|LessThan4~22_combout\) # 
-- (\asp_pd|LessThan4~21_combout\)) # (\asp_pd|LessThan4~20_combout\) ) ) ) # ( \asp_pd|last_slope_pos~q\ & ( !\asp_pd|LessThan1~35_combout\ & ( \asp_pd|LessThan1~38_combout\ ) ) ) # ( !\asp_pd|last_slope_pos~q\ & ( !\asp_pd|LessThan1~35_combout\ & ( 
-- \asp_pd|LessThan4~22_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_LessThan1~38_combout\,
	datab => \asp_pd|ALT_INV_LessThan4~20_combout\,
	datac => \asp_pd|ALT_INV_LessThan4~21_combout\,
	datad => \asp_pd|ALT_INV_LessThan4~22_combout\,
	datae => \asp_pd|ALT_INV_last_slope_pos~q\,
	dataf => \asp_pd|ALT_INV_LessThan1~35_combout\,
	combout => \asp_pd|curr_slope_pos~0_combout\);

-- Location: FF_X42_Y5_N2
\asp_pd|last_slope_pos\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|curr_slope_pos~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_slope_pos~q\);

-- Location: LABCELL_X42_Y5_N42
\asp_pd|correlation_max[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|correlation_max[0]~0_combout\ = ( \asp_pd|LessThan1~36_combout\ & ( \asp_pd|LessThan1~34_combout\ & ( (\asp_pd|last_slope_pos~q\ & ((\asp_pd|LessThan1~35_combout\) # (\asp_pd|LessThan1~37_combout\))) ) ) ) # ( !\asp_pd|LessThan1~36_combout\ & ( 
-- \asp_pd|LessThan1~34_combout\ & ( (\asp_pd|last_slope_pos~q\ & \asp_pd|LessThan1~37_combout\) ) ) ) # ( \asp_pd|LessThan1~36_combout\ & ( !\asp_pd|LessThan1~34_combout\ & ( (\asp_pd|last_slope_pos~q\ & ((\asp_pd|LessThan1~35_combout\) # 
-- (\asp_pd|LessThan1~37_combout\))) ) ) ) # ( !\asp_pd|LessThan1~36_combout\ & ( !\asp_pd|LessThan1~34_combout\ & ( (\asp_pd|last_slope_pos~q\ & (((\asp_pd|LessThan1~35_combout\ & \asp_pd|LessThan1~0_combout\)) # (\asp_pd|LessThan1~37_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010101000101010001010100010001000100010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_slope_pos~q\,
	datab => \asp_pd|ALT_INV_LessThan1~37_combout\,
	datac => \asp_pd|ALT_INV_LessThan1~35_combout\,
	datad => \asp_pd|ALT_INV_LessThan1~0_combout\,
	datae => \asp_pd|ALT_INV_LessThan1~36_combout\,
	dataf => \asp_pd|ALT_INV_LessThan1~34_combout\,
	combout => \asp_pd|correlation_max[0]~0_combout\);

-- Location: LABCELL_X40_Y4_N36
\asp_pd|correlation_max[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|correlation_max[0]~1_combout\ = ( \asp_pd|LessThan2~8_combout\ & ( \asp_pd|LessThan2~1_combout\ & ( (\asp_pd|correlation_max[0]~0_combout\ & (((\asp_pd|LessThan2~6_combout\) # (\asp_pd|Equal2~10_combout\)) # (\asp_pd|Add1~1_sumout\))) ) ) ) # ( 
-- !\asp_pd|LessThan2~8_combout\ & ( \asp_pd|LessThan2~1_combout\ & ( (\asp_pd|correlation_max[0]~0_combout\ & ((\asp_pd|Equal2~10_combout\) # (\asp_pd|Add1~1_sumout\))) ) ) ) # ( \asp_pd|LessThan2~8_combout\ & ( !\asp_pd|LessThan2~1_combout\ & ( 
-- (\asp_pd|correlation_max[0]~0_combout\ & ((\asp_pd|Equal2~10_combout\) # (\asp_pd|Add1~1_sumout\))) ) ) ) # ( !\asp_pd|LessThan2~8_combout\ & ( !\asp_pd|LessThan2~1_combout\ & ( (\asp_pd|correlation_max[0]~0_combout\ & ((\asp_pd|Equal2~10_combout\) # 
-- (\asp_pd|Add1~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_max[0]~0_combout\,
	datab => \asp_pd|ALT_INV_Add1~1_sumout\,
	datac => \asp_pd|ALT_INV_Equal2~10_combout\,
	datad => \asp_pd|ALT_INV_LessThan2~6_combout\,
	datae => \asp_pd|ALT_INV_LessThan2~8_combout\,
	dataf => \asp_pd|ALT_INV_LessThan2~1_combout\,
	combout => \asp_pd|correlation_max[0]~1_combout\);

-- Location: FF_X40_Y5_N58
\asp_pd|correlation_max[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(35),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(35));

-- Location: FF_X40_Y7_N43
\asp_pd|correlation_min[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(35),
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(35));

-- Location: FF_X37_Y8_N59
\asp_pd|correlation_min[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(15),
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(15));

-- Location: LABCELL_X43_Y5_N48
\asp_pd|sendSignal~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|sendSignal~21_combout\ = ( \asp_pd|correlation_min\(15) & ( \asp_pd|Equal4~0_combout\ & ( (\asp_pd|correlation_min\(35)) # (\asp_pd|peak_half~q\) ) ) ) # ( !\asp_pd|correlation_min\(15) & ( \asp_pd|Equal4~0_combout\ & ( (!\asp_pd|peak_half~q\ & 
-- \asp_pd|correlation_min\(35)) ) ) ) # ( \asp_pd|correlation_min\(15) & ( !\asp_pd|Equal4~0_combout\ & ( (!\asp_pd|peak_half~q\ & (\asp_pd|correlation_max\(35))) # (\asp_pd|peak_half~q\ & ((\asp_pd|correlation_max\(15)))) ) ) ) # ( 
-- !\asp_pd|correlation_min\(15) & ( !\asp_pd|Equal4~0_combout\ & ( (!\asp_pd|peak_half~q\ & (\asp_pd|correlation_max\(35))) # (\asp_pd|peak_half~q\ & ((\asp_pd|correlation_max\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_max\(35),
	datab => \asp_pd|ALT_INV_peak_half~q\,
	datac => \asp_pd|ALT_INV_correlation_max\(15),
	datad => \asp_pd|ALT_INV_correlation_min\(35),
	datae => \asp_pd|ALT_INV_correlation_min\(15),
	dataf => \asp_pd|ALT_INV_Equal4~0_combout\,
	combout => \asp_pd|sendSignal~21_combout\);

-- Location: FF_X39_Y3_N50
\asp_pd|counter_prev[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|counter\(15),
	sclr => \asp_pd|correlation_count_read~1_combout\,
	sload => VCC,
	ena => \asp_pd|counter_prev[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter_prev\(15));

-- Location: FF_X43_Y5_N49
\asp_pd|sendSignal.data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|sendSignal~21_combout\,
	asdata => \asp_pd|counter_prev\(15),
	sclr => \asp_pd|ALT_INV_sendSignal.data[15]~0_combout\,
	sload => \asp_pd|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|sendSignal.data\(15));

-- Location: LABCELL_X33_Y6_N33
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[14]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[14]~11_combout\ = ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & ( (!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[14]~11_combout\);

-- Location: LABCELL_X27_Y5_N48
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[14]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[14]~11_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) & ( (!\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & 
-- ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14)) # (\tdma_min|slots|count\(2)))) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) & ( 
-- (!\tdma_min|slots|count\(2) & (!\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100001001100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[14]~11_combout\);

-- Location: MLABCELL_X34_Y6_N0
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[14]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[14]~10_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[14]~11_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[14]~11_combout\ & ( 
-- (!\tdma_min|slots|count[1]~DUPLICATE_q\) # ((!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[14]~10_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[14]~10_combout\)))) ) ) 
-- ) # ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[14]~11_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[14]~11_combout\ & ( (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[14]~10_combout\ & 
-- ((\tdma_min|slots|count[1]~DUPLICATE_q\)))) # (\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\) # (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[14]~10_combout\)))) ) ) ) # ( 
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[14]~11_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[14]~11_combout\ & ( (!\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\)) # 
-- (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[14]~10_combout\))) # (\tdma_min|slots|count\(0) & (((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[14]~10_combout\ & \tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[14]~11_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[14]~11_combout\ & ( (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[14]~10_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[14]~10_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[14]~10_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[14]~10_combout\,
	datad => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datae => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[14]~11_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[14]~11_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[14]~10_combout\);

-- Location: FF_X34_Y6_N1
\tdma_min|interfaces:1:interface|recv.data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(14));

-- Location: LABCELL_X40_Y7_N57
\asp_pd|current_correlation_value~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~7_combout\ = ( \asp_pd|current_correlation_value~5_combout\ & ( \tdma_min|interfaces:1:interface|recv.data\(14) ) ) # ( !\asp_pd|current_correlation_value~5_combout\ & ( \asp_pd|last_correlation_value[14]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(14),
	datac => \asp_pd|ALT_INV_last_correlation_value[14]~DUPLICATE_q\,
	dataf => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	combout => \asp_pd|current_correlation_value~7_combout\);

-- Location: FF_X40_Y6_N28
\asp_pd|last_correlation_value[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(14));

-- Location: FF_X40_Y6_N11
\asp_pd|correlation_max[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(14),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(14));

-- Location: MLABCELL_X39_Y4_N36
\asp_pd|correlation_min[34]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|correlation_min[34]~feeder_combout\ = ( \asp_pd|last_correlation_value\(34) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_pd|ALT_INV_last_correlation_value\(34),
	combout => \asp_pd|correlation_min[34]~feeder_combout\);

-- Location: FF_X39_Y4_N38
\asp_pd|correlation_min[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|correlation_min[34]~feeder_combout\,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(34));

-- Location: FF_X37_Y8_N11
\asp_pd|correlation_min[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value[14]~DUPLICATE_q\,
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(14));

-- Location: MLABCELL_X39_Y4_N12
\asp_pd|sendSignal~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|sendSignal~8_combout\ = ( \asp_pd|peak_half~q\ & ( \asp_pd|correlation_max\(34) & ( (!\asp_pd|Equal4~0_combout\ & (\asp_pd|correlation_max\(14))) # (\asp_pd|Equal4~0_combout\ & ((\asp_pd|correlation_min\(14)))) ) ) ) # ( !\asp_pd|peak_half~q\ & ( 
-- \asp_pd|correlation_max\(34) & ( (!\asp_pd|Equal4~0_combout\) # (\asp_pd|correlation_min\(34)) ) ) ) # ( \asp_pd|peak_half~q\ & ( !\asp_pd|correlation_max\(34) & ( (!\asp_pd|Equal4~0_combout\ & (\asp_pd|correlation_max\(14))) # (\asp_pd|Equal4~0_combout\ 
-- & ((\asp_pd|correlation_min\(14)))) ) ) ) # ( !\asp_pd|peak_half~q\ & ( !\asp_pd|correlation_max\(34) & ( (\asp_pd|Equal4~0_combout\ & \asp_pd|correlation_min\(34)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001000100111011110101111101011110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Equal4~0_combout\,
	datab => \asp_pd|ALT_INV_correlation_max\(14),
	datac => \asp_pd|ALT_INV_correlation_min\(34),
	datad => \asp_pd|ALT_INV_correlation_min\(14),
	datae => \asp_pd|ALT_INV_peak_half~q\,
	dataf => \asp_pd|ALT_INV_correlation_max\(34),
	combout => \asp_pd|sendSignal~8_combout\);

-- Location: FF_X39_Y3_N31
\asp_pd|counter_prev[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|counter\(14),
	sclr => \asp_pd|correlation_count_read~1_combout\,
	sload => VCC,
	ena => \asp_pd|counter_prev[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter_prev\(14));

-- Location: FF_X39_Y4_N13
\asp_pd|sendSignal.data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|sendSignal~8_combout\,
	asdata => \asp_pd|counter_prev\(14),
	sclr => \asp_pd|ALT_INV_sendSignal.data[15]~0_combout\,
	sload => \asp_pd|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|sendSignal.data\(14));

-- Location: LABCELL_X33_Y6_N0
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[13]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[13]~12_combout\ = ( \tdma_min|slots|count\(2) & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & ( 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) ) ) ) # ( !\tdma_min|slots|count\(2) & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[13]~12_combout\);

-- Location: LABCELL_X29_Y5_N51
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[13]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[13]~12_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( 
-- (\tdma_min|slots|count\(2)) # (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13)) ) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) & !\tdma_min|slots|count\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	datac => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[13]~12_combout\);

-- Location: MLABCELL_X34_Y6_N30
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[13]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[13]~11_combout\ = ( \tdma_min|interfaces:3:interface|ack~combout\ & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[13]~11_combout\);

-- Location: MLABCELL_X34_Y6_N18
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[13]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[13]~11_combout\ = ( \tdma_min|slots|count\(0) & ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[13]~11_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[13]~12_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[13]~11_combout\)) ) ) ) # ( !\tdma_min|slots|count\(0) & ( 
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[13]~11_combout\ & ( (\tdma_min|fabric|staging:2:stage|switches:1:switch|x[13]~12_combout\) # (\tdma_min|slots|count[1]~DUPLICATE_q\) ) ) ) # ( \tdma_min|slots|count\(0) & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[13]~11_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[13]~12_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[13]~11_combout\)) ) ) ) # ( !\tdma_min|slots|count\(0) & ( !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[13]~11_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[13]~12_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000001011010111101110111011101110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datab => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[13]~12_combout\,
	datac => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[13]~11_combout\,
	datad => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[13]~12_combout\,
	datae => \tdma_min|slots|ALT_INV_count\(0),
	dataf => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[13]~11_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[13]~11_combout\);

-- Location: FF_X34_Y6_N19
\tdma_min|interfaces:1:interface|recv.data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[13]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(13));

-- Location: LABCELL_X40_Y7_N6
\asp_pd|current_correlation_value~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~8_combout\ = ( \asp_pd|current_correlation_value~5_combout\ & ( \tdma_min|interfaces:1:interface|recv.data\(13) ) ) # ( !\asp_pd|current_correlation_value~5_combout\ & ( \asp_pd|last_correlation_value\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(13),
	datad => \asp_pd|ALT_INV_last_correlation_value\(13),
	dataf => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	combout => \asp_pd|current_correlation_value~8_combout\);

-- Location: FF_X40_Y7_N8
\asp_pd|last_correlation_value[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|current_correlation_value~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(13));

-- Location: FF_X39_Y4_N2
\asp_pd|correlation_max[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(13),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(13));

-- Location: FF_X39_Y4_N47
\asp_pd|correlation_min[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(33),
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(33));

-- Location: FF_X39_Y4_N44
\asp_pd|correlation_min[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(13),
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(13));

-- Location: MLABCELL_X39_Y4_N30
\asp_pd|sendSignal~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|sendSignal~9_combout\ = ( \asp_pd|correlation_max\(33) & ( \asp_pd|correlation_min\(13) & ( (!\asp_pd|Equal4~0_combout\ & ((!\asp_pd|peak_half~q\) # ((\asp_pd|correlation_max\(13))))) # (\asp_pd|Equal4~0_combout\ & 
-- (((\asp_pd|correlation_min\(33))) # (\asp_pd|peak_half~q\))) ) ) ) # ( !\asp_pd|correlation_max\(33) & ( \asp_pd|correlation_min\(13) & ( (!\asp_pd|Equal4~0_combout\ & (\asp_pd|peak_half~q\ & (\asp_pd|correlation_max\(13)))) # (\asp_pd|Equal4~0_combout\ & 
-- (((\asp_pd|correlation_min\(33))) # (\asp_pd|peak_half~q\))) ) ) ) # ( \asp_pd|correlation_max\(33) & ( !\asp_pd|correlation_min\(13) & ( (!\asp_pd|Equal4~0_combout\ & ((!\asp_pd|peak_half~q\) # ((\asp_pd|correlation_max\(13))))) # 
-- (\asp_pd|Equal4~0_combout\ & (!\asp_pd|peak_half~q\ & ((\asp_pd|correlation_min\(33))))) ) ) ) # ( !\asp_pd|correlation_max\(33) & ( !\asp_pd|correlation_min\(13) & ( (!\asp_pd|Equal4~0_combout\ & (\asp_pd|peak_half~q\ & (\asp_pd|correlation_max\(13)))) # 
-- (\asp_pd|Equal4~0_combout\ & (!\asp_pd|peak_half~q\ & ((\asp_pd|correlation_min\(33))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Equal4~0_combout\,
	datab => \asp_pd|ALT_INV_peak_half~q\,
	datac => \asp_pd|ALT_INV_correlation_max\(13),
	datad => \asp_pd|ALT_INV_correlation_min\(33),
	datae => \asp_pd|ALT_INV_correlation_max\(33),
	dataf => \asp_pd|ALT_INV_correlation_min\(13),
	combout => \asp_pd|sendSignal~9_combout\);

-- Location: MLABCELL_X39_Y3_N3
\asp_pd|counter_prev[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|counter_prev[13]~feeder_combout\ = ( \asp_pd|counter\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_pd|ALT_INV_counter\(13),
	combout => \asp_pd|counter_prev[13]~feeder_combout\);

-- Location: FF_X39_Y3_N4
\asp_pd|counter_prev[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|counter_prev[13]~feeder_combout\,
	sclr => \asp_pd|correlation_count_read~1_combout\,
	ena => \asp_pd|counter_prev[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter_prev\(13));

-- Location: FF_X39_Y4_N32
\asp_pd|sendSignal.data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|sendSignal~9_combout\,
	asdata => \asp_pd|counter_prev\(13),
	sclr => \asp_pd|ALT_INV_sendSignal.data[15]~0_combout\,
	sload => \asp_pd|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|sendSignal.data\(13));

-- Location: LABCELL_X31_Y6_N36
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[17]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[17]~7_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) & ( (!\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & 
-- ((!\tdma_min|slots|count\(2)) # (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17)))) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) & ( 
-- (!\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) & \tdma_min|slots|count\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010101000101010001000000010000000101010001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	datac => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[17]~7_combout\);

-- Location: LABCELL_X31_Y4_N33
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[17]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[17]~6_combout\ = ( \tdma_min|slots|count\(0) & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[17]~7_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[17]~7_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[17]~6_combout\))) ) ) ) # ( !\tdma_min|slots|count\(0) & ( 
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[17]~7_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\) # (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[17]~6_combout\) ) ) ) # ( \tdma_min|slots|count\(0) & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[17]~7_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[17]~7_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[17]~6_combout\))) ) ) ) # ( !\tdma_min|slots|count\(0) & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[17]~7_combout\ & ( (\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[17]~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001000100111011110101111101011110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datab => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[17]~7_combout\,
	datac => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[17]~6_combout\,
	datad => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[17]~6_combout\,
	datae => \tdma_min|slots|ALT_INV_count\(0),
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[17]~7_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[17]~6_combout\);

-- Location: FF_X31_Y4_N34
\tdma_min|interfaces:1:interface|recv.data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[17]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(17));

-- Location: LABCELL_X36_Y6_N3
\asp_pd|current_correlation_value~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~22_combout\ = ( \asp_pd|last_correlation_value[17]~DUPLICATE_q\ & ( (!\asp_pd|current_correlation_value~5_combout\) # (\tdma_min|interfaces:1:interface|recv.data\(17)) ) ) # ( 
-- !\asp_pd|last_correlation_value[17]~DUPLICATE_q\ & ( (\tdma_min|interfaces:1:interface|recv.data\(17) & \asp_pd|current_correlation_value~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(17),
	datad => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	dataf => \asp_pd|ALT_INV_last_correlation_value[17]~DUPLICATE_q\,
	combout => \asp_pd|current_correlation_value~22_combout\);

-- Location: FF_X36_Y6_N23
\asp_pd|last_correlation_value[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~22_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(17));

-- Location: FF_X39_Y7_N25
\asp_pd|correlation_min[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value[10]~DUPLICATE_q\,
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(10));

-- Location: FF_X39_Y7_N46
\asp_pd|last_correlation_value[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(10));

-- Location: FF_X39_Y8_N34
\asp_pd|correlation_min[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(9),
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(9));

-- Location: LABCELL_X40_Y8_N54
\asp_pd|correlation_min[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|correlation_min[8]~feeder_combout\ = ( \asp_pd|last_correlation_value\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_pd|ALT_INV_last_correlation_value\(8),
	combout => \asp_pd|correlation_min[8]~feeder_combout\);

-- Location: FF_X40_Y8_N55
\asp_pd|correlation_min[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|correlation_min[8]~feeder_combout\,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(8));

-- Location: MLABCELL_X39_Y8_N48
\asp_pd|correlation_min[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|correlation_min[7]~feeder_combout\ = ( \asp_pd|last_correlation_value\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_pd|ALT_INV_last_correlation_value\(7),
	combout => \asp_pd|correlation_min[7]~feeder_combout\);

-- Location: FF_X39_Y8_N50
\asp_pd|correlation_min[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|correlation_min[7]~feeder_combout\,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(7));

-- Location: FF_X39_Y8_N32
\asp_pd|correlation_min[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(6),
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(6));

-- Location: FF_X39_Y8_N28
\asp_pd|correlation_min[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(5),
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(5));

-- Location: FF_X37_Y8_N23
\asp_pd|correlation_min[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(4),
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(4));

-- Location: LABCELL_X40_Y8_N0
\asp_pd|correlation_min[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|correlation_min[3]~feeder_combout\ = ( \asp_pd|last_correlation_value\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_pd|ALT_INV_last_correlation_value\(3),
	combout => \asp_pd|correlation_min[3]~feeder_combout\);

-- Location: FF_X40_Y8_N1
\asp_pd|correlation_min[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|correlation_min[3]~feeder_combout\,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(3));

-- Location: FF_X39_Y8_N43
\asp_pd|correlation_min[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(2),
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(2));

-- Location: FF_X39_Y7_N37
\asp_pd|correlation_min[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(1),
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(1));

-- Location: LABCELL_X37_Y8_N0
\asp_pd|Add3~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~158_cout\ = CARRY(( !\asp_pd|correlation_min\(0) $ (!\asp_pd|last_correlation_value\(0)) ) + ( !VCC ) + ( !VCC ))
-- \asp_pd|Add3~159\ = SHARE((!\asp_pd|last_correlation_value\(0)) # (\asp_pd|correlation_min\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_correlation_min\(0),
	datad => \asp_pd|ALT_INV_last_correlation_value\(0),
	cin => GND,
	sharein => GND,
	cout => \asp_pd|Add3~158_cout\,
	shareout => \asp_pd|Add3~159\);

-- Location: LABCELL_X37_Y8_N3
\asp_pd|Add3~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~154_cout\ = CARRY(( !\asp_pd|last_correlation_value\(1) $ (\asp_pd|correlation_min\(1)) ) + ( \asp_pd|Add3~159\ ) + ( \asp_pd|Add3~158_cout\ ))
-- \asp_pd|Add3~155\ = SHARE((!\asp_pd|last_correlation_value\(1) & \asp_pd|correlation_min\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value\(1),
	datad => \asp_pd|ALT_INV_correlation_min\(1),
	cin => \asp_pd|Add3~158_cout\,
	sharein => \asp_pd|Add3~159\,
	cout => \asp_pd|Add3~154_cout\,
	shareout => \asp_pd|Add3~155\);

-- Location: LABCELL_X37_Y8_N6
\asp_pd|Add3~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~150_cout\ = CARRY(( !\asp_pd|last_correlation_value\(2) $ (\asp_pd|correlation_min\(2)) ) + ( \asp_pd|Add3~155\ ) + ( \asp_pd|Add3~154_cout\ ))
-- \asp_pd|Add3~151\ = SHARE((!\asp_pd|last_correlation_value\(2) & \asp_pd|correlation_min\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value\(2),
	datad => \asp_pd|ALT_INV_correlation_min\(2),
	cin => \asp_pd|Add3~154_cout\,
	sharein => \asp_pd|Add3~155\,
	cout => \asp_pd|Add3~150_cout\,
	shareout => \asp_pd|Add3~151\);

-- Location: LABCELL_X37_Y8_N9
\asp_pd|Add3~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~53_sumout\ = SUM(( !\asp_pd|correlation_min\(3) $ (\asp_pd|last_correlation_value\(3)) ) + ( \asp_pd|Add3~151\ ) + ( \asp_pd|Add3~150_cout\ ))
-- \asp_pd|Add3~54\ = CARRY(( !\asp_pd|correlation_min\(3) $ (\asp_pd|last_correlation_value\(3)) ) + ( \asp_pd|Add3~151\ ) + ( \asp_pd|Add3~150_cout\ ))
-- \asp_pd|Add3~55\ = SHARE((\asp_pd|correlation_min\(3) & !\asp_pd|last_correlation_value\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_min\(3),
	datac => \asp_pd|ALT_INV_last_correlation_value\(3),
	cin => \asp_pd|Add3~150_cout\,
	sharein => \asp_pd|Add3~151\,
	sumout => \asp_pd|Add3~53_sumout\,
	cout => \asp_pd|Add3~54\,
	shareout => \asp_pd|Add3~55\);

-- Location: LABCELL_X37_Y8_N12
\asp_pd|Add3~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~57_sumout\ = SUM(( !\asp_pd|last_correlation_value\(4) $ (\asp_pd|correlation_min\(4)) ) + ( \asp_pd|Add3~55\ ) + ( \asp_pd|Add3~54\ ))
-- \asp_pd|Add3~58\ = CARRY(( !\asp_pd|last_correlation_value\(4) $ (\asp_pd|correlation_min\(4)) ) + ( \asp_pd|Add3~55\ ) + ( \asp_pd|Add3~54\ ))
-- \asp_pd|Add3~59\ = SHARE((!\asp_pd|last_correlation_value\(4) & \asp_pd|correlation_min\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value\(4),
	datad => \asp_pd|ALT_INV_correlation_min\(4),
	cin => \asp_pd|Add3~54\,
	sharein => \asp_pd|Add3~55\,
	sumout => \asp_pd|Add3~57_sumout\,
	cout => \asp_pd|Add3~58\,
	shareout => \asp_pd|Add3~59\);

-- Location: LABCELL_X37_Y8_N15
\asp_pd|Add3~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~61_sumout\ = SUM(( !\asp_pd|correlation_min\(5) $ (\asp_pd|last_correlation_value\(5)) ) + ( \asp_pd|Add3~59\ ) + ( \asp_pd|Add3~58\ ))
-- \asp_pd|Add3~62\ = CARRY(( !\asp_pd|correlation_min\(5) $ (\asp_pd|last_correlation_value\(5)) ) + ( \asp_pd|Add3~59\ ) + ( \asp_pd|Add3~58\ ))
-- \asp_pd|Add3~63\ = SHARE((\asp_pd|correlation_min\(5) & !\asp_pd|last_correlation_value\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_correlation_min\(5),
	datad => \asp_pd|ALT_INV_last_correlation_value\(5),
	cin => \asp_pd|Add3~58\,
	sharein => \asp_pd|Add3~59\,
	sumout => \asp_pd|Add3~61_sumout\,
	cout => \asp_pd|Add3~62\,
	shareout => \asp_pd|Add3~63\);

-- Location: LABCELL_X37_Y8_N18
\asp_pd|Add3~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~65_sumout\ = SUM(( !\asp_pd|last_correlation_value\(6) $ (\asp_pd|correlation_min\(6)) ) + ( \asp_pd|Add3~63\ ) + ( \asp_pd|Add3~62\ ))
-- \asp_pd|Add3~66\ = CARRY(( !\asp_pd|last_correlation_value\(6) $ (\asp_pd|correlation_min\(6)) ) + ( \asp_pd|Add3~63\ ) + ( \asp_pd|Add3~62\ ))
-- \asp_pd|Add3~67\ = SHARE((!\asp_pd|last_correlation_value\(6) & \asp_pd|correlation_min\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value\(6),
	datad => \asp_pd|ALT_INV_correlation_min\(6),
	cin => \asp_pd|Add3~62\,
	sharein => \asp_pd|Add3~63\,
	sumout => \asp_pd|Add3~65_sumout\,
	cout => \asp_pd|Add3~66\,
	shareout => \asp_pd|Add3~67\);

-- Location: LABCELL_X37_Y8_N21
\asp_pd|Add3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~41_sumout\ = SUM(( !\asp_pd|last_correlation_value\(7) $ (\asp_pd|correlation_min\(7)) ) + ( \asp_pd|Add3~67\ ) + ( \asp_pd|Add3~66\ ))
-- \asp_pd|Add3~42\ = CARRY(( !\asp_pd|last_correlation_value\(7) $ (\asp_pd|correlation_min\(7)) ) + ( \asp_pd|Add3~67\ ) + ( \asp_pd|Add3~66\ ))
-- \asp_pd|Add3~43\ = SHARE((!\asp_pd|last_correlation_value\(7) & \asp_pd|correlation_min\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(7),
	datac => \asp_pd|ALT_INV_correlation_min\(7),
	cin => \asp_pd|Add3~66\,
	sharein => \asp_pd|Add3~67\,
	sumout => \asp_pd|Add3~41_sumout\,
	cout => \asp_pd|Add3~42\,
	shareout => \asp_pd|Add3~43\);

-- Location: LABCELL_X37_Y8_N24
\asp_pd|Add3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~45_sumout\ = SUM(( !\asp_pd|correlation_min\(8) $ (\asp_pd|last_correlation_value\(8)) ) + ( \asp_pd|Add3~43\ ) + ( \asp_pd|Add3~42\ ))
-- \asp_pd|Add3~46\ = CARRY(( !\asp_pd|correlation_min\(8) $ (\asp_pd|last_correlation_value\(8)) ) + ( \asp_pd|Add3~43\ ) + ( \asp_pd|Add3~42\ ))
-- \asp_pd|Add3~47\ = SHARE((\asp_pd|correlation_min\(8) & !\asp_pd|last_correlation_value\(8)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_correlation_min\(8),
	datad => \asp_pd|ALT_INV_last_correlation_value\(8),
	cin => \asp_pd|Add3~42\,
	sharein => \asp_pd|Add3~43\,
	sumout => \asp_pd|Add3~45_sumout\,
	cout => \asp_pd|Add3~46\,
	shareout => \asp_pd|Add3~47\);

-- Location: LABCELL_X37_Y8_N27
\asp_pd|Add3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~49_sumout\ = SUM(( !\asp_pd|last_correlation_value\(9) $ (\asp_pd|correlation_min\(9)) ) + ( \asp_pd|Add3~47\ ) + ( \asp_pd|Add3~46\ ))
-- \asp_pd|Add3~50\ = CARRY(( !\asp_pd|last_correlation_value\(9) $ (\asp_pd|correlation_min\(9)) ) + ( \asp_pd|Add3~47\ ) + ( \asp_pd|Add3~46\ ))
-- \asp_pd|Add3~51\ = SHARE((!\asp_pd|last_correlation_value\(9) & \asp_pd|correlation_min\(9)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value\(9),
	datad => \asp_pd|ALT_INV_correlation_min\(9),
	cin => \asp_pd|Add3~46\,
	sharein => \asp_pd|Add3~47\,
	sumout => \asp_pd|Add3~49_sumout\,
	cout => \asp_pd|Add3~50\,
	shareout => \asp_pd|Add3~51\);

-- Location: LABCELL_X37_Y8_N30
\asp_pd|Add3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~33_sumout\ = SUM(( !\asp_pd|correlation_min\(10) $ (\asp_pd|last_correlation_value\(10)) ) + ( \asp_pd|Add3~51\ ) + ( \asp_pd|Add3~50\ ))
-- \asp_pd|Add3~34\ = CARRY(( !\asp_pd|correlation_min\(10) $ (\asp_pd|last_correlation_value\(10)) ) + ( \asp_pd|Add3~51\ ) + ( \asp_pd|Add3~50\ ))
-- \asp_pd|Add3~35\ = SHARE((\asp_pd|correlation_min\(10) & !\asp_pd|last_correlation_value\(10)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_correlation_min\(10),
	datad => \asp_pd|ALT_INV_last_correlation_value\(10),
	cin => \asp_pd|Add3~50\,
	sharein => \asp_pd|Add3~51\,
	sumout => \asp_pd|Add3~33_sumout\,
	cout => \asp_pd|Add3~34\,
	shareout => \asp_pd|Add3~35\);

-- Location: LABCELL_X37_Y8_N33
\asp_pd|Add3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~37_sumout\ = SUM(( !\asp_pd|correlation_min\(11) $ (\asp_pd|last_correlation_value\(11)) ) + ( \asp_pd|Add3~35\ ) + ( \asp_pd|Add3~34\ ))
-- \asp_pd|Add3~38\ = CARRY(( !\asp_pd|correlation_min\(11) $ (\asp_pd|last_correlation_value\(11)) ) + ( \asp_pd|Add3~35\ ) + ( \asp_pd|Add3~34\ ))
-- \asp_pd|Add3~39\ = SHARE((\asp_pd|correlation_min\(11) & !\asp_pd|last_correlation_value\(11)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_min\(11),
	datad => \asp_pd|ALT_INV_last_correlation_value\(11),
	cin => \asp_pd|Add3~34\,
	sharein => \asp_pd|Add3~35\,
	sumout => \asp_pd|Add3~37_sumout\,
	cout => \asp_pd|Add3~38\,
	shareout => \asp_pd|Add3~39\);

-- Location: LABCELL_X37_Y8_N36
\asp_pd|Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~29_sumout\ = SUM(( !\asp_pd|last_correlation_value\(12) $ (\asp_pd|correlation_min\(12)) ) + ( \asp_pd|Add3~39\ ) + ( \asp_pd|Add3~38\ ))
-- \asp_pd|Add3~30\ = CARRY(( !\asp_pd|last_correlation_value\(12) $ (\asp_pd|correlation_min\(12)) ) + ( \asp_pd|Add3~39\ ) + ( \asp_pd|Add3~38\ ))
-- \asp_pd|Add3~31\ = SHARE((!\asp_pd|last_correlation_value\(12) & \asp_pd|correlation_min\(12)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value\(12),
	datad => \asp_pd|ALT_INV_correlation_min\(12),
	cin => \asp_pd|Add3~38\,
	sharein => \asp_pd|Add3~39\,
	sumout => \asp_pd|Add3~29_sumout\,
	cout => \asp_pd|Add3~30\,
	shareout => \asp_pd|Add3~31\);

-- Location: LABCELL_X37_Y8_N39
\asp_pd|Add3~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~97_sumout\ = SUM(( !\asp_pd|correlation_min\(13) $ (\asp_pd|last_correlation_value\(13)) ) + ( \asp_pd|Add3~31\ ) + ( \asp_pd|Add3~30\ ))
-- \asp_pd|Add3~98\ = CARRY(( !\asp_pd|correlation_min\(13) $ (\asp_pd|last_correlation_value\(13)) ) + ( \asp_pd|Add3~31\ ) + ( \asp_pd|Add3~30\ ))
-- \asp_pd|Add3~99\ = SHARE((\asp_pd|correlation_min\(13) & !\asp_pd|last_correlation_value\(13)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_min\(13),
	datad => \asp_pd|ALT_INV_last_correlation_value\(13),
	cin => \asp_pd|Add3~30\,
	sharein => \asp_pd|Add3~31\,
	sumout => \asp_pd|Add3~97_sumout\,
	cout => \asp_pd|Add3~98\,
	shareout => \asp_pd|Add3~99\);

-- Location: LABCELL_X37_Y8_N42
\asp_pd|Add3~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~101_sumout\ = SUM(( !\asp_pd|correlation_min\(14) $ (\asp_pd|last_correlation_value[14]~DUPLICATE_q\) ) + ( \asp_pd|Add3~99\ ) + ( \asp_pd|Add3~98\ ))
-- \asp_pd|Add3~102\ = CARRY(( !\asp_pd|correlation_min\(14) $ (\asp_pd|last_correlation_value[14]~DUPLICATE_q\) ) + ( \asp_pd|Add3~99\ ) + ( \asp_pd|Add3~98\ ))
-- \asp_pd|Add3~103\ = SHARE((\asp_pd|correlation_min\(14) & !\asp_pd|last_correlation_value[14]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_correlation_min\(14),
	datac => \asp_pd|ALT_INV_last_correlation_value[14]~DUPLICATE_q\,
	cin => \asp_pd|Add3~98\,
	sharein => \asp_pd|Add3~99\,
	sumout => \asp_pd|Add3~101_sumout\,
	cout => \asp_pd|Add3~102\,
	shareout => \asp_pd|Add3~103\);

-- Location: LABCELL_X37_Y8_N45
\asp_pd|Add3~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~105_sumout\ = SUM(( !\asp_pd|last_correlation_value\(15) $ (\asp_pd|correlation_min\(15)) ) + ( \asp_pd|Add3~103\ ) + ( \asp_pd|Add3~102\ ))
-- \asp_pd|Add3~106\ = CARRY(( !\asp_pd|last_correlation_value\(15) $ (\asp_pd|correlation_min\(15)) ) + ( \asp_pd|Add3~103\ ) + ( \asp_pd|Add3~102\ ))
-- \asp_pd|Add3~107\ = SHARE((!\asp_pd|last_correlation_value\(15) & \asp_pd|correlation_min\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(15),
	datad => \asp_pd|ALT_INV_correlation_min\(15),
	cin => \asp_pd|Add3~102\,
	sharein => \asp_pd|Add3~103\,
	sumout => \asp_pd|Add3~105_sumout\,
	cout => \asp_pd|Add3~106\,
	shareout => \asp_pd|Add3~107\);

-- Location: LABCELL_X37_Y8_N48
\asp_pd|Add3~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~109_sumout\ = SUM(( !\asp_pd|last_correlation_value\(16) $ (\asp_pd|correlation_min\(16)) ) + ( \asp_pd|Add3~107\ ) + ( \asp_pd|Add3~106\ ))
-- \asp_pd|Add3~110\ = CARRY(( !\asp_pd|last_correlation_value\(16) $ (\asp_pd|correlation_min\(16)) ) + ( \asp_pd|Add3~107\ ) + ( \asp_pd|Add3~106\ ))
-- \asp_pd|Add3~111\ = SHARE((!\asp_pd|last_correlation_value\(16) & \asp_pd|correlation_min\(16)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000001100110000110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_last_correlation_value\(16),
	datad => \asp_pd|ALT_INV_correlation_min\(16),
	cin => \asp_pd|Add3~106\,
	sharein => \asp_pd|Add3~107\,
	sumout => \asp_pd|Add3~109_sumout\,
	cout => \asp_pd|Add3~110\,
	shareout => \asp_pd|Add3~111\);

-- Location: LABCELL_X37_Y8_N51
\asp_pd|Add3~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~85_sumout\ = SUM(( !\asp_pd|last_correlation_value\(17) $ (\asp_pd|correlation_min\(17)) ) + ( \asp_pd|Add3~111\ ) + ( \asp_pd|Add3~110\ ))
-- \asp_pd|Add3~86\ = CARRY(( !\asp_pd|last_correlation_value\(17) $ (\asp_pd|correlation_min\(17)) ) + ( \asp_pd|Add3~111\ ) + ( \asp_pd|Add3~110\ ))
-- \asp_pd|Add3~87\ = SHARE((!\asp_pd|last_correlation_value\(17) & \asp_pd|correlation_min\(17)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value\(17),
	datad => \asp_pd|ALT_INV_correlation_min\(17),
	cin => \asp_pd|Add3~110\,
	sharein => \asp_pd|Add3~111\,
	sumout => \asp_pd|Add3~85_sumout\,
	cout => \asp_pd|Add3~86\,
	shareout => \asp_pd|Add3~87\);

-- Location: FF_X37_Y4_N40
\asp_pd|correlation_min[19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|correlation_min[19]~feeder_combout\,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min[19]~DUPLICATE_q\);

-- Location: LABCELL_X37_Y8_N54
\asp_pd|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~25_sumout\ = SUM(( !\asp_pd|correlation_min\(18) $ (\asp_pd|last_correlation_value\(18)) ) + ( \asp_pd|Add3~87\ ) + ( \asp_pd|Add3~86\ ))
-- \asp_pd|Add3~26\ = CARRY(( !\asp_pd|correlation_min\(18) $ (\asp_pd|last_correlation_value\(18)) ) + ( \asp_pd|Add3~87\ ) + ( \asp_pd|Add3~86\ ))
-- \asp_pd|Add3~27\ = SHARE((\asp_pd|correlation_min\(18) & !\asp_pd|last_correlation_value\(18)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_correlation_min\(18),
	datad => \asp_pd|ALT_INV_last_correlation_value\(18),
	cin => \asp_pd|Add3~86\,
	sharein => \asp_pd|Add3~87\,
	sumout => \asp_pd|Add3~25_sumout\,
	cout => \asp_pd|Add3~26\,
	shareout => \asp_pd|Add3~27\);

-- Location: LABCELL_X37_Y8_N57
\asp_pd|Add3~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~89_sumout\ = SUM(( !\asp_pd|correlation_min[19]~DUPLICATE_q\ $ (\asp_pd|last_correlation_value\(19)) ) + ( \asp_pd|Add3~27\ ) + ( \asp_pd|Add3~26\ ))
-- \asp_pd|Add3~90\ = CARRY(( !\asp_pd|correlation_min[19]~DUPLICATE_q\ $ (\asp_pd|last_correlation_value\(19)) ) + ( \asp_pd|Add3~27\ ) + ( \asp_pd|Add3~26\ ))
-- \asp_pd|Add3~91\ = SHARE((\asp_pd|correlation_min[19]~DUPLICATE_q\ & !\asp_pd|last_correlation_value\(19)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_correlation_min[19]~DUPLICATE_q\,
	datac => \asp_pd|ALT_INV_last_correlation_value\(19),
	cin => \asp_pd|Add3~26\,
	sharein => \asp_pd|Add3~27\,
	sumout => \asp_pd|Add3~89_sumout\,
	cout => \asp_pd|Add3~90\,
	shareout => \asp_pd|Add3~91\);

-- Location: LABCELL_X36_Y8_N6
\asp_pd|LessThan3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan3~5_combout\ = ( !\asp_pd|Add3~89_sumout\ & ( !\asp_pd|Add3~105_sumout\ & ( (!\asp_pd|Add3~85_sumout\ & (!\asp_pd|Add3~109_sumout\ & (!\asp_pd|Add3~97_sumout\ & !\asp_pd|Add3~101_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add3~85_sumout\,
	datab => \asp_pd|ALT_INV_Add3~109_sumout\,
	datac => \asp_pd|ALT_INV_Add3~97_sumout\,
	datad => \asp_pd|ALT_INV_Add3~101_sumout\,
	datae => \asp_pd|ALT_INV_Add3~89_sumout\,
	dataf => \asp_pd|ALT_INV_Add3~105_sumout\,
	combout => \asp_pd|LessThan3~5_combout\);

-- Location: FF_X39_Y7_N29
\asp_pd|correlation_min[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value[24]~DUPLICATE_q\,
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(24));

-- Location: FF_X40_Y7_N52
\asp_pd|correlation_min[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(23),
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(23));

-- Location: FF_X39_Y7_N58
\asp_pd|correlation_min[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(22),
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(22));

-- Location: FF_X39_Y7_N55
\asp_pd|correlation_min[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value[21]~DUPLICATE_q\,
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(21));

-- Location: FF_X37_Y4_N4
\asp_pd|correlation_min[20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(20),
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min[20]~DUPLICATE_q\);

-- Location: LABCELL_X37_Y7_N0
\asp_pd|Add3~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~129_sumout\ = SUM(( !\asp_pd|correlation_min[20]~DUPLICATE_q\ $ (\asp_pd|last_correlation_value\(20)) ) + ( \asp_pd|Add3~91\ ) + ( \asp_pd|Add3~90\ ))
-- \asp_pd|Add3~130\ = CARRY(( !\asp_pd|correlation_min[20]~DUPLICATE_q\ $ (\asp_pd|last_correlation_value\(20)) ) + ( \asp_pd|Add3~91\ ) + ( \asp_pd|Add3~90\ ))
-- \asp_pd|Add3~131\ = SHARE((\asp_pd|correlation_min[20]~DUPLICATE_q\ & !\asp_pd|last_correlation_value\(20)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_correlation_min[20]~DUPLICATE_q\,
	datad => \asp_pd|ALT_INV_last_correlation_value\(20),
	cin => \asp_pd|Add3~90\,
	sharein => \asp_pd|Add3~91\,
	sumout => \asp_pd|Add3~129_sumout\,
	cout => \asp_pd|Add3~130\,
	shareout => \asp_pd|Add3~131\);

-- Location: LABCELL_X37_Y7_N3
\asp_pd|Add3~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~133_sumout\ = SUM(( !\asp_pd|correlation_min\(21) $ (\asp_pd|last_correlation_value[21]~DUPLICATE_q\) ) + ( \asp_pd|Add3~131\ ) + ( \asp_pd|Add3~130\ ))
-- \asp_pd|Add3~134\ = CARRY(( !\asp_pd|correlation_min\(21) $ (\asp_pd|last_correlation_value[21]~DUPLICATE_q\) ) + ( \asp_pd|Add3~131\ ) + ( \asp_pd|Add3~130\ ))
-- \asp_pd|Add3~135\ = SHARE((\asp_pd|correlation_min\(21) & !\asp_pd|last_correlation_value[21]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_correlation_min\(21),
	datad => \asp_pd|ALT_INV_last_correlation_value[21]~DUPLICATE_q\,
	cin => \asp_pd|Add3~130\,
	sharein => \asp_pd|Add3~131\,
	sumout => \asp_pd|Add3~133_sumout\,
	cout => \asp_pd|Add3~134\,
	shareout => \asp_pd|Add3~135\);

-- Location: LABCELL_X37_Y7_N6
\asp_pd|Add3~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~137_sumout\ = SUM(( !\asp_pd|correlation_min\(22) $ (\asp_pd|last_correlation_value\(22)) ) + ( \asp_pd|Add3~135\ ) + ( \asp_pd|Add3~134\ ))
-- \asp_pd|Add3~138\ = CARRY(( !\asp_pd|correlation_min\(22) $ (\asp_pd|last_correlation_value\(22)) ) + ( \asp_pd|Add3~135\ ) + ( \asp_pd|Add3~134\ ))
-- \asp_pd|Add3~139\ = SHARE((\asp_pd|correlation_min\(22) & !\asp_pd|last_correlation_value\(22)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_correlation_min\(22),
	datad => \asp_pd|ALT_INV_last_correlation_value\(22),
	cin => \asp_pd|Add3~134\,
	sharein => \asp_pd|Add3~135\,
	sumout => \asp_pd|Add3~137_sumout\,
	cout => \asp_pd|Add3~138\,
	shareout => \asp_pd|Add3~139\);

-- Location: LABCELL_X37_Y7_N9
\asp_pd|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~9_sumout\ = SUM(( !\asp_pd|last_correlation_value\(23) $ (\asp_pd|correlation_min\(23)) ) + ( \asp_pd|Add3~139\ ) + ( \asp_pd|Add3~138\ ))
-- \asp_pd|Add3~10\ = CARRY(( !\asp_pd|last_correlation_value\(23) $ (\asp_pd|correlation_min\(23)) ) + ( \asp_pd|Add3~139\ ) + ( \asp_pd|Add3~138\ ))
-- \asp_pd|Add3~11\ = SHARE((!\asp_pd|last_correlation_value\(23) & \asp_pd|correlation_min\(23)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(23),
	datac => \asp_pd|ALT_INV_correlation_min\(23),
	cin => \asp_pd|Add3~138\,
	sharein => \asp_pd|Add3~139\,
	sumout => \asp_pd|Add3~9_sumout\,
	cout => \asp_pd|Add3~10\,
	shareout => \asp_pd|Add3~11\);

-- Location: LABCELL_X37_Y7_N12
\asp_pd|Add3~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~93_sumout\ = SUM(( !\asp_pd|last_correlation_value[24]~DUPLICATE_q\ $ (\asp_pd|correlation_min\(24)) ) + ( \asp_pd|Add3~11\ ) + ( \asp_pd|Add3~10\ ))
-- \asp_pd|Add3~94\ = CARRY(( !\asp_pd|last_correlation_value[24]~DUPLICATE_q\ $ (\asp_pd|correlation_min\(24)) ) + ( \asp_pd|Add3~11\ ) + ( \asp_pd|Add3~10\ ))
-- \asp_pd|Add3~95\ = SHARE((!\asp_pd|last_correlation_value[24]~DUPLICATE_q\ & \asp_pd|correlation_min\(24)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_last_correlation_value[24]~DUPLICATE_q\,
	datac => \asp_pd|ALT_INV_correlation_min\(24),
	cin => \asp_pd|Add3~10\,
	sharein => \asp_pd|Add3~11\,
	sumout => \asp_pd|Add3~93_sumout\,
	cout => \asp_pd|Add3~94\,
	shareout => \asp_pd|Add3~95\);

-- Location: FF_X37_Y5_N52
\asp_pd|last_correlation_value[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~32_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(32));

-- Location: FF_X37_Y6_N22
\asp_pd|correlation_min[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(32),
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(32));

-- Location: FF_X40_Y7_N28
\asp_pd|correlation_min[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(31),
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(31));

-- Location: FF_X37_Y6_N34
\asp_pd|correlation_min[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value[29]~DUPLICATE_q\,
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(29));

-- Location: FF_X39_Y7_N41
\asp_pd|correlation_min[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(28),
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(28));

-- Location: FF_X39_Y8_N47
\asp_pd|correlation_min[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value[27]~DUPLICATE_q\,
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(27));

-- Location: FF_X39_Y8_N52
\asp_pd|correlation_min[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(26),
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(26));

-- Location: LABCELL_X37_Y7_N15
\asp_pd|Add3~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~141_sumout\ = SUM(( !\asp_pd|correlation_min\(25) $ (\asp_pd|last_correlation_value\(25)) ) + ( \asp_pd|Add3~95\ ) + ( \asp_pd|Add3~94\ ))
-- \asp_pd|Add3~142\ = CARRY(( !\asp_pd|correlation_min\(25) $ (\asp_pd|last_correlation_value\(25)) ) + ( \asp_pd|Add3~95\ ) + ( \asp_pd|Add3~94\ ))
-- \asp_pd|Add3~143\ = SHARE((\asp_pd|correlation_min\(25) & !\asp_pd|last_correlation_value\(25)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_min\(25),
	datad => \asp_pd|ALT_INV_last_correlation_value\(25),
	cin => \asp_pd|Add3~94\,
	sharein => \asp_pd|Add3~95\,
	sumout => \asp_pd|Add3~141_sumout\,
	cout => \asp_pd|Add3~142\,
	shareout => \asp_pd|Add3~143\);

-- Location: LABCELL_X37_Y7_N18
\asp_pd|Add3~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~145_sumout\ = SUM(( !\asp_pd|correlation_min\(26) $ (\asp_pd|last_correlation_value\(26)) ) + ( \asp_pd|Add3~143\ ) + ( \asp_pd|Add3~142\ ))
-- \asp_pd|Add3~146\ = CARRY(( !\asp_pd|correlation_min\(26) $ (\asp_pd|last_correlation_value\(26)) ) + ( \asp_pd|Add3~143\ ) + ( \asp_pd|Add3~142\ ))
-- \asp_pd|Add3~147\ = SHARE((\asp_pd|correlation_min\(26) & !\asp_pd|last_correlation_value\(26)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_correlation_min\(26),
	datac => \asp_pd|ALT_INV_last_correlation_value\(26),
	cin => \asp_pd|Add3~142\,
	sharein => \asp_pd|Add3~143\,
	sumout => \asp_pd|Add3~145_sumout\,
	cout => \asp_pd|Add3~146\,
	shareout => \asp_pd|Add3~147\);

-- Location: LABCELL_X37_Y7_N21
\asp_pd|Add3~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~69_sumout\ = SUM(( !\asp_pd|correlation_min\(27) $ (\asp_pd|last_correlation_value[27]~DUPLICATE_q\) ) + ( \asp_pd|Add3~147\ ) + ( \asp_pd|Add3~146\ ))
-- \asp_pd|Add3~70\ = CARRY(( !\asp_pd|correlation_min\(27) $ (\asp_pd|last_correlation_value[27]~DUPLICATE_q\) ) + ( \asp_pd|Add3~147\ ) + ( \asp_pd|Add3~146\ ))
-- \asp_pd|Add3~71\ = SHARE((\asp_pd|correlation_min\(27) & !\asp_pd|last_correlation_value[27]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_min\(27),
	datac => \asp_pd|ALT_INV_last_correlation_value[27]~DUPLICATE_q\,
	cin => \asp_pd|Add3~146\,
	sharein => \asp_pd|Add3~147\,
	sumout => \asp_pd|Add3~69_sumout\,
	cout => \asp_pd|Add3~70\,
	shareout => \asp_pd|Add3~71\);

-- Location: LABCELL_X37_Y7_N24
\asp_pd|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~13_sumout\ = SUM(( !\asp_pd|correlation_min\(28) $ (\asp_pd|last_correlation_value\(28)) ) + ( \asp_pd|Add3~71\ ) + ( \asp_pd|Add3~70\ ))
-- \asp_pd|Add3~14\ = CARRY(( !\asp_pd|correlation_min\(28) $ (\asp_pd|last_correlation_value\(28)) ) + ( \asp_pd|Add3~71\ ) + ( \asp_pd|Add3~70\ ))
-- \asp_pd|Add3~15\ = SHARE((\asp_pd|correlation_min\(28) & !\asp_pd|last_correlation_value\(28)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_correlation_min\(28),
	datad => \asp_pd|ALT_INV_last_correlation_value\(28),
	cin => \asp_pd|Add3~70\,
	sharein => \asp_pd|Add3~71\,
	sumout => \asp_pd|Add3~13_sumout\,
	cout => \asp_pd|Add3~14\,
	shareout => \asp_pd|Add3~15\);

-- Location: LABCELL_X37_Y7_N27
\asp_pd|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~17_sumout\ = SUM(( !\asp_pd|last_correlation_value[29]~DUPLICATE_q\ $ (\asp_pd|correlation_min\(29)) ) + ( \asp_pd|Add3~15\ ) + ( \asp_pd|Add3~14\ ))
-- \asp_pd|Add3~18\ = CARRY(( !\asp_pd|last_correlation_value[29]~DUPLICATE_q\ $ (\asp_pd|correlation_min\(29)) ) + ( \asp_pd|Add3~15\ ) + ( \asp_pd|Add3~14\ ))
-- \asp_pd|Add3~19\ = SHARE((!\asp_pd|last_correlation_value[29]~DUPLICATE_q\ & \asp_pd|correlation_min\(29)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value[29]~DUPLICATE_q\,
	datac => \asp_pd|ALT_INV_correlation_min\(29),
	cin => \asp_pd|Add3~14\,
	sharein => \asp_pd|Add3~15\,
	sumout => \asp_pd|Add3~17_sumout\,
	cout => \asp_pd|Add3~18\,
	shareout => \asp_pd|Add3~19\);

-- Location: LABCELL_X37_Y7_N30
\asp_pd|Add3~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~73_sumout\ = SUM(( !\asp_pd|last_correlation_value\(30) $ (\asp_pd|correlation_min\(30)) ) + ( \asp_pd|Add3~19\ ) + ( \asp_pd|Add3~18\ ))
-- \asp_pd|Add3~74\ = CARRY(( !\asp_pd|last_correlation_value\(30) $ (\asp_pd|correlation_min\(30)) ) + ( \asp_pd|Add3~19\ ) + ( \asp_pd|Add3~18\ ))
-- \asp_pd|Add3~75\ = SHARE((!\asp_pd|last_correlation_value\(30) & \asp_pd|correlation_min\(30)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value\(30),
	datad => \asp_pd|ALT_INV_correlation_min\(30),
	cin => \asp_pd|Add3~18\,
	sharein => \asp_pd|Add3~19\,
	sumout => \asp_pd|Add3~73_sumout\,
	cout => \asp_pd|Add3~74\,
	shareout => \asp_pd|Add3~75\);

-- Location: LABCELL_X37_Y7_N33
\asp_pd|Add3~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~113_sumout\ = SUM(( !\asp_pd|correlation_min\(31) $ (\asp_pd|last_correlation_value\(31)) ) + ( \asp_pd|Add3~75\ ) + ( \asp_pd|Add3~74\ ))
-- \asp_pd|Add3~114\ = CARRY(( !\asp_pd|correlation_min\(31) $ (\asp_pd|last_correlation_value\(31)) ) + ( \asp_pd|Add3~75\ ) + ( \asp_pd|Add3~74\ ))
-- \asp_pd|Add3~115\ = SHARE((\asp_pd|correlation_min\(31) & !\asp_pd|last_correlation_value\(31)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_correlation_min\(31),
	datad => \asp_pd|ALT_INV_last_correlation_value\(31),
	cin => \asp_pd|Add3~74\,
	sharein => \asp_pd|Add3~75\,
	sumout => \asp_pd|Add3~113_sumout\,
	cout => \asp_pd|Add3~114\,
	shareout => \asp_pd|Add3~115\);

-- Location: LABCELL_X37_Y7_N36
\asp_pd|Add3~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~117_sumout\ = SUM(( !\asp_pd|last_correlation_value[32]~DUPLICATE_q\ $ (\asp_pd|correlation_min\(32)) ) + ( \asp_pd|Add3~115\ ) + ( \asp_pd|Add3~114\ ))
-- \asp_pd|Add3~118\ = CARRY(( !\asp_pd|last_correlation_value[32]~DUPLICATE_q\ $ (\asp_pd|correlation_min\(32)) ) + ( \asp_pd|Add3~115\ ) + ( \asp_pd|Add3~114\ ))
-- \asp_pd|Add3~119\ = SHARE((!\asp_pd|last_correlation_value[32]~DUPLICATE_q\ & \asp_pd|correlation_min\(32)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_last_correlation_value[32]~DUPLICATE_q\,
	datac => \asp_pd|ALT_INV_correlation_min\(32),
	cin => \asp_pd|Add3~114\,
	sharein => \asp_pd|Add3~115\,
	sumout => \asp_pd|Add3~117_sumout\,
	cout => \asp_pd|Add3~118\,
	shareout => \asp_pd|Add3~119\);

-- Location: LABCELL_X37_Y7_N39
\asp_pd|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~21_sumout\ = SUM(( !\asp_pd|correlation_min\(33) $ (\asp_pd|last_correlation_value\(33)) ) + ( \asp_pd|Add3~119\ ) + ( \asp_pd|Add3~118\ ))
-- \asp_pd|Add3~22\ = CARRY(( !\asp_pd|correlation_min\(33) $ (\asp_pd|last_correlation_value\(33)) ) + ( \asp_pd|Add3~119\ ) + ( \asp_pd|Add3~118\ ))
-- \asp_pd|Add3~23\ = SHARE((\asp_pd|correlation_min\(33) & !\asp_pd|last_correlation_value\(33)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_min\(33),
	datad => \asp_pd|ALT_INV_last_correlation_value\(33),
	cin => \asp_pd|Add3~118\,
	sharein => \asp_pd|Add3~119\,
	sumout => \asp_pd|Add3~21_sumout\,
	cout => \asp_pd|Add3~22\,
	shareout => \asp_pd|Add3~23\);

-- Location: LABCELL_X37_Y7_N42
\asp_pd|Add3~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~77_sumout\ = SUM(( !\asp_pd|last_correlation_value\(34) $ (\asp_pd|correlation_min\(34)) ) + ( \asp_pd|Add3~23\ ) + ( \asp_pd|Add3~22\ ))
-- \asp_pd|Add3~78\ = CARRY(( !\asp_pd|last_correlation_value\(34) $ (\asp_pd|correlation_min\(34)) ) + ( \asp_pd|Add3~23\ ) + ( \asp_pd|Add3~22\ ))
-- \asp_pd|Add3~79\ = SHARE((!\asp_pd|last_correlation_value\(34) & \asp_pd|correlation_min\(34)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_last_correlation_value\(34),
	datac => \asp_pd|ALT_INV_correlation_min\(34),
	cin => \asp_pd|Add3~22\,
	sharein => \asp_pd|Add3~23\,
	sumout => \asp_pd|Add3~77_sumout\,
	cout => \asp_pd|Add3~78\,
	shareout => \asp_pd|Add3~79\);

-- Location: LABCELL_X37_Y7_N45
\asp_pd|Add3~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~81_sumout\ = SUM(( !\asp_pd|last_correlation_value\(35) $ (\asp_pd|correlation_min\(35)) ) + ( \asp_pd|Add3~79\ ) + ( \asp_pd|Add3~78\ ))
-- \asp_pd|Add3~82\ = CARRY(( !\asp_pd|last_correlation_value\(35) $ (\asp_pd|correlation_min\(35)) ) + ( \asp_pd|Add3~79\ ) + ( \asp_pd|Add3~78\ ))
-- \asp_pd|Add3~83\ = SHARE((!\asp_pd|last_correlation_value\(35) & \asp_pd|correlation_min\(35)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value\(35),
	datad => \asp_pd|ALT_INV_correlation_min\(35),
	cin => \asp_pd|Add3~78\,
	sharein => \asp_pd|Add3~79\,
	sumout => \asp_pd|Add3~81_sumout\,
	cout => \asp_pd|Add3~82\,
	shareout => \asp_pd|Add3~83\);

-- Location: LABCELL_X36_Y7_N42
\asp_pd|LessThan3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan3~2_combout\ = ( !\asp_pd|Add3~77_sumout\ & ( !\asp_pd|Add3~73_sumout\ & ( (\asp_pd|LessThan3~5_combout\ & (!\asp_pd|Add3~93_sumout\ & (!\asp_pd|Add3~81_sumout\ & !\asp_pd|Add3~69_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_LessThan3~5_combout\,
	datab => \asp_pd|ALT_INV_Add3~93_sumout\,
	datac => \asp_pd|ALT_INV_Add3~81_sumout\,
	datad => \asp_pd|ALT_INV_Add3~69_sumout\,
	datae => \asp_pd|ALT_INV_Add3~77_sumout\,
	dataf => \asp_pd|ALT_INV_Add3~73_sumout\,
	combout => \asp_pd|LessThan3~2_combout\);

-- Location: FF_X43_Y5_N37
\asp_pd|correlation_min[37]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|correlation_min[37]~feeder_combout\,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min[37]~DUPLICATE_q\);

-- Location: LABCELL_X37_Y7_N48
\asp_pd|Add3~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~121_sumout\ = SUM(( !\asp_pd|correlation_min\(36) $ (\asp_pd|last_correlation_value\(36)) ) + ( \asp_pd|Add3~83\ ) + ( \asp_pd|Add3~82\ ))
-- \asp_pd|Add3~122\ = CARRY(( !\asp_pd|correlation_min\(36) $ (\asp_pd|last_correlation_value\(36)) ) + ( \asp_pd|Add3~83\ ) + ( \asp_pd|Add3~82\ ))
-- \asp_pd|Add3~123\ = SHARE((\asp_pd|correlation_min\(36) & !\asp_pd|last_correlation_value\(36)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110000000000000000000000001100110000110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_correlation_min\(36),
	datad => \asp_pd|ALT_INV_last_correlation_value\(36),
	cin => \asp_pd|Add3~82\,
	sharein => \asp_pd|Add3~83\,
	sumout => \asp_pd|Add3~121_sumout\,
	cout => \asp_pd|Add3~122\,
	shareout => \asp_pd|Add3~123\);

-- Location: LABCELL_X37_Y7_N51
\asp_pd|Add3~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~125_sumout\ = SUM(( !\asp_pd|correlation_min[37]~DUPLICATE_q\ $ (\asp_pd|last_correlation_value\(37)) ) + ( \asp_pd|Add3~123\ ) + ( \asp_pd|Add3~122\ ))
-- \asp_pd|Add3~126\ = CARRY(( !\asp_pd|correlation_min[37]~DUPLICATE_q\ $ (\asp_pd|last_correlation_value\(37)) ) + ( \asp_pd|Add3~123\ ) + ( \asp_pd|Add3~122\ ))
-- \asp_pd|Add3~127\ = SHARE((\asp_pd|correlation_min[37]~DUPLICATE_q\ & !\asp_pd|last_correlation_value\(37)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_min[37]~DUPLICATE_q\,
	datac => \asp_pd|ALT_INV_last_correlation_value\(37),
	cin => \asp_pd|Add3~122\,
	sharein => \asp_pd|Add3~123\,
	sumout => \asp_pd|Add3~125_sumout\,
	cout => \asp_pd|Add3~126\,
	shareout => \asp_pd|Add3~127\);

-- Location: LABCELL_X37_Y7_N54
\asp_pd|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~1_sumout\ = SUM(( !\asp_pd|correlation_min\(38) $ (\asp_pd|last_correlation_value\(38)) ) + ( \asp_pd|Add3~127\ ) + ( \asp_pd|Add3~126\ ))
-- \asp_pd|Add3~2\ = CARRY(( !\asp_pd|correlation_min\(38) $ (\asp_pd|last_correlation_value\(38)) ) + ( \asp_pd|Add3~127\ ) + ( \asp_pd|Add3~126\ ))
-- \asp_pd|Add3~3\ = SHARE((\asp_pd|correlation_min\(38) & !\asp_pd|last_correlation_value\(38)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_correlation_min\(38),
	datac => \asp_pd|ALT_INV_last_correlation_value\(38),
	cin => \asp_pd|Add3~126\,
	sharein => \asp_pd|Add3~127\,
	sumout => \asp_pd|Add3~1_sumout\,
	cout => \asp_pd|Add3~2\,
	shareout => \asp_pd|Add3~3\);

-- Location: LABCELL_X37_Y7_N57
\asp_pd|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|Add3~5_sumout\ = SUM(( !\asp_pd|correlation_min\(39) $ (\asp_pd|last_correlation_value[39]~DUPLICATE_q\) ) + ( \asp_pd|Add3~3\ ) + ( \asp_pd|Add3~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_min\(39),
	datac => \asp_pd|ALT_INV_last_correlation_value[39]~DUPLICATE_q\,
	cin => \asp_pd|Add3~2\,
	sharein => \asp_pd|Add3~3\,
	sumout => \asp_pd|Add3~5_sumout\);

-- Location: LABCELL_X42_Y5_N27
\asp_pd|correlation_min[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|correlation_min[0]~1_combout\ = ( \asp_pd|LessThan4~20_combout\ & ( (!\asp_pd|last_slope_pos~q\ & ((\asp_pd|LessThan1~35_combout\) # (\asp_pd|LessThan4~22_combout\))) ) ) # ( !\asp_pd|LessThan4~20_combout\ & ( (!\asp_pd|last_slope_pos~q\ & 
-- (((\asp_pd|LessThan4~21_combout\ & \asp_pd|LessThan1~35_combout\)) # (\asp_pd|LessThan4~22_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100000000001101110000000000111111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_LessThan4~21_combout\,
	datab => \asp_pd|ALT_INV_LessThan4~22_combout\,
	datac => \asp_pd|ALT_INV_LessThan1~35_combout\,
	datad => \asp_pd|ALT_INV_last_slope_pos~q\,
	dataf => \asp_pd|ALT_INV_LessThan4~20_combout\,
	combout => \asp_pd|correlation_min[0]~1_combout\);

-- Location: LABCELL_X36_Y8_N18
\asp_pd|LessThan3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan3~4_combout\ = ( \asp_pd|Add3~61_sumout\ & ( \asp_pd|Add3~65_sumout\ & ( (\asp_pd|Add3~49_sumout\ & \asp_pd|Add3~41_sumout\) ) ) ) # ( !\asp_pd|Add3~61_sumout\ & ( \asp_pd|Add3~65_sumout\ & ( (\asp_pd|Add3~49_sumout\ & 
-- \asp_pd|Add3~41_sumout\) ) ) ) # ( \asp_pd|Add3~61_sumout\ & ( !\asp_pd|Add3~65_sumout\ & ( (\asp_pd|Add3~49_sumout\ & \asp_pd|Add3~41_sumout\) ) ) ) # ( !\asp_pd|Add3~61_sumout\ & ( !\asp_pd|Add3~65_sumout\ & ( (\asp_pd|Add3~49_sumout\ & 
-- (\asp_pd|Add3~41_sumout\ & ((\asp_pd|Add3~57_sumout\) # (\asp_pd|Add3~53_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add3~49_sumout\,
	datab => \asp_pd|ALT_INV_Add3~53_sumout\,
	datac => \asp_pd|ALT_INV_Add3~41_sumout\,
	datad => \asp_pd|ALT_INV_Add3~57_sumout\,
	datae => \asp_pd|ALT_INV_Add3~61_sumout\,
	dataf => \asp_pd|ALT_INV_Add3~65_sumout\,
	combout => \asp_pd|LessThan3~4_combout\);

-- Location: LABCELL_X36_Y8_N12
\asp_pd|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan3~0_combout\ = ( !\asp_pd|Add3~29_sumout\ & ( \asp_pd|Add3~33_sumout\ & ( !\asp_pd|Add3~25_sumout\ ) ) ) # ( \asp_pd|Add3~29_sumout\ & ( !\asp_pd|Add3~33_sumout\ & ( (!\asp_pd|Add3~37_sumout\ & (!\asp_pd|Add3~25_sumout\ & 
-- ((!\asp_pd|Add3~45_sumout\) # (!\asp_pd|LessThan3~4_combout\)))) ) ) ) # ( !\asp_pd|Add3~29_sumout\ & ( !\asp_pd|Add3~33_sumout\ & ( !\asp_pd|Add3~25_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000101010000000000011111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add3~37_sumout\,
	datab => \asp_pd|ALT_INV_Add3~45_sumout\,
	datac => \asp_pd|ALT_INV_LessThan3~4_combout\,
	datad => \asp_pd|ALT_INV_Add3~25_sumout\,
	datae => \asp_pd|ALT_INV_Add3~29_sumout\,
	dataf => \asp_pd|ALT_INV_Add3~33_sumout\,
	combout => \asp_pd|LessThan3~0_combout\);

-- Location: LABCELL_X36_Y8_N30
\asp_pd|LessThan3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan3~1_combout\ = ( !\asp_pd|Add3~9_sumout\ & ( !\asp_pd|Add3~21_sumout\ & ( (!\asp_pd|Add3~17_sumout\ & (\asp_pd|LessThan3~0_combout\ & !\asp_pd|Add3~13_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add3~17_sumout\,
	datab => \asp_pd|ALT_INV_LessThan3~0_combout\,
	datac => \asp_pd|ALT_INV_Add3~13_sumout\,
	datae => \asp_pd|ALT_INV_Add3~9_sumout\,
	dataf => \asp_pd|ALT_INV_Add3~21_sumout\,
	combout => \asp_pd|LessThan3~1_combout\);

-- Location: LABCELL_X36_Y8_N48
\asp_pd|LessThan3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|LessThan3~3_combout\ = ( !\asp_pd|Add3~129_sumout\ & ( !\asp_pd|Add3~145_sumout\ & ( (!\asp_pd|Add3~133_sumout\ & (!\asp_pd|Add3~137_sumout\ & !\asp_pd|Add3~141_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_Add3~133_sumout\,
	datac => \asp_pd|ALT_INV_Add3~137_sumout\,
	datad => \asp_pd|ALT_INV_Add3~141_sumout\,
	datae => \asp_pd|ALT_INV_Add3~129_sumout\,
	dataf => \asp_pd|ALT_INV_Add3~145_sumout\,
	combout => \asp_pd|LessThan3~3_combout\);

-- Location: LABCELL_X36_Y8_N24
\asp_pd|correlation_min[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|correlation_min[0]~2_combout\ = ( !\asp_pd|Add3~117_sumout\ & ( \asp_pd|LessThan3~3_combout\ & ( (!\asp_pd|Add3~121_sumout\ & (\asp_pd|LessThan3~1_combout\ & !\asp_pd|Add3~113_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Add3~121_sumout\,
	datab => \asp_pd|ALT_INV_LessThan3~1_combout\,
	datac => \asp_pd|ALT_INV_Add3~113_sumout\,
	datae => \asp_pd|ALT_INV_Add3~117_sumout\,
	dataf => \asp_pd|ALT_INV_LessThan3~3_combout\,
	combout => \asp_pd|correlation_min[0]~2_combout\);

-- Location: LABCELL_X42_Y5_N30
\asp_pd|correlation_min[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|correlation_min[0]~0_combout\ = ( \asp_pd|Add3~1_sumout\ & ( \asp_pd|correlation_min[0]~2_combout\ & ( (!\asp_pd|Add3~5_sumout\ & \asp_pd|correlation_min[0]~1_combout\) ) ) ) # ( !\asp_pd|Add3~1_sumout\ & ( \asp_pd|correlation_min[0]~2_combout\ & 
-- ( (!\asp_pd|Add3~5_sumout\ & (\asp_pd|correlation_min[0]~1_combout\ & ((!\asp_pd|LessThan3~2_combout\) # (\asp_pd|Add3~125_sumout\)))) ) ) ) # ( \asp_pd|Add3~1_sumout\ & ( !\asp_pd|correlation_min[0]~2_combout\ & ( (!\asp_pd|Add3~5_sumout\ & 
-- \asp_pd|correlation_min[0]~1_combout\) ) ) ) # ( !\asp_pd|Add3~1_sumout\ & ( !\asp_pd|correlation_min[0]~2_combout\ & ( (!\asp_pd|Add3~5_sumout\ & \asp_pd|correlation_min[0]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000100011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_LessThan3~2_combout\,
	datab => \asp_pd|ALT_INV_Add3~5_sumout\,
	datac => \asp_pd|ALT_INV_Add3~125_sumout\,
	datad => \asp_pd|ALT_INV_correlation_min[0]~1_combout\,
	datae => \asp_pd|ALT_INV_Add3~1_sumout\,
	dataf => \asp_pd|ALT_INV_correlation_min[0]~2_combout\,
	combout => \asp_pd|correlation_min[0]~0_combout\);

-- Location: FF_X37_Y7_N50
\asp_pd|correlation_min[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(12),
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(12));

-- Location: MLABCELL_X39_Y4_N48
\asp_pd|sendSignal~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|sendSignal~10_combout\ = ( \asp_pd|correlation_max\(12) & ( \asp_pd|correlation_max\(32) & ( (!\asp_pd|Equal4~0_combout\) # ((!\asp_pd|peak_half~q\ & ((\asp_pd|correlation_min\(32)))) # (\asp_pd|peak_half~q\ & (\asp_pd|correlation_min\(12)))) ) ) 
-- ) # ( !\asp_pd|correlation_max\(12) & ( \asp_pd|correlation_max\(32) & ( (!\asp_pd|peak_half~q\ & (((!\asp_pd|Equal4~0_combout\) # (\asp_pd|correlation_min\(32))))) # (\asp_pd|peak_half~q\ & (\asp_pd|correlation_min\(12) & (\asp_pd|Equal4~0_combout\))) ) 
-- ) ) # ( \asp_pd|correlation_max\(12) & ( !\asp_pd|correlation_max\(32) & ( (!\asp_pd|peak_half~q\ & (((\asp_pd|Equal4~0_combout\ & \asp_pd|correlation_min\(32))))) # (\asp_pd|peak_half~q\ & (((!\asp_pd|Equal4~0_combout\)) # 
-- (\asp_pd|correlation_min\(12)))) ) ) ) # ( !\asp_pd|correlation_max\(12) & ( !\asp_pd|correlation_max\(32) & ( (\asp_pd|Equal4~0_combout\ & ((!\asp_pd|peak_half~q\ & ((\asp_pd|correlation_min\(32)))) # (\asp_pd|peak_half~q\ & 
-- (\asp_pd|correlation_min\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_min\(12),
	datab => \asp_pd|ALT_INV_peak_half~q\,
	datac => \asp_pd|ALT_INV_Equal4~0_combout\,
	datad => \asp_pd|ALT_INV_correlation_min\(32),
	datae => \asp_pd|ALT_INV_correlation_max\(12),
	dataf => \asp_pd|ALT_INV_correlation_max\(32),
	combout => \asp_pd|sendSignal~10_combout\);

-- Location: FF_X42_Y4_N37
\asp_pd|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~29_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter\(12));

-- Location: FF_X39_Y3_N25
\asp_pd|counter_prev[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|counter\(12),
	sclr => \asp_pd|correlation_count_read~1_combout\,
	sload => VCC,
	ena => \asp_pd|counter_prev[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter_prev\(12));

-- Location: FF_X39_Y4_N50
\asp_pd|sendSignal.data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|sendSignal~10_combout\,
	asdata => \asp_pd|counter_prev\(12),
	sclr => \asp_pd|ALT_INV_sendSignal.data[15]~0_combout\,
	sload => \asp_pd|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|sendSignal.data\(12));

-- Location: LABCELL_X35_Y5_N45
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[11]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[11]~21_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) & ( (!\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11)) # (\tdma_min|slots|count\(2)))) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) & ( 
-- (!\tdma_min|slots|count\(2) & (!\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100001000100110011000100010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[11]~21_combout\);

-- Location: LABCELL_X36_Y5_N18
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[11]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[11]~20_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[11]~20_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[11]~21_combout\ & ( (!\tdma_min|slots|count\(0)) # 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[11]~21_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[11]~20_combout\))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[11]~20_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[11]~21_combout\ & ( (!\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\)))) # (\tdma_min|slots|count\(0) & 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[11]~21_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[11]~20_combout\)))) ) ) ) # ( 
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[11]~20_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[11]~21_combout\ & ( (!\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\)))) # (\tdma_min|slots|count\(0) & 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[11]~21_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[11]~20_combout\)))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[11]~20_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[11]~21_combout\ & ( (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[11]~21_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[11]~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[11]~20_combout\,
	datab => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[11]~21_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datae => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[11]~20_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[11]~21_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[11]~20_combout\);

-- Location: FF_X36_Y5_N19
\tdma_min|interfaces:1:interface|recv.data[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[11]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data[11]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y7_N51
\asp_pd|current_correlation_value~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~18_combout\ = ( \asp_pd|current_correlation_value~5_combout\ & ( \tdma_min|interfaces:1:interface|recv.data[11]~DUPLICATE_q\ ) ) # ( !\asp_pd|current_correlation_value~5_combout\ & ( \asp_pd|last_correlation_value\(11) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_recv.data[11]~DUPLICATE_q\,
	datad => \asp_pd|ALT_INV_last_correlation_value\(11),
	dataf => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	combout => \asp_pd|current_correlation_value~18_combout\);

-- Location: FF_X39_Y7_N53
\asp_pd|last_correlation_value[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|current_correlation_value~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(11));

-- Location: MLABCELL_X39_Y7_N24
\asp_pd|correlation_min[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|correlation_min[11]~feeder_combout\ = \asp_pd|last_correlation_value\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value\(11),
	combout => \asp_pd|correlation_min[11]~feeder_combout\);

-- Location: FF_X39_Y7_N26
\asp_pd|correlation_min[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|correlation_min[11]~feeder_combout\,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(11));

-- Location: MLABCELL_X39_Y7_N42
\asp_pd|sendSignal~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|sendSignal~18_combout\ = ( \asp_pd|correlation_max\(31) & ( \asp_pd|correlation_min\(31) & ( (!\asp_pd|peak_half~q\) # ((!\asp_pd|Equal4~0_combout\ & ((\asp_pd|correlation_max\(11)))) # (\asp_pd|Equal4~0_combout\ & (\asp_pd|correlation_min\(11)))) 
-- ) ) ) # ( !\asp_pd|correlation_max\(31) & ( \asp_pd|correlation_min\(31) & ( (!\asp_pd|peak_half~q\ & (\asp_pd|Equal4~0_combout\)) # (\asp_pd|peak_half~q\ & ((!\asp_pd|Equal4~0_combout\ & ((\asp_pd|correlation_max\(11)))) # (\asp_pd|Equal4~0_combout\ & 
-- (\asp_pd|correlation_min\(11))))) ) ) ) # ( \asp_pd|correlation_max\(31) & ( !\asp_pd|correlation_min\(31) & ( (!\asp_pd|peak_half~q\ & (!\asp_pd|Equal4~0_combout\)) # (\asp_pd|peak_half~q\ & ((!\asp_pd|Equal4~0_combout\ & 
-- ((\asp_pd|correlation_max\(11)))) # (\asp_pd|Equal4~0_combout\ & (\asp_pd|correlation_min\(11))))) ) ) ) # ( !\asp_pd|correlation_max\(31) & ( !\asp_pd|correlation_min\(31) & ( (\asp_pd|peak_half~q\ & ((!\asp_pd|Equal4~0_combout\ & 
-- ((\asp_pd|correlation_max\(11)))) # (\asp_pd|Equal4~0_combout\ & (\asp_pd|correlation_min\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_peak_half~q\,
	datab => \asp_pd|ALT_INV_Equal4~0_combout\,
	datac => \asp_pd|ALT_INV_correlation_min\(11),
	datad => \asp_pd|ALT_INV_correlation_max\(11),
	datae => \asp_pd|ALT_INV_correlation_max\(31),
	dataf => \asp_pd|ALT_INV_correlation_min\(31),
	combout => \asp_pd|sendSignal~18_combout\);

-- Location: FF_X42_Y4_N34
\asp_pd|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~61_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter\(11));

-- Location: MLABCELL_X39_Y3_N36
\asp_pd|counter_prev[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|counter_prev[11]~feeder_combout\ = ( \asp_pd|counter\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_pd|ALT_INV_counter\(11),
	combout => \asp_pd|counter_prev[11]~feeder_combout\);

-- Location: FF_X39_Y3_N38
\asp_pd|counter_prev[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|counter_prev[11]~feeder_combout\,
	sclr => \asp_pd|correlation_count_read~1_combout\,
	ena => \asp_pd|counter_prev[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter_prev\(11));

-- Location: FF_X39_Y7_N43
\asp_pd|sendSignal.data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|sendSignal~18_combout\,
	asdata => \asp_pd|counter_prev\(11),
	sclr => \asp_pd|ALT_INV_sendSignal.data[15]~0_combout\,
	sload => \asp_pd|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|sendSignal.data\(11));

-- Location: LABCELL_X31_Y5_N24
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[10]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[10]~22_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & ( 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10)) # (\tdma_min|slots|count\(2)) ) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[10]~22_combout\);

-- Location: LABCELL_X31_Y5_N30
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[10]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[10]~21_combout\ = ( \tdma_min|slots|count\(0) & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[10]~22_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[10]~22_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[10]~21_combout\))) ) ) ) # ( !\tdma_min|slots|count\(0) & ( 
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[10]~22_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\) # (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[10]~21_combout\) ) ) ) # ( \tdma_min|slots|count\(0) & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[10]~22_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[10]~22_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[10]~21_combout\))) ) ) ) # ( !\tdma_min|slots|count\(0) & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[10]~22_combout\ & ( 
-- (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[10]~21_combout\ & \tdma_min|slots|count[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111111110011111100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[10]~22_combout\,
	datab => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[10]~21_combout\,
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[10]~21_combout\,
	datae => \tdma_min|slots|ALT_INV_count\(0),
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[10]~22_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[10]~21_combout\);

-- Location: FF_X31_Y5_N31
\tdma_min|interfaces:1:interface|recv.data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[10]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(10));

-- Location: LABCELL_X36_Y5_N30
\asp_pd|current_correlation_value~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~31_combout\ = ( \asp_pd|current_correlation_value~0_combout\ & ( \tdma_min|interfaces:1:interface|recv.data\(10) ) ) # ( !\asp_pd|current_correlation_value~0_combout\ & ( \asp_pd|last_correlation_value\(30) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(10),
	datad => \asp_pd|ALT_INV_last_correlation_value\(30),
	dataf => \asp_pd|ALT_INV_current_correlation_value~0_combout\,
	combout => \asp_pd|current_correlation_value~31_combout\);

-- Location: FF_X40_Y5_N17
\asp_pd|last_correlation_value[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~31_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(30));

-- Location: MLABCELL_X39_Y7_N57
\asp_pd|correlation_min[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|correlation_min[30]~feeder_combout\ = \asp_pd|last_correlation_value\(30)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_last_correlation_value\(30),
	combout => \asp_pd|correlation_min[30]~feeder_combout\);

-- Location: FF_X39_Y7_N59
\asp_pd|correlation_min[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|correlation_min[30]~feeder_combout\,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(30));

-- Location: MLABCELL_X39_Y7_N0
\asp_pd|sendSignal~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|sendSignal~19_combout\ = ( \asp_pd|correlation_max\(10) & ( \asp_pd|correlation_min\(10) & ( ((!\asp_pd|Equal4~0_combout\ & ((\asp_pd|correlation_max\(30)))) # (\asp_pd|Equal4~0_combout\ & (\asp_pd|correlation_min\(30)))) # (\asp_pd|peak_half~q\) 
-- ) ) ) # ( !\asp_pd|correlation_max\(10) & ( \asp_pd|correlation_min\(10) & ( (!\asp_pd|Equal4~0_combout\ & (((!\asp_pd|peak_half~q\ & \asp_pd|correlation_max\(30))))) # (\asp_pd|Equal4~0_combout\ & (((\asp_pd|peak_half~q\)) # 
-- (\asp_pd|correlation_min\(30)))) ) ) ) # ( \asp_pd|correlation_max\(10) & ( !\asp_pd|correlation_min\(10) & ( (!\asp_pd|Equal4~0_combout\ & (((\asp_pd|correlation_max\(30)) # (\asp_pd|peak_half~q\)))) # (\asp_pd|Equal4~0_combout\ & 
-- (\asp_pd|correlation_min\(30) & (!\asp_pd|peak_half~q\))) ) ) ) # ( !\asp_pd|correlation_max\(10) & ( !\asp_pd|correlation_min\(10) & ( (!\asp_pd|peak_half~q\ & ((!\asp_pd|Equal4~0_combout\ & ((\asp_pd|correlation_max\(30)))) # (\asp_pd|Equal4~0_combout\ 
-- & (\asp_pd|correlation_min\(30))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Equal4~0_combout\,
	datab => \asp_pd|ALT_INV_correlation_min\(30),
	datac => \asp_pd|ALT_INV_peak_half~q\,
	datad => \asp_pd|ALT_INV_correlation_max\(30),
	datae => \asp_pd|ALT_INV_correlation_max\(10),
	dataf => \asp_pd|ALT_INV_correlation_min\(10),
	combout => \asp_pd|sendSignal~19_combout\);

-- Location: FF_X39_Y3_N7
\asp_pd|counter_prev[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|counter\(10),
	sclr => \asp_pd|correlation_count_read~1_combout\,
	sload => VCC,
	ena => \asp_pd|counter_prev[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter_prev\(10));

-- Location: FF_X39_Y7_N2
\asp_pd|sendSignal.data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|sendSignal~19_combout\,
	asdata => \asp_pd|counter_prev\(10),
	sclr => \asp_pd|ALT_INV_sendSignal.data[15]~0_combout\,
	sload => \asp_pd|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|sendSignal.data\(10));

-- Location: LABCELL_X33_Y5_N48
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[15]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[15]~24_combout\ = ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) & ( 
-- (\tdma_min|slots|count\(2)) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15)) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & ( 
-- !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) & ( (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) & !\tdma_min|slots|count\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000000000000001011111010111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	datac => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[15]~24_combout\);

-- Location: MLABCELL_X34_Y4_N30
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~35_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[15]~23_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[15]~24_combout\ & ( 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[15]~23_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[15]~24_combout\))) # 
-- (\tdma_min|slots|count\(0)) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[15]~23_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[15]~24_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ 
-- & ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[15]~23_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[15]~24_combout\)))) # (\tdma_min|slots|count\(0) & 
-- (((\tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[15]~23_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[15]~24_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[15]~23_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[15]~24_combout\)))) # 
-- (\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[15]~23_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[15]~24_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[15]~23_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[15]~24_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[15]~24_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[15]~23_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[15]~23_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[15]~24_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~35_combout\);

-- Location: FF_X34_Y4_N31
\tdma_min|interfaces:2:interface|recv.data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(15));

-- Location: FF_X35_Y2_N11
\asp_cor|avg_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|avg_data~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data\(15));

-- Location: LABCELL_X35_Y2_N9
\asp_cor|avg_data~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|avg_data~15_combout\ = ( \asp_cor|Equal0~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data\(15) ) ) # ( !\asp_cor|Equal0~0_combout\ & ( \asp_cor|avg_data\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(15),
	datad => \asp_cor|ALT_INV_avg_data\(15),
	dataf => \asp_cor|ALT_INV_Equal0~0_combout\,
	combout => \asp_cor|avg_data~15_combout\);

-- Location: LABCELL_X31_Y2_N48
\asp_cor|Selector24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector24~0_combout\ = ( \asp_cor|Mult0~25\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(17))) # (\asp_cor|state.S1~DUPLICATE_q\) ) ) # ( !\asp_cor|Mult0~25\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(17)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datab => \asp_cor|ALT_INV_state.S2~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(17),
	dataf => \asp_cor|ALT_INV_Mult0~25\,
	combout => \asp_cor|Selector24~0_combout\);

-- Location: FF_X31_Y2_N50
\asp_cor|correlation_pair_product[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(17));

-- Location: FF_X30_Y2_N52
\asp_cor|correlation[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~21_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation[17]~DUPLICATE_q\);

-- Location: FF_X30_Y3_N52
\asp_cor|sendSignal.data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|sendSignal.data[17]~feeder_combout\,
	asdata => \asp_cor|correlation[17]~DUPLICATE_q\,
	sclr => \asp_cor|ALT_INV_sendSignal~0_combout\,
	sload => \asp_cor|ALT_INV_correlation_first_half~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|sendSignal.data\(17));

-- Location: MLABCELL_X34_Y6_N51
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[14]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[14]~10_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[14]~10_combout\);

-- Location: MLABCELL_X34_Y6_N12
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~34_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[14]~11_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[14]~11_combout\ & ( ((!\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[14]~10_combout\))) # (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[14]~10_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[14]~11_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[14]~11_combout\ & ( (!\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\) # 
-- (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[14]~10_combout\)))) # (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[14]~10_combout\ & ((!\tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[14]~11_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[14]~11_combout\ & ( (!\tdma_min|slots|count\(0) & (((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[14]~10_combout\ & 
-- !\tdma_min|slots|count[1]~DUPLICATE_q\)))) # (\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\)) # (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[14]~10_combout\))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[14]~11_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[14]~11_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[14]~10_combout\))) # (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[14]~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[14]~10_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[14]~10_combout\,
	datad => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datae => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[14]~11_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[14]~11_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~34_combout\);

-- Location: FF_X34_Y6_N13
\tdma_min|interfaces:2:interface|recv.data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(14));

-- Location: MLABCELL_X34_Y6_N6
\asp_cor|avg_data~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|avg_data~14_combout\ = ( \asp_cor|avg_data\(14) & ( \tdma_min|interfaces:2:interface|recv.data\(14) ) ) # ( !\asp_cor|avg_data\(14) & ( \tdma_min|interfaces:2:interface|recv.data\(14) & ( \asp_cor|Equal0~0_combout\ ) ) ) # ( 
-- \asp_cor|avg_data\(14) & ( !\tdma_min|interfaces:2:interface|recv.data\(14) & ( !\asp_cor|Equal0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_Equal0~0_combout\,
	datae => \asp_cor|ALT_INV_avg_data\(14),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(14),
	combout => \asp_cor|avg_data~14_combout\);

-- Location: LABCELL_X31_Y2_N27
\asp_cor|Selector25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector25~0_combout\ = ( \asp_cor|Mult0~24\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(16))) # (\asp_cor|state.S1~DUPLICATE_q\) ) ) # ( !\asp_cor|Mult0~24\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(16)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datab => \asp_cor|ALT_INV_state.S2~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(16),
	dataf => \asp_cor|ALT_INV_Mult0~24\,
	combout => \asp_cor|Selector25~0_combout\);

-- Location: FF_X31_Y2_N28
\asp_cor|correlation_pair_product[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(16));

-- Location: FF_X30_Y2_N50
\asp_cor|correlation[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~29_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(16));

-- Location: FF_X30_Y3_N31
\asp_cor|sendSignal.data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|sendSignal.data[16]~feeder_combout\,
	asdata => \asp_cor|correlation\(16),
	sclr => \asp_cor|ALT_INV_sendSignal~0_combout\,
	sload => \asp_cor|ALT_INV_correlation_first_half~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|sendSignal.data\(16));

-- Location: MLABCELL_X34_Y6_N33
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[13]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[13]~11_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[13]~11_combout\);

-- Location: MLABCELL_X34_Y6_N36
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~33_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[13]~12_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[13]~12_combout\ & ( ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[13]~11_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[13]~11_combout\)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[13]~12_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[13]~12_combout\ & ( (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[13]~11_combout\ & 
-- (!\tdma_min|slots|count[1]~DUPLICATE_q\))) # (\tdma_min|slots|count\(0) & (((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[13]~11_combout\) # (\tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[13]~12_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[13]~12_combout\ & ( (!\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\)) # 
-- (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[13]~11_combout\))) # (\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\ & \tdma_min|fabric|staging:2:stage|switches:3:switch|x[13]~11_combout\)))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[13]~12_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[13]~12_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[13]~11_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[13]~11_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[13]~11_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[13]~11_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[13]~12_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[13]~12_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~33_combout\);

-- Location: FF_X34_Y6_N38
\tdma_min|interfaces:2:interface|recv.data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(13));

-- Location: MLABCELL_X34_Y6_N45
\asp_cor|avg_data~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|avg_data~13_combout\ = ( \asp_cor|avg_data\(13) & ( \tdma_min|interfaces:2:interface|recv.data\(13) ) ) # ( !\asp_cor|avg_data\(13) & ( \tdma_min|interfaces:2:interface|recv.data\(13) & ( \asp_cor|Equal0~0_combout\ ) ) ) # ( 
-- \asp_cor|avg_data\(13) & ( !\tdma_min|interfaces:2:interface|recv.data\(13) & ( !\asp_cor|Equal0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_Equal0~0_combout\,
	datae => \asp_cor|ALT_INV_avg_data\(13),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(13),
	combout => \asp_cor|avg_data~13_combout\);

-- Location: LABCELL_X31_Y2_N24
\asp_cor|Selector26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector26~0_combout\ = ( \asp_cor|Mult0~23\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(15))) # (\asp_cor|state.S1~DUPLICATE_q\) ) ) # ( !\asp_cor|Mult0~23\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(15)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datab => \asp_cor|ALT_INV_state.S2~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(15),
	dataf => \asp_cor|ALT_INV_Mult0~23\,
	combout => \asp_cor|Selector26~0_combout\);

-- Location: FF_X31_Y2_N26
\asp_cor|correlation_pair_product[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(15));

-- Location: FF_X30_Y2_N47
\asp_cor|correlation[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~153_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(15));

-- Location: FF_X30_Y3_N37
\asp_cor|sendSignal.data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|sendSignal.data[15]~feeder_combout\,
	asdata => \asp_cor|correlation\(15),
	sclr => \asp_cor|ALT_INV_sendSignal~0_combout\,
	sload => \asp_cor|ALT_INV_correlation_first_half~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|sendSignal.data\(15));

-- Location: LABCELL_X31_Y5_N9
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[9]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[9]~19_combout\ = ( !\tdma_min|slots|count\(2) & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) & ( \tdma_min|interfaces:2:interface|ack~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[9]~19_combout\);

-- Location: MLABCELL_X34_Y5_N18
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[9]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[9]~19_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[9]~20_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[9]~19_combout\ & ( 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:1:switch|x[9]~20_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[9]~19_combout\)))) # 
-- (\tdma_min|slots|count\(0)) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[9]~20_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[9]~19_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (\tdma_min|fabric|staging:2:stage|switches:1:switch|x[9]~20_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[9]~19_combout\))))) # (\tdma_min|slots|count\(0) & 
-- (((\tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[9]~20_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[9]~19_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:1:switch|x[9]~20_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[9]~19_combout\))))) # 
-- (\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[9]~20_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[9]~19_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:1:switch|x[9]~20_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[9]~19_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[9]~20_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[9]~19_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[9]~20_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[9]~19_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[9]~19_combout\);

-- Location: FF_X34_Y5_N19
\tdma_min|interfaces:1:interface|recv.data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(9));

-- Location: LABCELL_X35_Y6_N0
\asp_pd|current_correlation_value~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~16_combout\ = ( \tdma_min|interfaces:1:interface|recv.data\(9) & ( \asp_pd|current_correlation_value~5_combout\ ) ) # ( \tdma_min|interfaces:1:interface|recv.data\(9) & ( !\asp_pd|current_correlation_value~5_combout\ & ( 
-- \asp_pd|last_correlation_value\(9) ) ) ) # ( !\tdma_min|interfaces:1:interface|recv.data\(9) & ( !\asp_pd|current_correlation_value~5_combout\ & ( \asp_pd|last_correlation_value\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_last_correlation_value\(9),
	datae => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(9),
	dataf => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	combout => \asp_pd|current_correlation_value~16_combout\);

-- Location: FF_X35_Y6_N17
\asp_pd|last_correlation_value[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~16_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(9));

-- Location: MLABCELL_X39_Y7_N9
\asp_pd|correlation_max[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|correlation_max[9]~feeder_combout\ = ( \asp_pd|last_correlation_value\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_pd|ALT_INV_last_correlation_value\(9),
	combout => \asp_pd|correlation_max[9]~feeder_combout\);

-- Location: FF_X39_Y7_N10
\asp_pd|correlation_max[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|correlation_max[9]~feeder_combout\,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(9));

-- Location: MLABCELL_X39_Y8_N0
\asp_pd|sendSignal~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|sendSignal~17_combout\ = ( \asp_pd|correlation_max\(29) & ( \asp_pd|correlation_min\(9) & ( (!\asp_pd|Equal4~0_combout\ & (((!\asp_pd|peak_half~q\)) # (\asp_pd|correlation_max\(9)))) # (\asp_pd|Equal4~0_combout\ & (((\asp_pd|correlation_min\(29)) 
-- # (\asp_pd|peak_half~q\)))) ) ) ) # ( !\asp_pd|correlation_max\(29) & ( \asp_pd|correlation_min\(9) & ( (!\asp_pd|Equal4~0_combout\ & (\asp_pd|correlation_max\(9) & (\asp_pd|peak_half~q\))) # (\asp_pd|Equal4~0_combout\ & (((\asp_pd|correlation_min\(29)) # 
-- (\asp_pd|peak_half~q\)))) ) ) ) # ( \asp_pd|correlation_max\(29) & ( !\asp_pd|correlation_min\(9) & ( (!\asp_pd|Equal4~0_combout\ & (((!\asp_pd|peak_half~q\)) # (\asp_pd|correlation_max\(9)))) # (\asp_pd|Equal4~0_combout\ & (((!\asp_pd|peak_half~q\ & 
-- \asp_pd|correlation_min\(29))))) ) ) ) # ( !\asp_pd|correlation_max\(29) & ( !\asp_pd|correlation_min\(9) & ( (!\asp_pd|Equal4~0_combout\ & (\asp_pd|correlation_max\(9) & (\asp_pd|peak_half~q\))) # (\asp_pd|Equal4~0_combout\ & (((!\asp_pd|peak_half~q\ & 
-- \asp_pd|correlation_min\(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_Equal4~0_combout\,
	datab => \asp_pd|ALT_INV_correlation_max\(9),
	datac => \asp_pd|ALT_INV_peak_half~q\,
	datad => \asp_pd|ALT_INV_correlation_min\(29),
	datae => \asp_pd|ALT_INV_correlation_max\(29),
	dataf => \asp_pd|ALT_INV_correlation_min\(9),
	combout => \asp_pd|sendSignal~17_combout\);

-- Location: MLABCELL_X39_Y3_N9
\asp_pd|counter_prev[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|counter_prev[9]~feeder_combout\ = ( \asp_pd|counter\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_pd|ALT_INV_counter\(9),
	combout => \asp_pd|counter_prev[9]~feeder_combout\);

-- Location: FF_X39_Y3_N10
\asp_pd|counter_prev[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|counter_prev[9]~feeder_combout\,
	sclr => \asp_pd|correlation_count_read~1_combout\,
	ena => \asp_pd|counter_prev[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter_prev\(9));

-- Location: FF_X39_Y8_N1
\asp_pd|sendSignal.data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|sendSignal~17_combout\,
	asdata => \asp_pd|counter_prev\(9),
	sclr => \asp_pd|ALT_INV_sendSignal.data[15]~0_combout\,
	sload => \asp_pd|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|sendSignal.data\(9));

-- Location: LABCELL_X33_Y5_N3
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[8]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[8]~23_combout\ = ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) & ( 
-- (!\tdma_min|slots|count\(2)) # (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8)) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) & ( (\tdma_min|slots|count\(2) & \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000000000010101111101011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	datae => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[8]~23_combout\);

-- Location: MLABCELL_X34_Y5_N24
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[8]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[8]~22_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[8]~22_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[8]~23_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((!\tdma_min|slots|count[1]~DUPLICATE_q\) # (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[8]~22_combout\)))) # (\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\)) # 
-- (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[8]~23_combout\))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[8]~22_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[8]~23_combout\ & ( (!\tdma_min|slots|count\(0) 
-- & (((!\tdma_min|slots|count[1]~DUPLICATE_q\) # (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[8]~22_combout\)))) # (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[8]~23_combout\ & 
-- (!\tdma_min|slots|count[1]~DUPLICATE_q\))) ) ) ) # ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[8]~22_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[8]~23_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((\tdma_min|slots|count[1]~DUPLICATE_q\ & \tdma_min|fabric|staging:2:stage|switches:3:switch|x[8]~22_combout\)))) # (\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\)) # 
-- (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[8]~23_combout\))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[8]~22_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[8]~23_combout\ & ( (!\tdma_min|slots|count\(0) 
-- & (((\tdma_min|slots|count[1]~DUPLICATE_q\ & \tdma_min|fabric|staging:2:stage|switches:3:switch|x[8]~22_combout\)))) # (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[8]~23_combout\ & 
-- (!\tdma_min|slots|count[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[8]~23_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[8]~22_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[8]~22_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[8]~23_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[8]~22_combout\);

-- Location: FF_X34_Y5_N25
\tdma_min|interfaces:1:interface|recv.data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[8]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(8));

-- Location: LABCELL_X37_Y5_N18
\asp_pd|current_correlation_value~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~28_combout\ = ( \asp_pd|last_correlation_value\(28) & ( (!\asp_pd|current_correlation_value~0_combout\) # (\tdma_min|interfaces:1:interface|recv.data\(8)) ) ) # ( !\asp_pd|last_correlation_value\(28) & ( 
-- (\asp_pd|current_correlation_value~0_combout\ & \tdma_min|interfaces:1:interface|recv.data\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_current_correlation_value~0_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(8),
	dataf => \asp_pd|ALT_INV_last_correlation_value\(28),
	combout => \asp_pd|current_correlation_value~28_combout\);

-- Location: FF_X39_Y5_N50
\asp_pd|last_correlation_value[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~28_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(28));

-- Location: FF_X40_Y5_N23
\asp_pd|correlation_max[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(28),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(28));

-- Location: MLABCELL_X39_Y8_N18
\asp_pd|sendSignal~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|sendSignal~20_combout\ = ( \asp_pd|peak_half~q\ & ( \asp_pd|correlation_min\(8) & ( (\asp_pd|Equal4~0_combout\) # (\asp_pd|correlation_max\(8)) ) ) ) # ( !\asp_pd|peak_half~q\ & ( \asp_pd|correlation_min\(8) & ( (!\asp_pd|Equal4~0_combout\ & 
-- (\asp_pd|correlation_max\(28))) # (\asp_pd|Equal4~0_combout\ & ((\asp_pd|correlation_min\(28)))) ) ) ) # ( \asp_pd|peak_half~q\ & ( !\asp_pd|correlation_min\(8) & ( (\asp_pd|correlation_max\(8) & !\asp_pd|Equal4~0_combout\) ) ) ) # ( !\asp_pd|peak_half~q\ 
-- & ( !\asp_pd|correlation_min\(8) & ( (!\asp_pd|Equal4~0_combout\ & (\asp_pd|correlation_max\(28))) # (\asp_pd|Equal4~0_combout\ & ((\asp_pd|correlation_min\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110000000001010101001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_max\(28),
	datab => \asp_pd|ALT_INV_correlation_min\(28),
	datac => \asp_pd|ALT_INV_correlation_max\(8),
	datad => \asp_pd|ALT_INV_Equal4~0_combout\,
	datae => \asp_pd|ALT_INV_peak_half~q\,
	dataf => \asp_pd|ALT_INV_correlation_min\(8),
	combout => \asp_pd|sendSignal~20_combout\);

-- Location: FF_X42_Y4_N25
\asp_pd|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~69_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter\(8));

-- Location: MLABCELL_X39_Y3_N18
\asp_pd|counter_prev[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|counter_prev[8]~feeder_combout\ = ( \asp_pd|counter\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_pd|ALT_INV_counter\(8),
	combout => \asp_pd|counter_prev[8]~feeder_combout\);

-- Location: FF_X39_Y3_N19
\asp_pd|counter_prev[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|counter_prev[8]~feeder_combout\,
	sclr => \asp_pd|correlation_count_read~1_combout\,
	ena => \asp_pd|counter_prev[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter_prev\(8));

-- Location: FF_X39_Y8_N19
\asp_pd|sendSignal.data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|sendSignal~20_combout\,
	asdata => \asp_pd|counter_prev\(8),
	sclr => \asp_pd|ALT_INV_sendSignal.data[15]~0_combout\,
	sload => \asp_pd|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|sendSignal.data\(8));

-- Location: LABCELL_X33_Y6_N51
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[7]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[7]~18_combout\ = ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & ( (!\tdma_min|slots|count\(2) & 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7)))) # (\tdma_min|slots|count\(2) & (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[7]~18_combout\);

-- Location: LABCELL_X31_Y3_N51
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[7]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[7]~17_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) & ( \tdma_min|interfaces:3:interface|ack~combout\ & ( !\tdma_min|slots|count\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[7]~17_combout\);

-- Location: LABCELL_X29_Y5_N36
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[7]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[7]~18_combout\ = (!\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ((!\tdma_min|slots|count\(2) & 
-- ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7)))) # (\tdma_min|slots|count\(2) & (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000000100100011000000010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[7]~18_combout\);

-- Location: LABCELL_X37_Y5_N12
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[7]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[7]~17_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[7]~17_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[7]~18_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[7]~18_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\))) # (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\) # 
-- ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[7]~17_combout\)))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[7]~17_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[7]~18_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & (!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[7]~18_combout\)))) # (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\) # 
-- ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[7]~17_combout\)))) ) ) ) # ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[7]~17_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[7]~18_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & (((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[7]~18_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\))) # (\tdma_min|slots|count\(0) & (\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[7]~17_combout\))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[7]~17_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[7]~18_combout\ & ( (!\tdma_min|slots|count\(0) 
-- & (!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[7]~18_combout\)))) # (\tdma_min|slots|count\(0) & (\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[7]~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datac => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[7]~17_combout\,
	datad => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[7]~18_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[7]~17_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[7]~18_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[7]~17_combout\);

-- Location: FF_X37_Y5_N14
\tdma_min|interfaces:1:interface|recv.data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[7]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(7));

-- Location: LABCELL_X37_Y5_N21
\asp_pd|current_correlation_value~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~14_combout\ = ( \asp_pd|current_correlation_value~5_combout\ & ( \tdma_min|interfaces:1:interface|recv.data\(7) ) ) # ( !\asp_pd|current_correlation_value~5_combout\ & ( \asp_pd|last_correlation_value[7]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(7),
	datad => \asp_pd|ALT_INV_last_correlation_value[7]~DUPLICATE_q\,
	dataf => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	combout => \asp_pd|current_correlation_value~14_combout\);

-- Location: FF_X39_Y7_N4
\asp_pd|last_correlation_value[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(7));

-- Location: FF_X39_Y7_N19
\asp_pd|correlation_max[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(7),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(7));

-- Location: FF_X39_Y8_N49
\asp_pd|correlation_min[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|correlation_min[7]~feeder_combout\,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min[7]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y8_N36
\asp_pd|sendSignal~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|sendSignal~15_combout\ = ( \asp_pd|correlation_min[7]~DUPLICATE_q\ & ( \asp_pd|correlation_min\(27) & ( ((!\asp_pd|peak_half~q\ & ((\asp_pd|correlation_max[27]~DUPLICATE_q\))) # (\asp_pd|peak_half~q\ & (\asp_pd|correlation_max\(7)))) # 
-- (\asp_pd|Equal4~0_combout\) ) ) ) # ( !\asp_pd|correlation_min[7]~DUPLICATE_q\ & ( \asp_pd|correlation_min\(27) & ( (!\asp_pd|peak_half~q\ & (((\asp_pd|Equal4~0_combout\) # (\asp_pd|correlation_max[27]~DUPLICATE_q\)))) # (\asp_pd|peak_half~q\ & 
-- (\asp_pd|correlation_max\(7) & ((!\asp_pd|Equal4~0_combout\)))) ) ) ) # ( \asp_pd|correlation_min[7]~DUPLICATE_q\ & ( !\asp_pd|correlation_min\(27) & ( (!\asp_pd|peak_half~q\ & (((\asp_pd|correlation_max[27]~DUPLICATE_q\ & !\asp_pd|Equal4~0_combout\)))) # 
-- (\asp_pd|peak_half~q\ & (((\asp_pd|Equal4~0_combout\)) # (\asp_pd|correlation_max\(7)))) ) ) ) # ( !\asp_pd|correlation_min[7]~DUPLICATE_q\ & ( !\asp_pd|correlation_min\(27) & ( (!\asp_pd|Equal4~0_combout\ & ((!\asp_pd|peak_half~q\ & 
-- ((\asp_pd|correlation_max[27]~DUPLICATE_q\))) # (\asp_pd|peak_half~q\ & (\asp_pd|correlation_max\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_max\(7),
	datab => \asp_pd|ALT_INV_correlation_max[27]~DUPLICATE_q\,
	datac => \asp_pd|ALT_INV_peak_half~q\,
	datad => \asp_pd|ALT_INV_Equal4~0_combout\,
	datae => \asp_pd|ALT_INV_correlation_min[7]~DUPLICATE_q\,
	dataf => \asp_pd|ALT_INV_correlation_min\(27),
	combout => \asp_pd|sendSignal~15_combout\);

-- Location: FF_X39_Y3_N56
\asp_pd|counter_prev[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|counter\(7),
	sclr => \asp_pd|correlation_count_read~1_combout\,
	sload => VCC,
	ena => \asp_pd|counter_prev[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter_prev\(7));

-- Location: FF_X39_Y8_N37
\asp_pd|sendSignal.data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|sendSignal~15_combout\,
	asdata => \asp_pd|counter_prev\(7),
	sclr => \asp_pd|ALT_INV_sendSignal.data[15]~0_combout\,
	sload => \asp_pd|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|sendSignal.data\(7));

-- Location: LABCELL_X33_Y5_N24
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[6]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[6]~19_combout\ = ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) & ( 
-- (\tdma_min|slots|count\(2)) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6)) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & ( 
-- !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) & ( (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) & !\tdma_min|slots|count\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000000000000000000111111001111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	datac => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[6]~19_combout\);

-- Location: LABCELL_X33_Y5_N12
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[6]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[6]~18_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[6]~18_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[6]~19_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ 
-- & (((!\tdma_min|slots|count\(0))) # (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[6]~19_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[6]~18_combout\) # (\tdma_min|slots|count\(0))))) 
-- ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[6]~18_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[6]~19_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (((!\tdma_min|slots|count\(0))) # 
-- (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[6]~19_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (((!\tdma_min|slots|count\(0) & \tdma_min|fabric|staging:2:stage|switches:3:switch|x[6]~18_combout\)))) ) ) ) # ( 
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[6]~18_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[6]~19_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[6]~19_combout\ 
-- & (\tdma_min|slots|count\(0)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[6]~18_combout\) # (\tdma_min|slots|count\(0))))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[6]~18_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[6]~19_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[6]~19_combout\ & (\tdma_min|slots|count\(0)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (((!\tdma_min|slots|count\(0) & \tdma_min|fabric|staging:2:stage|switches:3:switch|x[6]~18_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datab => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[6]~19_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[6]~18_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[6]~18_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[6]~19_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[6]~18_combout\);

-- Location: FF_X33_Y5_N13
\tdma_min|interfaces:1:interface|recv.data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[6]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(6));

-- Location: LABCELL_X37_Y5_N0
\asp_pd|current_correlation_value~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~30_combout\ = ( \tdma_min|interfaces:1:interface|recv.data\(6) & ( (\asp_pd|last_correlation_value\(26)) # (\asp_pd|current_correlation_value~0_combout\) ) ) # ( !\tdma_min|interfaces:1:interface|recv.data\(6) & ( 
-- (!\asp_pd|current_correlation_value~0_combout\ & \asp_pd|last_correlation_value\(26)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_current_correlation_value~0_combout\,
	datad => \asp_pd|ALT_INV_last_correlation_value\(26),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(6),
	combout => \asp_pd|current_correlation_value~30_combout\);

-- Location: FF_X37_Y5_N2
\asp_pd|last_correlation_value[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|current_correlation_value~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(26));

-- Location: FF_X40_Y4_N59
\asp_pd|correlation_max[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(26),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(26));

-- Location: MLABCELL_X39_Y8_N54
\asp_pd|sendSignal~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|sendSignal~16_combout\ = ( \asp_pd|correlation_max\(6) & ( \asp_pd|correlation_min\(26) & ( (!\asp_pd|peak_half~q\ & (((\asp_pd|Equal4~0_combout\)) # (\asp_pd|correlation_max\(26)))) # (\asp_pd|peak_half~q\ & (((!\asp_pd|Equal4~0_combout\) # 
-- (\asp_pd|correlation_min\(6))))) ) ) ) # ( !\asp_pd|correlation_max\(6) & ( \asp_pd|correlation_min\(26) & ( (!\asp_pd|peak_half~q\ & (((\asp_pd|Equal4~0_combout\)) # (\asp_pd|correlation_max\(26)))) # (\asp_pd|peak_half~q\ & (((\asp_pd|Equal4~0_combout\ 
-- & \asp_pd|correlation_min\(6))))) ) ) ) # ( \asp_pd|correlation_max\(6) & ( !\asp_pd|correlation_min\(26) & ( (!\asp_pd|peak_half~q\ & (\asp_pd|correlation_max\(26) & (!\asp_pd|Equal4~0_combout\))) # (\asp_pd|peak_half~q\ & (((!\asp_pd|Equal4~0_combout\) 
-- # (\asp_pd|correlation_min\(6))))) ) ) ) # ( !\asp_pd|correlation_max\(6) & ( !\asp_pd|correlation_min\(26) & ( (!\asp_pd|peak_half~q\ & (\asp_pd|correlation_max\(26) & (!\asp_pd|Equal4~0_combout\))) # (\asp_pd|peak_half~q\ & (((\asp_pd|Equal4~0_combout\ 
-- & \asp_pd|correlation_min\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_peak_half~q\,
	datab => \asp_pd|ALT_INV_correlation_max\(26),
	datac => \asp_pd|ALT_INV_Equal4~0_combout\,
	datad => \asp_pd|ALT_INV_correlation_min\(6),
	datae => \asp_pd|ALT_INV_correlation_max\(6),
	dataf => \asp_pd|ALT_INV_correlation_min\(26),
	combout => \asp_pd|sendSignal~16_combout\);

-- Location: FF_X42_Y4_N19
\asp_pd|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~53_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter\(6));

-- Location: FF_X39_Y3_N17
\asp_pd|counter_prev[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|counter\(6),
	sclr => \asp_pd|correlation_count_read~1_combout\,
	sload => VCC,
	ena => \asp_pd|counter_prev[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter_prev\(6));

-- Location: FF_X39_Y8_N55
\asp_pd|sendSignal.data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|sendSignal~16_combout\,
	asdata => \asp_pd|counter_prev\(6),
	sclr => \asp_pd|ALT_INV_sendSignal.data[15]~0_combout\,
	sload => \asp_pd|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|sendSignal.data\(6));

-- Location: LABCELL_X36_Y6_N9
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[5]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[5]~16_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) & ( (!\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & 
-- ((!\tdma_min|slots|count\(2)) # (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5)))) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) & ( 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) & (\tdma_min|slots|count\(2) & !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000011010000110100001101000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[5]~16_combout\);

-- Location: LABCELL_X36_Y6_N12
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[5]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[5]~15_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~16_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[5]~16_combout\ & ( 
-- (!\tdma_min|slots|count[1]~DUPLICATE_q\) # ((!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[5]~15_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[5]~15_combout\)))) ) ) ) 
-- # ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~16_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[5]~16_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (((!\tdma_min|slots|count\(0))))) # 
-- (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[5]~15_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[5]~15_combout\))))) ) ) ) 
-- # ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~16_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[5]~16_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (((\tdma_min|slots|count\(0))))) # 
-- (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[5]~15_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[5]~15_combout\))))) ) ) ) 
-- # ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~16_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[5]~16_combout\ & ( (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[5]~15_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[5]~15_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[5]~15_combout\,
	datab => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datac => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[5]~15_combout\,
	datad => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~16_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[5]~16_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[5]~15_combout\);

-- Location: FF_X36_Y6_N13
\tdma_min|interfaces:1:interface|recv.data[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data[5]~DUPLICATE_q\);

-- Location: LABCELL_X37_Y6_N36
\asp_pd|current_correlation_value~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~25_combout\ = ( \asp_pd|current_correlation_value~0_combout\ & ( \tdma_min|interfaces:1:interface|recv.data[5]~DUPLICATE_q\ ) ) # ( !\asp_pd|current_correlation_value~0_combout\ & ( \asp_pd|last_correlation_value\(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value\(25),
	datad => \tdma_min|interfaces:1:interface|ALT_INV_recv.data[5]~DUPLICATE_q\,
	dataf => \asp_pd|ALT_INV_current_correlation_value~0_combout\,
	combout => \asp_pd|current_correlation_value~25_combout\);

-- Location: FF_X37_Y6_N47
\asp_pd|last_correlation_value[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~25_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(25));

-- Location: FF_X37_Y7_N23
\asp_pd|correlation_min[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(25),
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(25));

-- Location: MLABCELL_X39_Y8_N12
\asp_pd|sendSignal~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|sendSignal~13_combout\ = ( \asp_pd|peak_half~q\ & ( \asp_pd|correlation_min\(5) & ( (\asp_pd|Equal4~0_combout\) # (\asp_pd|correlation_max[5]~DUPLICATE_q\) ) ) ) # ( !\asp_pd|peak_half~q\ & ( \asp_pd|correlation_min\(5) & ( 
-- (!\asp_pd|Equal4~0_combout\ & ((\asp_pd|correlation_max\(25)))) # (\asp_pd|Equal4~0_combout\ & (\asp_pd|correlation_min\(25))) ) ) ) # ( \asp_pd|peak_half~q\ & ( !\asp_pd|correlation_min\(5) & ( (\asp_pd|correlation_max[5]~DUPLICATE_q\ & 
-- !\asp_pd|Equal4~0_combout\) ) ) ) # ( !\asp_pd|peak_half~q\ & ( !\asp_pd|correlation_min\(5) & ( (!\asp_pd|Equal4~0_combout\ & ((\asp_pd|correlation_max\(25)))) # (\asp_pd|Equal4~0_combout\ & (\asp_pd|correlation_min\(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_min\(25),
	datab => \asp_pd|ALT_INV_correlation_max[5]~DUPLICATE_q\,
	datac => \asp_pd|ALT_INV_Equal4~0_combout\,
	datad => \asp_pd|ALT_INV_correlation_max\(25),
	datae => \asp_pd|ALT_INV_peak_half~q\,
	dataf => \asp_pd|ALT_INV_correlation_min\(5),
	combout => \asp_pd|sendSignal~13_combout\);

-- Location: FF_X42_Y4_N16
\asp_pd|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~41_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter\(5));

-- Location: MLABCELL_X39_Y3_N33
\asp_pd|counter_prev[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|counter_prev[5]~feeder_combout\ = ( \asp_pd|counter\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_pd|ALT_INV_counter\(5),
	combout => \asp_pd|counter_prev[5]~feeder_combout\);

-- Location: FF_X39_Y3_N34
\asp_pd|counter_prev[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|counter_prev[5]~feeder_combout\,
	sclr => \asp_pd|correlation_count_read~1_combout\,
	ena => \asp_pd|counter_prev[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter_prev\(5));

-- Location: FF_X39_Y8_N13
\asp_pd|sendSignal.data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|sendSignal~13_combout\,
	asdata => \asp_pd|counter_prev\(5),
	sclr => \asp_pd|ALT_INV_sendSignal.data[15]~0_combout\,
	sload => \asp_pd|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|sendSignal.data\(5));

-- Location: LABCELL_X35_Y5_N0
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~13_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & ( 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12)) # (\tdma_min|slots|count\(2)) ) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~13_combout\);

-- Location: LABCELL_X36_Y5_N42
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~32_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[12]~12_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[12]~13_combout\ & ( (!\tdma_min|slots|count\(0)) # 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[12]~12_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~13_combout\)))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[12]~12_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[12]~13_combout\ & ( (!\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\)))) # (\tdma_min|slots|count\(0) & 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[12]~12_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~13_combout\))))) ) ) ) # ( 
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[12]~12_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[12]~13_combout\ & ( (!\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\)))) # (\tdma_min|slots|count\(0) & 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[12]~12_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~13_combout\))))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[12]~12_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[12]~13_combout\ & ( (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[12]~12_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~13_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[12]~12_combout\,
	datab => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~13_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datae => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[12]~12_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[12]~13_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~32_combout\);

-- Location: FF_X36_Y5_N43
\tdma_min|interfaces:2:interface|recv.data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(12));

-- Location: FF_X33_Y3_N14
\asp_cor|avg_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|avg_data~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data\(12));

-- Location: LABCELL_X33_Y3_N12
\asp_cor|avg_data~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|avg_data~12_combout\ = ( \asp_cor|avg_data\(12) & ( \asp_cor|Equal0~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data\(12) ) ) ) # ( !\asp_cor|avg_data\(12) & ( \asp_cor|Equal0~0_combout\ & ( 
-- \tdma_min|interfaces:2:interface|recv.data\(12) ) ) ) # ( \asp_cor|avg_data\(12) & ( !\asp_cor|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(12),
	datae => \asp_cor|ALT_INV_avg_data\(12),
	dataf => \asp_cor|ALT_INV_Equal0~0_combout\,
	combout => \asp_cor|avg_data~12_combout\);

-- Location: LABCELL_X31_Y2_N0
\asp_cor|Selector27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector27~0_combout\ = ( \asp_cor|Mult0~22\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(14))) # (\asp_cor|state.S1~DUPLICATE_q\) ) ) # ( !\asp_cor|Mult0~22\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(14)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datab => \asp_cor|ALT_INV_state.S2~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(14),
	dataf => \asp_cor|ALT_INV_Mult0~22\,
	combout => \asp_cor|Selector27~0_combout\);

-- Location: FF_X31_Y2_N2
\asp_cor|correlation_pair_product[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(14));

-- Location: FF_X30_Y2_N43
\asp_cor|correlation[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~49_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(14));

-- Location: FF_X30_Y3_N19
\asp_cor|sendSignal.data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|sendSignal.data[14]~feeder_combout\,
	asdata => \asp_cor|correlation\(14),
	sclr => \asp_cor|ALT_INV_sendSignal~0_combout\,
	sload => \asp_cor|ALT_INV_correlation_first_half~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|sendSignal.data\(14));

-- Location: LABCELL_X33_Y5_N30
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[11]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[11]~20_combout\ = ( !\tdma_min|slots|count\(2) & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) & ( \tdma_min|interfaces:2:interface|ack~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[11]~20_combout\);

-- Location: LABCELL_X36_Y5_N24
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~31_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[11]~20_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[11]~21_combout\ & ( 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[11]~20_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[11]~21_combout\)))) # 
-- (\tdma_min|slots|count\(0)) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[11]~20_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[11]~21_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ 
-- & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[11]~20_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[11]~21_combout\))))) # (\tdma_min|slots|count\(0) & 
-- (((\tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[11]~20_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[11]~21_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[11]~20_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[11]~21_combout\))))) # 
-- (\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[11]~20_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[11]~21_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[11]~20_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[11]~21_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[11]~20_combout\,
	datab => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[11]~21_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datae => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[11]~20_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[11]~21_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~31_combout\);

-- Location: FF_X36_Y5_N25
\tdma_min|interfaces:2:interface|recv.data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(11));

-- Location: LABCELL_X33_Y4_N24
\asp_cor|avg_data~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|avg_data~11_combout\ = ( \asp_cor|avg_data\(11) & ( \tdma_min|interfaces:2:interface|recv.data\(11) ) ) # ( !\asp_cor|avg_data\(11) & ( \tdma_min|interfaces:2:interface|recv.data\(11) & ( \asp_cor|Equal0~0_combout\ ) ) ) # ( 
-- \asp_cor|avg_data\(11) & ( !\tdma_min|interfaces:2:interface|recv.data\(11) & ( !\asp_cor|Equal0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_Equal0~0_combout\,
	datae => \asp_cor|ALT_INV_avg_data\(11),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(11),
	combout => \asp_cor|avg_data~11_combout\);

-- Location: LABCELL_X31_Y2_N30
\asp_cor|Selector28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector28~0_combout\ = ( \asp_cor|Mult0~21\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(13))) # (\asp_cor|state.S1~DUPLICATE_q\) ) ) # ( !\asp_cor|Mult0~21\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(13)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datab => \asp_cor|ALT_INV_state.S2~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(13),
	dataf => \asp_cor|ALT_INV_Mult0~21\,
	combout => \asp_cor|Selector28~0_combout\);

-- Location: FF_X31_Y2_N31
\asp_cor|correlation_pair_product[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(13));

-- Location: FF_X30_Y2_N40
\asp_cor|correlation[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~57_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(13));

-- Location: FF_X30_Y3_N16
\asp_cor|sendSignal.data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|sendSignal.data[13]~feeder_combout\,
	asdata => \asp_cor|correlation\(13),
	sclr => \asp_cor|ALT_INV_sendSignal~0_combout\,
	sload => \asp_cor|ALT_INV_correlation_first_half~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|sendSignal.data\(13));

-- Location: LABCELL_X31_Y5_N45
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[10]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[10]~21_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[10]~21_combout\);

-- Location: LABCELL_X31_Y5_N18
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~30_combout\ = ( \tdma_min|slots|count\(0) & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[10]~22_combout\ & ( (\tdma_min|slots|count[1]~DUPLICATE_q\) # 
-- (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[10]~21_combout\) ) ) ) # ( !\tdma_min|slots|count\(0) & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[10]~22_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[10]~21_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[10]~22_combout\)) ) ) ) # ( \tdma_min|slots|count\(0) & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[10]~22_combout\ & ( (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[10]~21_combout\ & !\tdma_min|slots|count[1]~DUPLICATE_q\) ) ) ) # ( !\tdma_min|slots|count\(0) & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[10]~22_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[10]~21_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[10]~22_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[10]~22_combout\,
	datab => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[10]~21_combout\,
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[10]~21_combout\,
	datae => \tdma_min|slots|ALT_INV_count\(0),
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[10]~22_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~30_combout\);

-- Location: FF_X31_Y5_N19
\tdma_min|interfaces:2:interface|recv.data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(10));

-- Location: FF_X33_Y4_N11
\asp_cor|avg_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|avg_data~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data\(10));

-- Location: LABCELL_X33_Y4_N9
\asp_cor|avg_data~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|avg_data~10_combout\ = ( \asp_cor|avg_data\(10) & ( \asp_cor|Equal0~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data\(10) ) ) ) # ( !\asp_cor|avg_data\(10) & ( \asp_cor|Equal0~0_combout\ & ( 
-- \tdma_min|interfaces:2:interface|recv.data\(10) ) ) ) # ( \asp_cor|avg_data\(10) & ( !\asp_cor|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(10),
	datae => \asp_cor|ALT_INV_avg_data\(10),
	dataf => \asp_cor|ALT_INV_Equal0~0_combout\,
	combout => \asp_cor|avg_data~10_combout\);

-- Location: LABCELL_X33_Y2_N0
\asp_cor|Selector12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector12~0_combout\ = ( \asp_cor|Mult0~37\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(29))) # (\asp_cor|state.S1~q\) ) ) # ( !\asp_cor|Mult0~37\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(29)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_state.S1~q\,
	datac => \asp_cor|ALT_INV_state.S2~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(29),
	dataf => \asp_cor|ALT_INV_Mult0~37\,
	combout => \asp_cor|Selector12~0_combout\);

-- Location: FF_X33_Y2_N1
\asp_cor|correlation_pair_product[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(29));

-- Location: LABCELL_X33_Y2_N45
\asp_cor|Selector13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector13~0_combout\ = ( \asp_cor|Mult0~36\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(28))) # (\asp_cor|state.S1~q\) ) ) # ( !\asp_cor|Mult0~36\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S2~q\,
	datac => \asp_cor|ALT_INV_state.S1~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(28),
	dataf => \asp_cor|ALT_INV_Mult0~36\,
	combout => \asp_cor|Selector13~0_combout\);

-- Location: FF_X33_Y2_N46
\asp_cor|correlation_pair_product[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(28));

-- Location: LABCELL_X33_Y2_N33
\asp_cor|Selector14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector14~0_combout\ = ( \asp_cor|Mult0~35\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(27))) # (\asp_cor|state.S1~q\) ) ) # ( !\asp_cor|Mult0~35\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S2~q\,
	datac => \asp_cor|ALT_INV_state.S1~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(27),
	dataf => \asp_cor|ALT_INV_Mult0~35\,
	combout => \asp_cor|Selector14~0_combout\);

-- Location: FF_X33_Y2_N35
\asp_cor|correlation_pair_product[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(27));

-- Location: LABCELL_X33_Y2_N3
\asp_cor|Selector15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector15~0_combout\ = ( \asp_cor|Mult0~34\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(26))) # (\asp_cor|state.S1~q\) ) ) # ( !\asp_cor|Mult0~34\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(26)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S2~q\,
	datac => \asp_cor|ALT_INV_state.S1~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(26),
	dataf => \asp_cor|ALT_INV_Mult0~34\,
	combout => \asp_cor|Selector15~0_combout\);

-- Location: FF_X33_Y2_N4
\asp_cor|correlation_pair_product[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(26));

-- Location: LABCELL_X33_Y2_N24
\asp_cor|Selector16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector16~0_combout\ = ( \asp_cor|Mult0~33\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(25))) # (\asp_cor|state.S1~q\) ) ) # ( !\asp_cor|Mult0~33\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_state.S1~q\,
	datac => \asp_cor|ALT_INV_state.S2~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(25),
	dataf => \asp_cor|ALT_INV_Mult0~33\,
	combout => \asp_cor|Selector16~0_combout\);

-- Location: FF_X33_Y2_N25
\asp_cor|correlation_pair_product[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(25));

-- Location: LABCELL_X31_Y2_N3
\asp_cor|Selector17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector17~0_combout\ = ( \asp_cor|Mult0~32\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(24))) # (\asp_cor|state.S1~DUPLICATE_q\) ) ) # ( !\asp_cor|Mult0~32\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(24)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datab => \asp_cor|ALT_INV_state.S2~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(24),
	dataf => \asp_cor|ALT_INV_Mult0~32\,
	combout => \asp_cor|Selector17~0_combout\);

-- Location: FF_X31_Y2_N4
\asp_cor|correlation_pair_product[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(24));

-- Location: LABCELL_X33_Y2_N27
\asp_cor|Selector18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector18~0_combout\ = ( \asp_cor|Mult0~31\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(23))) # (\asp_cor|state.S1~q\) ) ) # ( !\asp_cor|Mult0~31\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(23)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S2~q\,
	datac => \asp_cor|ALT_INV_state.S1~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(23),
	dataf => \asp_cor|ALT_INV_Mult0~31\,
	combout => \asp_cor|Selector18~0_combout\);

-- Location: FF_X33_Y2_N29
\asp_cor|correlation_pair_product[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(23));

-- Location: LABCELL_X33_Y2_N9
\asp_cor|Selector19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector19~0_combout\ = ( \asp_cor|state.S2~q\ & ( ((\asp_cor|Mult0~30\ & \asp_cor|state.S1~q\)) # (\asp_cor|correlation_pair_product\(22)) ) ) # ( !\asp_cor|state.S2~q\ & ( (\asp_cor|Mult0~30\ & \asp_cor|state.S1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_Mult0~30\,
	datac => \asp_cor|ALT_INV_state.S1~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(22),
	dataf => \asp_cor|ALT_INV_state.S2~q\,
	combout => \asp_cor|Selector19~0_combout\);

-- Location: FF_X33_Y2_N10
\asp_cor|correlation_pair_product[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(22));

-- Location: LABCELL_X33_Y2_N6
\asp_cor|Selector20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector20~0_combout\ = ( \asp_cor|state.S2~q\ & ( ((\asp_cor|state.S1~q\ & \asp_cor|Mult0~29\)) # (\asp_cor|correlation_pair_product\(21)) ) ) # ( !\asp_cor|state.S2~q\ & ( (\asp_cor|state.S1~q\ & \asp_cor|Mult0~29\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_state.S1~q\,
	datac => \asp_cor|ALT_INV_Mult0~29\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(21),
	dataf => \asp_cor|ALT_INV_state.S2~q\,
	combout => \asp_cor|Selector20~0_combout\);

-- Location: FF_X33_Y2_N7
\asp_cor|correlation_pair_product[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(21));

-- Location: LABCELL_X31_Y2_N57
\asp_cor|Selector21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector21~0_combout\ = ( \asp_cor|Mult0~28\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(20))) # (\asp_cor|state.S1~DUPLICATE_q\) ) ) # ( !\asp_cor|Mult0~28\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(20)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datab => \asp_cor|ALT_INV_state.S2~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(20),
	dataf => \asp_cor|ALT_INV_Mult0~28\,
	combout => \asp_cor|Selector21~0_combout\);

-- Location: FF_X31_Y2_N58
\asp_cor|correlation_pair_product[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(20));

-- Location: LABCELL_X30_Y1_N0
\asp_cor|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~5_sumout\ = SUM(( \asp_cor|correlation\(20) ) + ( \asp_cor|correlation_pair_product\(20) ) + ( \asp_cor|Add6~10\ ))
-- \asp_cor|Add6~6\ = CARRY(( \asp_cor|correlation\(20) ) + ( \asp_cor|correlation_pair_product\(20) ) + ( \asp_cor|Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_correlation_pair_product\(20),
	datad => \asp_cor|ALT_INV_correlation\(20),
	cin => \asp_cor|Add6~10\,
	sumout => \asp_cor|Add6~5_sumout\,
	cout => \asp_cor|Add6~6\);

-- Location: FF_X30_Y1_N2
\asp_cor|correlation[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~5_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(20));

-- Location: LABCELL_X30_Y1_N3
\asp_cor|Add6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~37_sumout\ = SUM(( \asp_cor|correlation[21]~DUPLICATE_q\ ) + ( \asp_cor|correlation_pair_product\(21) ) + ( \asp_cor|Add6~6\ ))
-- \asp_cor|Add6~38\ = CARRY(( \asp_cor|correlation[21]~DUPLICATE_q\ ) + ( \asp_cor|correlation_pair_product\(21) ) + ( \asp_cor|Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_correlation[21]~DUPLICATE_q\,
	datac => \asp_cor|ALT_INV_correlation_pair_product\(21),
	cin => \asp_cor|Add6~6\,
	sumout => \asp_cor|Add6~37_sumout\,
	cout => \asp_cor|Add6~38\);

-- Location: FF_X30_Y1_N5
\asp_cor|correlation[21]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~37_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation[21]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y1_N6
\asp_cor|Add6~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~81_sumout\ = SUM(( \asp_cor|correlation\(22) ) + ( \asp_cor|correlation_pair_product\(22) ) + ( \asp_cor|Add6~38\ ))
-- \asp_cor|Add6~82\ = CARRY(( \asp_cor|correlation\(22) ) + ( \asp_cor|correlation_pair_product\(22) ) + ( \asp_cor|Add6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_correlation_pair_product\(22),
	datac => \asp_cor|ALT_INV_correlation\(22),
	cin => \asp_cor|Add6~38\,
	sumout => \asp_cor|Add6~81_sumout\,
	cout => \asp_cor|Add6~82\);

-- Location: FF_X30_Y1_N7
\asp_cor|correlation[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~81_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(22));

-- Location: LABCELL_X30_Y1_N9
\asp_cor|Add6~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~73_sumout\ = SUM(( \asp_cor|correlation\(23) ) + ( \asp_cor|correlation_pair_product\(23) ) + ( \asp_cor|Add6~82\ ))
-- \asp_cor|Add6~74\ = CARRY(( \asp_cor|correlation\(23) ) + ( \asp_cor|correlation_pair_product\(23) ) + ( \asp_cor|Add6~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_correlation\(23),
	datac => \asp_cor|ALT_INV_correlation_pair_product\(23),
	cin => \asp_cor|Add6~82\,
	sumout => \asp_cor|Add6~73_sumout\,
	cout => \asp_cor|Add6~74\);

-- Location: FF_X30_Y1_N11
\asp_cor|correlation[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~73_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(23));

-- Location: LABCELL_X30_Y1_N12
\asp_cor|Add6~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~97_sumout\ = SUM(( \asp_cor|correlation[24]~DUPLICATE_q\ ) + ( \asp_cor|correlation_pair_product\(24) ) + ( \asp_cor|Add6~74\ ))
-- \asp_cor|Add6~98\ = CARRY(( \asp_cor|correlation[24]~DUPLICATE_q\ ) + ( \asp_cor|correlation_pair_product\(24) ) + ( \asp_cor|Add6~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_correlation[24]~DUPLICATE_q\,
	datac => \asp_cor|ALT_INV_correlation_pair_product\(24),
	cin => \asp_cor|Add6~74\,
	sumout => \asp_cor|Add6~97_sumout\,
	cout => \asp_cor|Add6~98\);

-- Location: FF_X30_Y1_N14
\asp_cor|correlation[24]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~97_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation[24]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y1_N15
\asp_cor|Add6~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~89_sumout\ = SUM(( \asp_cor|correlation[25]~DUPLICATE_q\ ) + ( \asp_cor|correlation_pair_product\(25) ) + ( \asp_cor|Add6~98\ ))
-- \asp_cor|Add6~90\ = CARRY(( \asp_cor|correlation[25]~DUPLICATE_q\ ) + ( \asp_cor|correlation_pair_product\(25) ) + ( \asp_cor|Add6~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_correlation[25]~DUPLICATE_q\,
	dataf => \asp_cor|ALT_INV_correlation_pair_product\(25),
	cin => \asp_cor|Add6~98\,
	sumout => \asp_cor|Add6~89_sumout\,
	cout => \asp_cor|Add6~90\);

-- Location: FF_X30_Y1_N17
\asp_cor|correlation[25]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~89_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation[25]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y1_N18
\asp_cor|Add6~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~113_sumout\ = SUM(( \asp_cor|correlation\(26) ) + ( \asp_cor|correlation_pair_product\(26) ) + ( \asp_cor|Add6~90\ ))
-- \asp_cor|Add6~114\ = CARRY(( \asp_cor|correlation\(26) ) + ( \asp_cor|correlation_pair_product\(26) ) + ( \asp_cor|Add6~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_correlation_pair_product\(26),
	datac => \asp_cor|ALT_INV_correlation\(26),
	cin => \asp_cor|Add6~90\,
	sumout => \asp_cor|Add6~113_sumout\,
	cout => \asp_cor|Add6~114\);

-- Location: FF_X30_Y1_N20
\asp_cor|correlation[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~113_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(26));

-- Location: LABCELL_X30_Y1_N21
\asp_cor|Add6~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~105_sumout\ = SUM(( \asp_cor|correlation[27]~DUPLICATE_q\ ) + ( \asp_cor|correlation_pair_product\(27) ) + ( \asp_cor|Add6~114\ ))
-- \asp_cor|Add6~106\ = CARRY(( \asp_cor|correlation[27]~DUPLICATE_q\ ) + ( \asp_cor|correlation_pair_product\(27) ) + ( \asp_cor|Add6~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_correlation[27]~DUPLICATE_q\,
	datac => \asp_cor|ALT_INV_correlation_pair_product\(27),
	cin => \asp_cor|Add6~114\,
	sumout => \asp_cor|Add6~105_sumout\,
	cout => \asp_cor|Add6~106\);

-- Location: FF_X30_Y1_N23
\asp_cor|correlation[27]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~105_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation[27]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y1_N24
\asp_cor|Add6~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~145_sumout\ = SUM(( \asp_cor|correlation\(28) ) + ( \asp_cor|correlation_pair_product\(28) ) + ( \asp_cor|Add6~106\ ))
-- \asp_cor|Add6~146\ = CARRY(( \asp_cor|correlation\(28) ) + ( \asp_cor|correlation_pair_product\(28) ) + ( \asp_cor|Add6~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_correlation_pair_product\(28),
	datac => \asp_cor|ALT_INV_correlation\(28),
	cin => \asp_cor|Add6~106\,
	sumout => \asp_cor|Add6~145_sumout\,
	cout => \asp_cor|Add6~146\);

-- Location: FF_X30_Y1_N26
\asp_cor|correlation[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~145_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(28));

-- Location: LABCELL_X30_Y1_N27
\asp_cor|Add6~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~121_sumout\ = SUM(( \asp_cor|correlation\(29) ) + ( \asp_cor|correlation_pair_product\(29) ) + ( \asp_cor|Add6~146\ ))
-- \asp_cor|Add6~122\ = CARRY(( \asp_cor|correlation\(29) ) + ( \asp_cor|correlation_pair_product\(29) ) + ( \asp_cor|Add6~146\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_correlation\(29),
	datac => \asp_cor|ALT_INV_correlation_pair_product\(29),
	cin => \asp_cor|Add6~146\,
	sumout => \asp_cor|Add6~121_sumout\,
	cout => \asp_cor|Add6~122\);

-- Location: FF_X30_Y1_N29
\asp_cor|correlation[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~121_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(29));

-- Location: LABCELL_X30_Y1_N30
\asp_cor|Add6~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~133_sumout\ = SUM(( \asp_cor|correlation[30]~DUPLICATE_q\ ) + ( \asp_cor|correlation_pair_product\(30) ) + ( \asp_cor|Add6~122\ ))
-- \asp_cor|Add6~134\ = CARRY(( \asp_cor|correlation[30]~DUPLICATE_q\ ) + ( \asp_cor|correlation_pair_product\(30) ) + ( \asp_cor|Add6~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_correlation[30]~DUPLICATE_q\,
	datac => \asp_cor|ALT_INV_correlation_pair_product\(30),
	cin => \asp_cor|Add6~122\,
	sumout => \asp_cor|Add6~133_sumout\,
	cout => \asp_cor|Add6~134\);

-- Location: LABCELL_X30_Y1_N33
\asp_cor|Add6~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add6~125_sumout\ = SUM(( \asp_cor|correlation\(31) ) + ( \asp_cor|correlation_pair_product\(31) ) + ( \asp_cor|Add6~134\ ))
-- \asp_cor|Add6~126\ = CARRY(( \asp_cor|correlation\(31) ) + ( \asp_cor|correlation_pair_product\(31) ) + ( \asp_cor|Add6~134\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_correlation\(31),
	datac => \asp_cor|ALT_INV_correlation_pair_product\(31),
	cin => \asp_cor|Add6~134\,
	sumout => \asp_cor|Add6~125_sumout\,
	cout => \asp_cor|Add6~126\);

-- Location: FF_X30_Y1_N38
\asp_cor|correlation[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~61_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(32));

-- Location: LABCELL_X30_Y3_N54
\asp_cor|sendSignal.data[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|sendSignal.data[12]~feeder_combout\ = \asp_cor|correlation\(32)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_correlation\(32),
	combout => \asp_cor|sendSignal.data[12]~feeder_combout\);

-- Location: FF_X30_Y2_N37
\asp_cor|correlation[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~65_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(12));

-- Location: FF_X30_Y3_N55
\asp_cor|sendSignal.data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|sendSignal.data[12]~feeder_combout\,
	asdata => \asp_cor|correlation\(12),
	sclr => \asp_cor|ALT_INV_sendSignal~0_combout\,
	sload => \asp_cor|ALT_INV_correlation_first_half~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|sendSignal.data\(12));

-- Location: LABCELL_X30_Y6_N24
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[30]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[30]~4_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( !\tdma_min|slots|count\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[30]~4_combout\);

-- Location: LABCELL_X31_Y3_N45
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[30]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[30]~5_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( 
-- (!\tdma_min|slots|count\(2)) # (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30)) ) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( (\tdma_min|slots|count\(2) & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[30]~5_combout\);

-- Location: LABCELL_X33_Y3_N36
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[30]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[30]~4_combout\ = ( \tdma_min|interfaces:3:interface|ack~combout\ & ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( !\tdma_min|slots|count\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[30]~4_combout\);

-- Location: LABCELL_X33_Y6_N54
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[30]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[30]~5_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( (!\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & 
-- ((\tdma_min|slots|count\(2)) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30)))) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( 
-- (!\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & !\tdma_min|slots|count\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	datad => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[30]~5_combout\);

-- Location: LABCELL_X36_Y3_N6
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[30]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[30]~4_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[30]~4_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[30]~5_combout\ & ( (!\tdma_min|slots|count\(0)) # 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[30]~5_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[30]~4_combout\))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[30]~4_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[30]~5_combout\ & ( (!\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\)))) # (\tdma_min|slots|count\(0) & 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[30]~5_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[30]~4_combout\)))) ) ) ) # ( 
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[30]~4_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[30]~5_combout\ & ( (!\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\)))) # (\tdma_min|slots|count\(0) & 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[30]~5_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[30]~4_combout\)))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[30]~4_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[30]~5_combout\ & ( (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[30]~5_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[30]~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[30]~4_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[30]~5_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[30]~4_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[30]~5_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[30]~4_combout\);

-- Location: FF_X36_Y3_N8
\tdma_min|interfaces:1:interface|recv.data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(30));

-- Location: LABCELL_X31_Y3_N57
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[31]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[31]~5_combout\ = ( \tdma_min|interfaces:3:interface|ack~combout\ & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[31]~5_combout\);

-- Location: LABCELL_X33_Y3_N6
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[31]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[31]~5_combout\ = ( !\tdma_min|slots|count\(2) & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( \tdma_min|interfaces:2:interface|ack~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[31]~5_combout\);

-- Location: LABCELL_X31_Y3_N3
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[31]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[31]~6_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31)) # (\tdma_min|slots|count\(2)) ) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	datae => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[31]~6_combout\);

-- Location: LABCELL_X33_Y6_N57
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[31]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[31]~6_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( (!\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & 
-- ((\tdma_min|slots|count\(2)) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31)))) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( 
-- (!\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & !\tdma_min|slots|count\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	datad => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[31]~6_combout\);

-- Location: LABCELL_X36_Y3_N0
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[31]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[31]~5_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[31]~6_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[31]~6_combout\ & ( 
-- (!\tdma_min|slots|count[1]~DUPLICATE_q\) # ((!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[31]~5_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[31]~5_combout\)))) ) ) ) 
-- # ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[31]~6_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[31]~6_combout\ & ( (!\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\)) # 
-- (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[31]~5_combout\))) # (\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\ & \tdma_min|fabric|staging:2:stage|switches:2:switch|x[31]~5_combout\)))) ) ) ) # ( 
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[31]~6_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[31]~6_combout\ & ( (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[31]~5_combout\ & 
-- (\tdma_min|slots|count[1]~DUPLICATE_q\))) # (\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\) # (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[31]~5_combout\)))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[31]~6_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[31]~6_combout\ & ( (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[31]~5_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[31]~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[31]~5_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[31]~5_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[31]~6_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[31]~6_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[31]~5_combout\);

-- Location: FF_X36_Y3_N2
\tdma_min|interfaces:1:interface|recv.data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(31));

-- Location: LABCELL_X36_Y3_N45
\asp_pd|correlation_count_read~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|correlation_count_read~0_combout\ = ( \tdma_min|interfaces:1:interface|recv.data\(29) & ( (!\tdma_min|interfaces:1:interface|recv.data\(30) & \tdma_min|interfaces:1:interface|recv.data\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(30),
	datad => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(31),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(29),
	combout => \asp_pd|correlation_count_read~0_combout\);

-- Location: LABCELL_X36_Y4_N15
\asp_pd|peak_half~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|peak_half~0_combout\ = ( \asp_pd|peak_half~q\ & ( \asp_pd|peak_type[0]~DUPLICATE_q\ & ( \asp_pd|peak_type\(1) ) ) ) # ( !\asp_pd|peak_half~q\ & ( \asp_pd|peak_type[0]~DUPLICATE_q\ & ( !\asp_pd|peak_type\(1) ) ) ) # ( \asp_pd|peak_half~q\ & ( 
-- !\asp_pd|peak_type[0]~DUPLICATE_q\ & ( (!\asp_pd|correlation_count_read~0_combout\ & !\asp_pd|peak_type\(1)) ) ) ) # ( !\asp_pd|peak_half~q\ & ( !\asp_pd|peak_type[0]~DUPLICATE_q\ & ( \asp_pd|peak_type\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011100010001000100011001100110011000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_count_read~0_combout\,
	datab => \asp_pd|ALT_INV_peak_type\(1),
	datae => \asp_pd|ALT_INV_peak_half~q\,
	dataf => \asp_pd|ALT_INV_peak_type[0]~DUPLICATE_q\,
	combout => \asp_pd|peak_half~0_combout\);

-- Location: FF_X36_Y4_N16
\asp_pd|peak_half\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|peak_half~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|peak_half~q\);

-- Location: MLABCELL_X39_Y8_N6
\asp_pd|sendSignal~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|sendSignal~14_combout\ = ( \asp_pd|correlation_max\(4) & ( \asp_pd|correlation_max\(24) & ( (!\asp_pd|Equal4~0_combout\) # ((!\asp_pd|peak_half~q\ & ((\asp_pd|correlation_min\(24)))) # (\asp_pd|peak_half~q\ & (\asp_pd|correlation_min\(4)))) ) ) ) 
-- # ( !\asp_pd|correlation_max\(4) & ( \asp_pd|correlation_max\(24) & ( (!\asp_pd|peak_half~q\ & ((!\asp_pd|Equal4~0_combout\) # ((\asp_pd|correlation_min\(24))))) # (\asp_pd|peak_half~q\ & (\asp_pd|Equal4~0_combout\ & (\asp_pd|correlation_min\(4)))) ) ) ) 
-- # ( \asp_pd|correlation_max\(4) & ( !\asp_pd|correlation_max\(24) & ( (!\asp_pd|peak_half~q\ & (\asp_pd|Equal4~0_combout\ & ((\asp_pd|correlation_min\(24))))) # (\asp_pd|peak_half~q\ & ((!\asp_pd|Equal4~0_combout\) # ((\asp_pd|correlation_min\(4))))) ) ) 
-- ) # ( !\asp_pd|correlation_max\(4) & ( !\asp_pd|correlation_max\(24) & ( (\asp_pd|Equal4~0_combout\ & ((!\asp_pd|peak_half~q\ & ((\asp_pd|correlation_min\(24)))) # (\asp_pd|peak_half~q\ & (\asp_pd|correlation_min\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_peak_half~q\,
	datab => \asp_pd|ALT_INV_Equal4~0_combout\,
	datac => \asp_pd|ALT_INV_correlation_min\(4),
	datad => \asp_pd|ALT_INV_correlation_min\(24),
	datae => \asp_pd|ALT_INV_correlation_max\(4),
	dataf => \asp_pd|ALT_INV_correlation_max\(24),
	combout => \asp_pd|sendSignal~14_combout\);

-- Location: FF_X39_Y3_N28
\asp_pd|counter_prev[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|counter\(4),
	sclr => \asp_pd|correlation_count_read~1_combout\,
	sload => VCC,
	ena => \asp_pd|counter_prev[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter_prev\(4));

-- Location: FF_X39_Y8_N7
\asp_pd|sendSignal.data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|sendSignal~14_combout\,
	asdata => \asp_pd|counter_prev\(4),
	sclr => \asp_pd|ALT_INV_sendSignal.data[15]~0_combout\,
	sload => \asp_pd|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|sendSignal.data\(4));

-- Location: LABCELL_X31_Y6_N45
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[3]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[3]~14_combout\ = ( \tdma_min|slots|count\(2) & ( (!\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3)) ) ) # ( !\tdma_min|slots|count\(2) & ( (!\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	dataf => \tdma_min|slots|ALT_INV_count\(2),
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[3]~14_combout\);

-- Location: LABCELL_X27_Y5_N15
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[3]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[3]~14_combout\ = ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( (!\tdma_min|slots|count\(2) & 
-- ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3)))) # (\tdma_min|slots|count\(2) & (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[3]~14_combout\);

-- Location: LABCELL_X31_Y6_N12
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[3]~13_combout\ = ( \tdma_min|slots|count[1]~DUPLICATE_q\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[3]~14_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[3]~13_combout\))) # (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[3]~13_combout\)) ) ) ) # ( !\tdma_min|slots|count[1]~DUPLICATE_q\ & ( 
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[3]~14_combout\ & ( (\tdma_min|fabric|staging:2:stage|switches:1:switch|x[3]~14_combout\) # (\tdma_min|slots|count\(0)) ) ) ) # ( \tdma_min|slots|count[1]~DUPLICATE_q\ & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[3]~14_combout\ & ( (!\tdma_min|slots|count\(0) & ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[3]~13_combout\))) # (\tdma_min|slots|count\(0) & 
-- (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[3]~13_combout\)) ) ) ) # ( !\tdma_min|slots|count[1]~DUPLICATE_q\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[3]~14_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[3]~14_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000111010001110100110011111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[3]~13_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[3]~13_combout\,
	datad => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[3]~14_combout\,
	datae => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[3]~14_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[3]~13_combout\);

-- Location: FF_X31_Y6_N13
\tdma_min|interfaces:1:interface|recv.data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(3));

-- Location: LABCELL_X37_Y5_N3
\asp_pd|current_correlation_value~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~24_combout\ = ( \tdma_min|interfaces:1:interface|recv.data\(3) & ( (\asp_pd|last_correlation_value\(23)) # (\asp_pd|current_correlation_value~0_combout\) ) ) # ( !\tdma_min|interfaces:1:interface|recv.data\(3) & ( 
-- (!\asp_pd|current_correlation_value~0_combout\ & \asp_pd|last_correlation_value\(23)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_current_correlation_value~0_combout\,
	datad => \asp_pd|ALT_INV_last_correlation_value\(23),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(3),
	combout => \asp_pd|current_correlation_value~24_combout\);

-- Location: FF_X37_Y5_N56
\asp_pd|last_correlation_value[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~24_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(23));

-- Location: FF_X40_Y7_N16
\asp_pd|correlation_max[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(23),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(23));

-- Location: LABCELL_X40_Y8_N6
\asp_pd|sendSignal~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|sendSignal~11_combout\ = ( \asp_pd|Equal4~0_combout\ & ( \asp_pd|correlation_min\(3) & ( (\asp_pd|peak_half~q\) # (\asp_pd|correlation_min\(23)) ) ) ) # ( !\asp_pd|Equal4~0_combout\ & ( \asp_pd|correlation_min\(3) & ( (!\asp_pd|peak_half~q\ & 
-- (\asp_pd|correlation_max\(23))) # (\asp_pd|peak_half~q\ & ((\asp_pd|correlation_max[3]~DUPLICATE_q\))) ) ) ) # ( \asp_pd|Equal4~0_combout\ & ( !\asp_pd|correlation_min\(3) & ( (\asp_pd|correlation_min\(23) & !\asp_pd|peak_half~q\) ) ) ) # ( 
-- !\asp_pd|Equal4~0_combout\ & ( !\asp_pd|correlation_min\(3) & ( (!\asp_pd|peak_half~q\ & (\asp_pd|correlation_max\(23))) # (\asp_pd|peak_half~q\ & ((\asp_pd|correlation_max[3]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110000000001010101001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_max\(23),
	datab => \asp_pd|ALT_INV_correlation_max[3]~DUPLICATE_q\,
	datac => \asp_pd|ALT_INV_correlation_min\(23),
	datad => \asp_pd|ALT_INV_peak_half~q\,
	datae => \asp_pd|ALT_INV_Equal4~0_combout\,
	dataf => \asp_pd|ALT_INV_correlation_min\(3),
	combout => \asp_pd|sendSignal~11_combout\);

-- Location: FF_X42_Y4_N10
\asp_pd|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~33_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter\(3));

-- Location: MLABCELL_X39_Y3_N45
\asp_pd|counter_prev[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|counter_prev[3]~feeder_combout\ = ( \asp_pd|counter\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_pd|ALT_INV_counter\(3),
	combout => \asp_pd|counter_prev[3]~feeder_combout\);

-- Location: FF_X39_Y3_N46
\asp_pd|counter_prev[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|counter_prev[3]~feeder_combout\,
	sclr => \asp_pd|correlation_count_read~1_combout\,
	ena => \asp_pd|counter_prev[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter_prev\(3));

-- Location: FF_X40_Y8_N7
\asp_pd|sendSignal.data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|sendSignal~11_combout\,
	asdata => \asp_pd|counter_prev\(3),
	sclr => \asp_pd|ALT_INV_sendSignal.data[15]~0_combout\,
	sload => \asp_pd|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|sendSignal.data\(3));

-- Location: LABCELL_X33_Y5_N36
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[9]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[9]~20_combout\ = ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) & ( 
-- (!\tdma_min|slots|count\(2)) # (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9)) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) & ( (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) & \tdma_min|slots|count\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000000000000011110011111100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	datac => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[9]~20_combout\);

-- Location: MLABCELL_X34_Y5_N48
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~29_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[9]~20_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[9]~19_combout\ & ( (!\tdma_min|slots|count\(0)) # 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[9]~19_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:1:switch|x[9]~20_combout\))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[9]~20_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[9]~19_combout\ & ( (!\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\)))) # (\tdma_min|slots|count\(0) & 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[9]~19_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:1:switch|x[9]~20_combout\)))) ) ) ) # ( 
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[9]~20_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[9]~19_combout\ & ( (!\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\)))) # (\tdma_min|slots|count\(0) & 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[9]~19_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:1:switch|x[9]~20_combout\)))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[9]~20_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[9]~19_combout\ & ( (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[9]~19_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:1:switch|x[9]~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[9]~20_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[9]~19_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[9]~20_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[9]~19_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~29_combout\);

-- Location: FF_X34_Y5_N49
\tdma_min|interfaces:2:interface|recv.data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(9));

-- Location: FF_X35_Y2_N29
\asp_cor|avg_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|avg_data~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data\(9));

-- Location: LABCELL_X35_Y2_N27
\asp_cor|avg_data~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|avg_data~9_combout\ = ( \asp_cor|Equal0~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data\(9) ) ) # ( !\asp_cor|Equal0~0_combout\ & ( \asp_cor|avg_data\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(9),
	datad => \asp_cor|ALT_INV_avg_data\(9),
	dataf => \asp_cor|ALT_INV_Equal0~0_combout\,
	combout => \asp_cor|avg_data~9_combout\);

-- Location: LABCELL_X33_Y2_N30
\asp_cor|Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector10~0_combout\ = ( \asp_cor|Mult0~39\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(31))) # (\asp_cor|state.S1~q\) ) ) # ( !\asp_cor|Mult0~39\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_state.S1~q\,
	datac => \asp_cor|ALT_INV_state.S2~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(31),
	dataf => \asp_cor|ALT_INV_Mult0~39\,
	combout => \asp_cor|Selector10~0_combout\);

-- Location: FF_X33_Y2_N31
\asp_cor|correlation_pair_product[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(31));

-- Location: FF_X30_Y1_N35
\asp_cor|correlation[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~125_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(31));

-- Location: LABCELL_X30_Y3_N27
\asp_cor|sendSignal.data[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|sendSignal.data[11]~feeder_combout\ = ( \asp_cor|correlation\(31) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_cor|ALT_INV_correlation\(31),
	combout => \asp_cor|sendSignal.data[11]~feeder_combout\);

-- Location: FF_X30_Y3_N28
\asp_cor|sendSignal.data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|sendSignal.data[11]~feeder_combout\,
	asdata => \asp_cor|correlation\(11),
	sclr => \asp_cor|ALT_INV_sendSignal~0_combout\,
	sload => \asp_cor|ALT_INV_correlation_first_half~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|sendSignal.data\(11));

-- Location: LABCELL_X33_Y5_N57
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[8]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[8]~22_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) & ( \tdma_min|interfaces:2:interface|ack~combout\ & ( !\tdma_min|slots|count\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[8]~22_combout\);

-- Location: MLABCELL_X34_Y5_N6
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~28_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[8]~22_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[8]~23_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((!\tdma_min|slots|count[1]~DUPLICATE_q\)) # (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[8]~23_combout\))) # (\tdma_min|slots|count\(0) & (((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[8]~22_combout\) # 
-- (\tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[8]~22_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[8]~23_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[8]~23_combout\ & (\tdma_min|slots|count[1]~DUPLICATE_q\))) # (\tdma_min|slots|count\(0) & (((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[8]~22_combout\) # 
-- (\tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[8]~22_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[8]~23_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((!\tdma_min|slots|count[1]~DUPLICATE_q\)) # (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[8]~23_combout\))) # (\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[8]~22_combout\)))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[8]~22_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[8]~23_combout\ & ( (!\tdma_min|slots|count\(0) 
-- & (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[8]~23_combout\ & (\tdma_min|slots|count[1]~DUPLICATE_q\))) # (\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[8]~22_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[8]~23_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[8]~22_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[8]~22_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[8]~23_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~28_combout\);

-- Location: FF_X34_Y5_N7
\tdma_min|interfaces:2:interface|recv.data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(8));

-- Location: FF_X33_Y4_N41
\asp_cor|avg_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|avg_data~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data\(8));

-- Location: LABCELL_X33_Y4_N39
\asp_cor|avg_data~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|avg_data~8_combout\ = ( \asp_cor|avg_data\(8) & ( \asp_cor|Equal0~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data\(8) ) ) ) # ( !\asp_cor|avg_data\(8) & ( \asp_cor|Equal0~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data\(8) ) ) 
-- ) # ( \asp_cor|avg_data\(8) & ( !\asp_cor|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(8),
	datae => \asp_cor|ALT_INV_avg_data\(8),
	dataf => \asp_cor|ALT_INV_Equal0~0_combout\,
	combout => \asp_cor|avg_data~8_combout\);

-- Location: LABCELL_X33_Y2_N42
\asp_cor|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector11~0_combout\ = ( \asp_cor|Mult0~38\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(30))) # (\asp_cor|state.S1~q\) ) ) # ( !\asp_cor|Mult0~38\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(30)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_state.S1~q\,
	datac => \asp_cor|ALT_INV_state.S2~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(30),
	dataf => \asp_cor|ALT_INV_Mult0~38\,
	combout => \asp_cor|Selector11~0_combout\);

-- Location: FF_X33_Y2_N43
\asp_cor|correlation_pair_product[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(30));

-- Location: FF_X30_Y1_N31
\asp_cor|correlation[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~133_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(30));

-- Location: LABCELL_X30_Y3_N6
\asp_cor|sendSignal.data[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|sendSignal.data[10]~feeder_combout\ = \asp_cor|correlation\(30)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_correlation\(30),
	combout => \asp_cor|sendSignal.data[10]~feeder_combout\);

-- Location: FF_X30_Y2_N31
\asp_cor|correlation[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~137_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation[10]~DUPLICATE_q\);

-- Location: FF_X30_Y3_N7
\asp_cor|sendSignal.data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|sendSignal.data[10]~feeder_combout\,
	asdata => \asp_cor|correlation[10]~DUPLICATE_q\,
	sclr => \asp_cor|ALT_INV_sendSignal~0_combout\,
	sload => \asp_cor|ALT_INV_correlation_first_half~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|sendSignal.data\(10));

-- Location: MLABCELL_X34_Y5_N36
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[7]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[7]~17_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) & !\tdma_min|slots|count\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	datac => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[7]~17_combout\);

-- Location: LABCELL_X37_Y5_N48
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~27_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[7]~17_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[7]~18_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[7]~17_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\))) # (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\) # 
-- ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[7]~18_combout\)))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[7]~17_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[7]~18_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & (((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[7]~17_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\))) # (\tdma_min|slots|count\(0) & (\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[7]~18_combout\)))) ) ) ) # ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[7]~17_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[7]~18_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[7]~17_combout\))) # (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\) # 
-- ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[7]~18_combout\)))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[7]~17_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[7]~18_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[7]~17_combout\))) # (\tdma_min|slots|count\(0) & (\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[7]~18_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datac => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[7]~17_combout\,
	datad => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[7]~18_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[7]~17_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[7]~18_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~27_combout\);

-- Location: FF_X37_Y5_N49
\tdma_min|interfaces:2:interface|recv.data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(7));

-- Location: LABCELL_X33_Y4_N54
\asp_cor|avg_data~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|avg_data~7_combout\ = ( \asp_cor|avg_data\(7) & ( \tdma_min|interfaces:2:interface|recv.data\(7) ) ) # ( !\asp_cor|avg_data\(7) & ( \tdma_min|interfaces:2:interface|recv.data\(7) & ( \asp_cor|Equal0~0_combout\ ) ) ) # ( \asp_cor|avg_data\(7) & ( 
-- !\tdma_min|interfaces:2:interface|recv.data\(7) & ( !\asp_cor|Equal0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_Equal0~0_combout\,
	datae => \asp_cor|ALT_INV_avg_data\(7),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(7),
	combout => \asp_cor|avg_data~7_combout\);

-- Location: LABCELL_X31_Y2_N21
\asp_cor|Selector32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector32~0_combout\ = (!\asp_cor|state.S1~DUPLICATE_q\ & (\asp_cor|state.S2~q\ & ((\asp_cor|correlation_pair_product\(9))))) # (\asp_cor|state.S1~DUPLICATE_q\ & (((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(9))) # 
-- (\asp_cor|Mult0~17\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datab => \asp_cor|ALT_INV_state.S2~q\,
	datac => \asp_cor|ALT_INV_Mult0~17\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(9),
	combout => \asp_cor|Selector32~0_combout\);

-- Location: FF_X31_Y2_N23
\asp_cor|correlation_pair_product[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector32~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(9));

-- Location: FF_X30_Y2_N29
\asp_cor|correlation[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~117_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(9));

-- Location: LABCELL_X27_Y6_N6
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~37_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) & ( (!\tdma_min|slots|count\(2)) # 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26)) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) & ( (\tdma_min|slots|count\(2) & 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~37_combout\);

-- Location: LABCELL_X27_Y6_N36
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~16_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) & ( \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~37_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:2:interface|recv.data[25]~1_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:2:interface|recv.data[25]~0_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) & ( \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~37_combout\ & ( (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:2:interface|recv.data[25]~1_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:2:interface|recv.data[25]~0_combout\))))) ) ) ) # ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) & ( !\tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~37_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:2:interface|recv.data[25]~1_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:2:interface|recv.data[25]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001110000000000000000010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~1_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~0_combout\,
	datad => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	dataf => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[26]~37_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~16_combout\);

-- Location: LABCELL_X27_Y6_N15
\tdma_min|interfaces:2:interface|recv.data[25]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|recv.data[25]~3_combout\ = ( \tdma_min|interfaces:2:interface|recv.data[25]~0_combout\ & ( (\tdma_min|slots|count[1]~DUPLICATE_q\ & \tdma_min|slots|count\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|slots|ALT_INV_count\(0),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~0_combout\,
	combout => \tdma_min|interfaces:2:interface|recv.data[25]~3_combout\);

-- Location: LABCELL_X27_Y6_N48
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~17_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) & ( \tdma_min|interfaces:2:interface|recv.data[25]~2_combout\ & ( 
-- (\tdma_min|interfaces:2:interface|recv.data[25]~3_combout\) # (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26)) ) ) ) # ( 
-- !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) & ( \tdma_min|interfaces:2:interface|recv.data[25]~2_combout\ & ( (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) 
-- & !\tdma_min|interfaces:2:interface|recv.data[25]~3_combout\) ) ) ) # ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) & ( !\tdma_min|interfaces:2:interface|recv.data[25]~2_combout\ & ( 
-- (!\tdma_min|interfaces:2:interface|recv.data[25]~3_combout\ & ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~16_combout\))) # (\tdma_min|interfaces:2:interface|recv.data[25]~3_combout\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26))) ) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26) & ( 
-- !\tdma_min|interfaces:2:interface|recv.data[25]~2_combout\ & ( (!\tdma_min|interfaces:2:interface|recv.data[25]~3_combout\ & ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~16_combout\))) # 
-- (\tdma_min|interfaces:2:interface|recv.data[25]~3_combout\ & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(26))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	datac => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[26]~16_combout\,
	datad => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~3_combout\,
	datae => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(26),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~2_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~17_combout\);

-- Location: FF_X27_Y6_N49
\tdma_min|interfaces:2:interface|recv.data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[26]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(26));

-- Location: MLABCELL_X28_Y4_N6
\asp_cor|newest_avg_data_addr[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|newest_avg_data_addr[9]~feeder_combout\ = ( \tdma_min|interfaces:2:interface|recv.data\(26) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(26),
	combout => \asp_cor|newest_avg_data_addr[9]~feeder_combout\);

-- Location: FF_X28_Y4_N8
\asp_cor|newest_avg_data_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|newest_avg_data_addr[9]~feeder_combout\,
	ena => \asp_cor|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|newest_avg_data_addr\(9));

-- Location: LABCELL_X27_Y6_N9
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~38_combout\ = (!\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25)))) # (\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~38_combout\);

-- Location: LABCELL_X27_Y6_N39
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~18_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) & ( \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~38_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:2:interface|recv.data[25]~1_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:2:interface|recv.data[25]~0_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) & ( \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~38_combout\ & ( (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:2:interface|recv.data[25]~1_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:2:interface|recv.data[25]~0_combout\))))) ) ) ) # ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) & ( !\tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~38_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:2:interface|recv.data[25]~1_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:2:interface|recv.data[25]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000111000000000100000001110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~1_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~0_combout\,
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	dataf => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[25]~38_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~18_combout\);

-- Location: LABCELL_X27_Y6_N54
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~19_combout\ = ( \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~18_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[25]~3_combout\ & ( 
-- (!\tdma_min|interfaces:2:interface|recv.data[25]~2_combout\ & ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25)))) # (\tdma_min|interfaces:2:interface|recv.data[25]~2_combout\ & 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25))) ) ) ) # ( !\tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~18_combout\ & ( \tdma_min|interfaces:2:interface|recv.data[25]~3_combout\ & ( 
-- (!\tdma_min|interfaces:2:interface|recv.data[25]~2_combout\ & ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25)))) # (\tdma_min|interfaces:2:interface|recv.data[25]~2_combout\ & 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25))) ) ) ) # ( \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~18_combout\ & ( !\tdma_min|interfaces:2:interface|recv.data[25]~3_combout\ & ( 
-- (!\tdma_min|interfaces:2:interface|recv.data[25]~2_combout\) # (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25)) ) ) ) # ( !\tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~18_combout\ & ( 
-- !\tdma_min|interfaces:2:interface|recv.data[25]~3_combout\ & ( (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(25) & \tdma_min|interfaces:2:interface|recv.data[25]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(25),
	datad => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~2_combout\,
	datae => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[25]~18_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~3_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~19_combout\);

-- Location: FF_X27_Y6_N55
\tdma_min|interfaces:2:interface|recv.data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(25));

-- Location: MLABCELL_X28_Y2_N42
\asp_cor|newest_avg_data_addr[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|newest_avg_data_addr[8]~feeder_combout\ = ( \tdma_min|interfaces:2:interface|recv.data\(25) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(25),
	combout => \asp_cor|newest_avg_data_addr[8]~feeder_combout\);

-- Location: FF_X28_Y2_N43
\asp_cor|newest_avg_data_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|newest_avg_data_addr[8]~feeder_combout\,
	ena => \asp_cor|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|newest_avg_data_addr\(8));

-- Location: LABCELL_X27_Y5_N12
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~39_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24)) # (\tdma_min|slots|count\(2)) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) & ( 
-- (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~39_combout\);

-- Location: LABCELL_X27_Y6_N33
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~13_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) & ( \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~39_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:2:interface|recv.data[25]~1_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:2:interface|recv.data[25]~0_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) & ( \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~39_combout\ & ( (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:2:interface|recv.data[25]~1_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:2:interface|recv.data[25]~0_combout\))))) ) ) ) # ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) & ( !\tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~39_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:2:interface|recv.data[25]~1_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:2:interface|recv.data[25]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000111000000000100000001110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~1_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~0_combout\,
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	dataf => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[24]~39_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~13_combout\);

-- Location: LABCELL_X27_Y6_N18
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~14_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) & ( \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~13_combout\ & ( 
-- (!\tdma_min|interfaces:2:interface|recv.data[25]~2_combout\) # ((!\tdma_min|interfaces:2:interface|recv.data[25]~3_combout\ & ((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24)))) # 
-- (\tdma_min|interfaces:2:interface|recv.data[25]~3_combout\ & (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24)))) ) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) & ( \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~13_combout\ & ( (!\tdma_min|interfaces:2:interface|recv.data[25]~3_combout\ & 
-- (((!\tdma_min|interfaces:2:interface|recv.data[25]~2_combout\) # (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24))))) # (\tdma_min|interfaces:2:interface|recv.data[25]~3_combout\ & 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) & ((\tdma_min|interfaces:2:interface|recv.data[25]~2_combout\)))) ) ) ) # ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) & ( !\tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~13_combout\ & ( (!\tdma_min|interfaces:2:interface|recv.data[25]~3_combout\ & 
-- (((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) & \tdma_min|interfaces:2:interface|recv.data[25]~2_combout\)))) # (\tdma_min|interfaces:2:interface|recv.data[25]~3_combout\ & 
-- (((!\tdma_min|interfaces:2:interface|recv.data[25]~2_combout\)) # (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24)))) ) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24) & ( !\tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~13_combout\ & ( (\tdma_min|interfaces:2:interface|recv.data[25]~2_combout\ & 
-- ((!\tdma_min|interfaces:2:interface|recv.data[25]~3_combout\ & ((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24)))) # (\tdma_min|interfaces:2:interface|recv.data[25]~3_combout\ & 
-- (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	datab => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~3_combout\,
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	datad => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~2_combout\,
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(24),
	dataf => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[24]~13_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~14_combout\);

-- Location: FF_X27_Y6_N20
\tdma_min|interfaces:2:interface|recv.data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[24]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(24));

-- Location: FF_X28_Y2_N47
\asp_cor|newest_avg_data_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(24),
	sload => VCC,
	ena => \asp_cor|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|newest_avg_data_addr\(7));

-- Location: LABCELL_X30_Y4_N15
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[23]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[23]~26_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[23]~26_combout\);

-- Location: LABCELL_X33_Y6_N18
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[23]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[23]~27_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) & ( (!\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & 
-- ((!\tdma_min|slots|count\(2)) # (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23)))) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) & ( 
-- (!\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) & \tdma_min|slots|count\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010101010000010101010101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	datad => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[23]~27_combout\);

-- Location: LABCELL_X27_Y3_N39
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[23]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[23]~26_combout\ = ( \tdma_min|interfaces:3:interface|ack~combout\ & ( (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) & !\tdma_min|slots|count\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	datac => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[23]~26_combout\);

-- Location: LABCELL_X30_Y4_N12
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[23]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[23]~27_combout\ = ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( (!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[23]~27_combout\);

-- Location: LABCELL_X30_Y4_N30
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~15_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[23]~26_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[23]~27_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((\tdma_min|slots|count[1]~DUPLICATE_q\)) # (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[23]~26_combout\))) # (\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\) # 
-- (\tdma_min|fabric|staging:2:stage|switches:1:switch|x[23]~27_combout\)))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[23]~26_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[23]~27_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\)) # (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[23]~26_combout\))) # (\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[23]~27_combout\)))) ) ) ) # ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[23]~26_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[23]~27_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[23]~26_combout\ & (!\tdma_min|slots|count[1]~DUPLICATE_q\))) # (\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\) # 
-- (\tdma_min|fabric|staging:2:stage|switches:1:switch|x[23]~27_combout\)))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[23]~26_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[23]~27_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[23]~26_combout\ & (!\tdma_min|slots|count[1]~DUPLICATE_q\))) # (\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[23]~27_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[23]~26_combout\,
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[23]~27_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[23]~26_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[23]~27_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~15_combout\);

-- Location: FF_X30_Y4_N31
\tdma_min|interfaces:2:interface|recv.data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(23));

-- Location: FF_X28_Y2_N59
\asp_cor|newest_avg_data_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(23),
	sload => VCC,
	ena => \asp_cor|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|newest_avg_data_addr\(6));

-- Location: LABCELL_X33_Y6_N45
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[22]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[22]~26_combout\ = (!\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & ((!\tdma_min|slots|count\(2) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22))) # (\tdma_min|slots|count\(2) & ((\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101000001000001010100000100000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	datad => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[22]~26_combout\);

-- Location: LABCELL_X30_Y4_N42
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~11_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[22]~25_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[22]~26_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((!\tdma_min|slots|count[1]~DUPLICATE_q\)) # (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[22]~26_combout\))) # (\tdma_min|slots|count\(0) & (((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[22]~25_combout\) # 
-- (\tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[22]~25_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[22]~26_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[22]~26_combout\ & (\tdma_min|slots|count[1]~DUPLICATE_q\))) # (\tdma_min|slots|count\(0) & (((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[22]~25_combout\) # 
-- (\tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[22]~25_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[22]~26_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((!\tdma_min|slots|count[1]~DUPLICATE_q\)) # (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[22]~26_combout\))) # (\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[22]~25_combout\)))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[22]~25_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[22]~26_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[22]~26_combout\ & (\tdma_min|slots|count[1]~DUPLICATE_q\))) # (\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[22]~25_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[22]~26_combout\,
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[22]~25_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[22]~25_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[22]~26_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~11_combout\);

-- Location: FF_X30_Y4_N43
\tdma_min|interfaces:2:interface|recv.data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(22));

-- Location: MLABCELL_X28_Y2_N0
\asp_cor|newest_avg_data_addr[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|newest_avg_data_addr[5]~feeder_combout\ = ( \tdma_min|interfaces:2:interface|recv.data\(22) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(22),
	combout => \asp_cor|newest_avg_data_addr[5]~feeder_combout\);

-- Location: FF_X28_Y2_N2
\asp_cor|newest_avg_data_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|newest_avg_data_addr[5]~feeder_combout\,
	ena => \asp_cor|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|newest_avg_data_addr\(5));

-- Location: LABCELL_X30_Y4_N48
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~12_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[21]~27_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[21]~28_combout\ & ( 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[21]~27_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[21]~28_combout\))) # 
-- (\tdma_min|slots|count\(0)) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[21]~27_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[21]~28_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[21]~27_combout\ & !\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (((\tdma_min|slots|count\(0))) # (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[21]~28_combout\))) ) 
-- ) ) # ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[21]~27_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[21]~28_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (((\tdma_min|slots|count\(0)) # 
-- (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[21]~27_combout\)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[21]~28_combout\ & ((!\tdma_min|slots|count\(0))))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[21]~27_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[21]~28_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[21]~27_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[21]~28_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datab => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[21]~28_combout\,
	datac => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[21]~27_combout\,
	datad => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[21]~27_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[21]~28_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~12_combout\);

-- Location: FF_X30_Y4_N49
\tdma_min|interfaces:2:interface|recv.data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(21));

-- Location: MLABCELL_X28_Y2_N3
\asp_cor|newest_avg_data_addr[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|newest_avg_data_addr[4]~feeder_combout\ = ( \tdma_min|interfaces:2:interface|recv.data\(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(21),
	combout => \asp_cor|newest_avg_data_addr[4]~feeder_combout\);

-- Location: FF_X28_Y2_N5
\asp_cor|newest_avg_data_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|newest_avg_data_addr[4]~feeder_combout\,
	ena => \asp_cor|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|newest_avg_data_addr\(4));

-- Location: LABCELL_X35_Y6_N12
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[20]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[20]~2_combout\ = ( !\tdma_min|slots|count\(2) & ( (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) & \tdma_min|interfaces:2:interface|ack~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000000000000000000011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	datac => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	datae => \tdma_min|slots|ALT_INV_count\(2),
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[20]~2_combout\);

-- Location: LABCELL_X31_Y3_N24
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[20]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[20]~2_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) & ( \tdma_min|interfaces:3:interface|ack~combout\ & ( !\tdma_min|slots|count\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[20]~2_combout\);

-- Location: LABCELL_X27_Y5_N51
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[20]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[20]~3_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) & ( (!\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & 
-- ((!\tdma_min|slots|count\(2)) # (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20)))) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) & ( 
-- (\tdma_min|slots|count\(2) & (!\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010010001000110011001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[20]~3_combout\);

-- Location: LABCELL_X35_Y6_N24
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[20]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[20]~3_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & ( 
-- (!\tdma_min|slots|count\(2)) # (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20)) ) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & ( (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) & \tdma_min|slots|count\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	datac => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[20]~3_combout\);

-- Location: LABCELL_X36_Y3_N30
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~9_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[20]~3_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[20]~3_combout\ & ( ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[20]~2_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[20]~2_combout\)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[20]~3_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[20]~3_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[20]~2_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[20]~2_combout\))))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (((\tdma_min|slots|count\(0))))) ) 
-- ) ) # ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[20]~3_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[20]~3_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[20]~2_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[20]~2_combout\))))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (((!\tdma_min|slots|count\(0))))) ) 
-- ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[20]~3_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[20]~3_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[20]~2_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[20]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datab => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[20]~2_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[20]~2_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[20]~3_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[20]~3_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~9_combout\);

-- Location: FF_X36_Y3_N31
\tdma_min|interfaces:2:interface|recv.data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(20));

-- Location: MLABCELL_X28_Y2_N54
\asp_cor|newest_avg_data_addr[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|newest_avg_data_addr[3]~feeder_combout\ = ( \tdma_min|interfaces:2:interface|recv.data\(20) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(20),
	combout => \asp_cor|newest_avg_data_addr[3]~feeder_combout\);

-- Location: FF_X28_Y2_N56
\asp_cor|newest_avg_data_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|newest_avg_data_addr[3]~feeder_combout\,
	ena => \asp_cor|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|newest_avg_data_addr\(3));

-- Location: LABCELL_X31_Y5_N48
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~10_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[19]~9_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[19]~10_combout\ & ( 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[19]~9_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[19]~10_combout\)))) # 
-- (\tdma_min|slots|count\(0)) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[19]~9_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[19]~10_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ 
-- & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[19]~9_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[19]~10_combout\))))) # (\tdma_min|slots|count\(0) & 
-- (((\tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[19]~9_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[19]~10_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[19]~9_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[19]~10_combout\))))) # 
-- (\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[19]~9_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[19]~10_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[19]~9_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[19]~10_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[19]~9_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[19]~10_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[19]~9_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[19]~10_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~10_combout\);

-- Location: FF_X31_Y5_N49
\tdma_min|interfaces:2:interface|recv.data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(19));

-- Location: MLABCELL_X28_Y4_N0
\asp_cor|newest_avg_data_addr[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|newest_avg_data_addr[2]~feeder_combout\ = ( \tdma_min|interfaces:2:interface|recv.data\(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(19),
	combout => \asp_cor|newest_avg_data_addr[2]~feeder_combout\);

-- Location: FF_X28_Y4_N1
\asp_cor|newest_avg_data_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|newest_avg_data_addr[2]~feeder_combout\,
	ena => \asp_cor|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|newest_avg_data_addr\(2));

-- Location: MLABCELL_X34_Y4_N0
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~8_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[18]~24_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[18]~25_combout\ & ( (!\tdma_min|slots|count\(0)) # 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[18]~24_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[18]~25_combout\)))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[18]~24_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[18]~25_combout\ & ( (!\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\)))) # (\tdma_min|slots|count\(0) & 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[18]~24_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[18]~25_combout\))))) ) ) ) # ( 
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[18]~24_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[18]~25_combout\ & ( (!\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\)))) # (\tdma_min|slots|count\(0) & 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[18]~24_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[18]~25_combout\))))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[18]~24_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[18]~25_combout\ & ( (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[18]~24_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[18]~25_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[18]~24_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[18]~25_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[18]~24_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[18]~25_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~8_combout\);

-- Location: FF_X34_Y4_N1
\tdma_min|interfaces:2:interface|recv.data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(18));

-- Location: FF_X28_Y2_N49
\asp_cor|newest_avg_data_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(18),
	sload => VCC,
	ena => \asp_cor|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|newest_avg_data_addr\(1));

-- Location: LABCELL_X31_Y4_N6
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~4_combout\ = ( \tdma_min|slots|count\(0) & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[17]~7_combout\ & ( (\tdma_min|slots|count[1]~DUPLICATE_q\) # 
-- (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[17]~6_combout\) ) ) ) # ( !\tdma_min|slots|count\(0) & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[17]~7_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[17]~6_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[17]~7_combout\))) ) ) ) # ( \tdma_min|slots|count\(0) & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[17]~7_combout\ & ( (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[17]~6_combout\ & !\tdma_min|slots|count[1]~DUPLICATE_q\) ) ) ) # ( !\tdma_min|slots|count\(0) & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[17]~7_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[17]~6_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[17]~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111001100000011000001010000010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[17]~6_combout\,
	datab => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[17]~6_combout\,
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[17]~7_combout\,
	datae => \tdma_min|slots|ALT_INV_count\(0),
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[17]~7_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~4_combout\);

-- Location: FF_X31_Y4_N7
\tdma_min|interfaces:2:interface|recv.data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(17));

-- Location: MLABCELL_X28_Y2_N51
\asp_cor|newest_avg_data_addr[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|newest_avg_data_addr[0]~feeder_combout\ = ( \tdma_min|interfaces:2:interface|recv.data\(17) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(17),
	combout => \asp_cor|newest_avg_data_addr[0]~feeder_combout\);

-- Location: FF_X28_Y2_N53
\asp_cor|newest_avg_data_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|newest_avg_data_addr[0]~feeder_combout\,
	ena => \asp_cor|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|newest_avg_data_addr\(0));

-- Location: MLABCELL_X28_Y2_N6
\asp_cor|Add1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add1~6_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \asp_cor|Add1~6_cout\);

-- Location: MLABCELL_X28_Y2_N9
\asp_cor|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add1~1_sumout\ = SUM(( (!\asp_cor|Equal0~0_combout\ & (\asp_cor|newest_avg_data_addr\(0))) # (\asp_cor|Equal0~0_combout\ & ((\tdma_min|interfaces:2:interface|recv.data\(17)))) ) + ( VCC ) + ( \asp_cor|Add1~6_cout\ ))
-- \asp_cor|Add1~2\ = CARRY(( (!\asp_cor|Equal0~0_combout\ & (\asp_cor|newest_avg_data_addr\(0))) # (\asp_cor|Equal0~0_combout\ & ((\tdma_min|interfaces:2:interface|recv.data\(17)))) ) + ( VCC ) + ( \asp_cor|Add1~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_newest_avg_data_addr\(0),
	datab => \asp_cor|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(17),
	cin => \asp_cor|Add1~6_cout\,
	sumout => \asp_cor|Add1~1_sumout\,
	cout => \asp_cor|Add1~2\);

-- Location: MLABCELL_X28_Y2_N12
\asp_cor|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add1~9_sumout\ = SUM(( (!\asp_cor|Equal0~0_combout\ & ((\asp_cor|newest_avg_data_addr\(1)))) # (\asp_cor|Equal0~0_combout\ & (\tdma_min|interfaces:2:interface|recv.data\(18))) ) + ( !\asp_cor|window_size\(2) ) + ( \asp_cor|Add1~2\ ))
-- \asp_cor|Add1~10\ = CARRY(( (!\asp_cor|Equal0~0_combout\ & ((\asp_cor|newest_avg_data_addr\(1)))) # (\asp_cor|Equal0~0_combout\ & (\tdma_min|interfaces:2:interface|recv.data\(18))) ) + ( !\asp_cor|window_size\(2) ) + ( \asp_cor|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(18),
	datad => \asp_cor|ALT_INV_newest_avg_data_addr\(1),
	dataf => \asp_cor|ALT_INV_window_size\(2),
	cin => \asp_cor|Add1~2\,
	sumout => \asp_cor|Add1~9_sumout\,
	cout => \asp_cor|Add1~10\);

-- Location: MLABCELL_X28_Y2_N15
\asp_cor|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add1~17_sumout\ = SUM(( (!\asp_cor|Equal0~0_combout\ & ((\asp_cor|newest_avg_data_addr\(2)))) # (\asp_cor|Equal0~0_combout\ & (\tdma_min|interfaces:2:interface|recv.data\(19))) ) + ( VCC ) + ( \asp_cor|Add1~10\ ))
-- \asp_cor|Add1~18\ = CARRY(( (!\asp_cor|Equal0~0_combout\ & ((\asp_cor|newest_avg_data_addr\(2)))) # (\asp_cor|Equal0~0_combout\ & (\tdma_min|interfaces:2:interface|recv.data\(19))) ) + ( VCC ) + ( \asp_cor|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(19),
	datad => \asp_cor|ALT_INV_newest_avg_data_addr\(2),
	cin => \asp_cor|Add1~10\,
	sumout => \asp_cor|Add1~17_sumout\,
	cout => \asp_cor|Add1~18\);

-- Location: MLABCELL_X28_Y2_N18
\asp_cor|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add1~13_sumout\ = SUM(( (!\asp_cor|Equal0~0_combout\ & ((\asp_cor|newest_avg_data_addr\(3)))) # (\asp_cor|Equal0~0_combout\ & (\tdma_min|interfaces:2:interface|recv.data\(20))) ) + ( VCC ) + ( \asp_cor|Add1~18\ ))
-- \asp_cor|Add1~14\ = CARRY(( (!\asp_cor|Equal0~0_combout\ & ((\asp_cor|newest_avg_data_addr\(3)))) # (\asp_cor|Equal0~0_combout\ & (\tdma_min|interfaces:2:interface|recv.data\(20))) ) + ( VCC ) + ( \asp_cor|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(20),
	datad => \asp_cor|ALT_INV_newest_avg_data_addr\(3),
	cin => \asp_cor|Add1~18\,
	sumout => \asp_cor|Add1~13_sumout\,
	cout => \asp_cor|Add1~14\);

-- Location: MLABCELL_X28_Y2_N21
\asp_cor|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add1~25_sumout\ = SUM(( (!\asp_cor|Equal0~0_combout\ & ((\asp_cor|newest_avg_data_addr\(4)))) # (\asp_cor|Equal0~0_combout\ & (\tdma_min|interfaces:2:interface|recv.data\(21))) ) + ( VCC ) + ( \asp_cor|Add1~14\ ))
-- \asp_cor|Add1~26\ = CARRY(( (!\asp_cor|Equal0~0_combout\ & ((\asp_cor|newest_avg_data_addr\(4)))) # (\asp_cor|Equal0~0_combout\ & (\tdma_min|interfaces:2:interface|recv.data\(21))) ) + ( VCC ) + ( \asp_cor|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(21),
	datad => \asp_cor|ALT_INV_newest_avg_data_addr\(4),
	cin => \asp_cor|Add1~14\,
	sumout => \asp_cor|Add1~25_sumout\,
	cout => \asp_cor|Add1~26\);

-- Location: MLABCELL_X28_Y2_N24
\asp_cor|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add1~21_sumout\ = SUM(( (!\asp_cor|Equal0~0_combout\ & ((\asp_cor|newest_avg_data_addr\(5)))) # (\asp_cor|Equal0~0_combout\ & (\tdma_min|interfaces:2:interface|recv.data\(22))) ) + ( VCC ) + ( \asp_cor|Add1~26\ ))
-- \asp_cor|Add1~22\ = CARRY(( (!\asp_cor|Equal0~0_combout\ & ((\asp_cor|newest_avg_data_addr\(5)))) # (\asp_cor|Equal0~0_combout\ & (\tdma_min|interfaces:2:interface|recv.data\(22))) ) + ( VCC ) + ( \asp_cor|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(22),
	datad => \asp_cor|ALT_INV_newest_avg_data_addr\(5),
	cin => \asp_cor|Add1~26\,
	sumout => \asp_cor|Add1~21_sumout\,
	cout => \asp_cor|Add1~22\);

-- Location: MLABCELL_X28_Y2_N27
\asp_cor|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add1~33_sumout\ = SUM(( (!\asp_cor|Equal0~0_combout\ & ((\asp_cor|newest_avg_data_addr\(6)))) # (\asp_cor|Equal0~0_combout\ & (\tdma_min|interfaces:2:interface|recv.data\(23))) ) + ( VCC ) + ( \asp_cor|Add1~22\ ))
-- \asp_cor|Add1~34\ = CARRY(( (!\asp_cor|Equal0~0_combout\ & ((\asp_cor|newest_avg_data_addr\(6)))) # (\asp_cor|Equal0~0_combout\ & (\tdma_min|interfaces:2:interface|recv.data\(23))) ) + ( VCC ) + ( \asp_cor|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(23),
	datad => \asp_cor|ALT_INV_newest_avg_data_addr\(6),
	cin => \asp_cor|Add1~22\,
	sumout => \asp_cor|Add1~33_sumout\,
	cout => \asp_cor|Add1~34\);

-- Location: MLABCELL_X28_Y2_N30
\asp_cor|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add1~29_sumout\ = SUM(( (!\asp_cor|Equal0~0_combout\ & ((\asp_cor|newest_avg_data_addr\(7)))) # (\asp_cor|Equal0~0_combout\ & (\tdma_min|interfaces:2:interface|recv.data\(24))) ) + ( VCC ) + ( \asp_cor|Add1~34\ ))
-- \asp_cor|Add1~30\ = CARRY(( (!\asp_cor|Equal0~0_combout\ & ((\asp_cor|newest_avg_data_addr\(7)))) # (\asp_cor|Equal0~0_combout\ & (\tdma_min|interfaces:2:interface|recv.data\(24))) ) + ( VCC ) + ( \asp_cor|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(24),
	datad => \asp_cor|ALT_INV_newest_avg_data_addr\(7),
	cin => \asp_cor|Add1~34\,
	sumout => \asp_cor|Add1~29_sumout\,
	cout => \asp_cor|Add1~30\);

-- Location: MLABCELL_X28_Y2_N33
\asp_cor|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add1~41_sumout\ = SUM(( (!\asp_cor|Equal0~0_combout\ & ((\asp_cor|newest_avg_data_addr\(8)))) # (\asp_cor|Equal0~0_combout\ & (\tdma_min|interfaces:2:interface|recv.data\(25))) ) + ( VCC ) + ( \asp_cor|Add1~30\ ))
-- \asp_cor|Add1~42\ = CARRY(( (!\asp_cor|Equal0~0_combout\ & ((\asp_cor|newest_avg_data_addr\(8)))) # (\asp_cor|Equal0~0_combout\ & (\tdma_min|interfaces:2:interface|recv.data\(25))) ) + ( VCC ) + ( \asp_cor|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(25),
	datab => \asp_cor|ALT_INV_Equal0~0_combout\,
	datad => \asp_cor|ALT_INV_newest_avg_data_addr\(8),
	cin => \asp_cor|Add1~30\,
	sumout => \asp_cor|Add1~41_sumout\,
	cout => \asp_cor|Add1~42\);

-- Location: MLABCELL_X28_Y2_N36
\asp_cor|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add1~37_sumout\ = SUM(( (!\asp_cor|Equal0~0_combout\ & ((\asp_cor|newest_avg_data_addr\(9)))) # (\asp_cor|Equal0~0_combout\ & (\tdma_min|interfaces:2:interface|recv.data\(26))) ) + ( VCC ) + ( \asp_cor|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(26),
	datab => \asp_cor|ALT_INV_Equal0~0_combout\,
	datac => \asp_cor|ALT_INV_newest_avg_data_addr\(9),
	cin => \asp_cor|Add1~42\,
	sumout => \asp_cor|Add1~37_sumout\);

-- Location: LABCELL_X29_Y2_N21
\asp_cor|Selector115~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector115~0_combout\ = (\asp_cor|calculate~q\ & !\asp_cor|state.S0~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_calculate~q\,
	datad => \asp_cor|ALT_INV_state.S0~q\,
	combout => \asp_cor|Selector115~0_combout\);

-- Location: FF_X28_Y2_N37
\asp_cor|current_corr_origin[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add1~37_sumout\,
	ena => \asp_cor|Selector115~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|current_corr_origin\(9));

-- Location: FF_X28_Y2_N34
\asp_cor|current_corr_origin[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add1~41_sumout\,
	ena => \asp_cor|Selector115~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|current_corr_origin\(8));

-- Location: FF_X28_Y2_N31
\asp_cor|current_corr_origin[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add1~29_sumout\,
	ena => \asp_cor|Selector115~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|current_corr_origin\(7));

-- Location: FF_X28_Y2_N28
\asp_cor|current_corr_origin[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add1~33_sumout\,
	ena => \asp_cor|Selector115~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|current_corr_origin\(6));

-- Location: FF_X28_Y2_N25
\asp_cor|current_corr_origin[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add1~21_sumout\,
	ena => \asp_cor|Selector115~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|current_corr_origin\(5));

-- Location: FF_X28_Y2_N23
\asp_cor|current_corr_origin[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add1~25_sumout\,
	ena => \asp_cor|Selector115~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|current_corr_origin\(4));

-- Location: FF_X28_Y2_N19
\asp_cor|current_corr_origin[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add1~13_sumout\,
	ena => \asp_cor|Selector115~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|current_corr_origin\(3));

-- Location: FF_X28_Y2_N16
\asp_cor|current_corr_origin[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add1~17_sumout\,
	ena => \asp_cor|Selector115~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|current_corr_origin\(2));

-- Location: FF_X28_Y2_N13
\asp_cor|current_corr_origin[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add1~9_sumout\,
	ena => \asp_cor|Selector115~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|current_corr_origin\(1));

-- Location: FF_X34_Y2_N2
\asp_cor|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add4~21_sumout\,
	sclr => \asp_cor|ALT_INV_state.S2~q\,
	ena => \asp_cor|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|counter\(0));

-- Location: FF_X28_Y2_N10
\asp_cor|current_corr_origin[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add1~1_sumout\,
	ena => \asp_cor|Selector115~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|current_corr_origin\(0));

-- Location: LABCELL_X29_Y2_N30
\asp_cor|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add5~1_sumout\ = SUM(( !\asp_cor|state.S1~DUPLICATE_q\ $ (!\asp_cor|counter\(0)) ) + ( \asp_cor|current_corr_origin\(0) ) + ( !VCC ))
-- \asp_cor|Add5~2\ = CARRY(( !\asp_cor|state.S1~DUPLICATE_q\ $ (!\asp_cor|counter\(0)) ) + ( \asp_cor|current_corr_origin\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datac => \asp_cor|ALT_INV_counter\(0),
	dataf => \asp_cor|ALT_INV_current_corr_origin\(0),
	cin => GND,
	sumout => \asp_cor|Add5~1_sumout\,
	cout => \asp_cor|Add5~2\);

-- Location: LABCELL_X29_Y2_N33
\asp_cor|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add5~5_sumout\ = SUM(( \asp_cor|current_corr_origin\(1) ) + ( !\asp_cor|state.S1~DUPLICATE_q\ $ (!\asp_cor|counter\(1)) ) + ( \asp_cor|Add5~2\ ))
-- \asp_cor|Add5~6\ = CARRY(( \asp_cor|current_corr_origin\(1) ) + ( !\asp_cor|state.S1~DUPLICATE_q\ $ (!\asp_cor|counter\(1)) ) + ( \asp_cor|Add5~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datac => \asp_cor|ALT_INV_counter\(1),
	datad => \asp_cor|ALT_INV_current_corr_origin\(1),
	cin => \asp_cor|Add5~2\,
	sumout => \asp_cor|Add5~5_sumout\,
	cout => \asp_cor|Add5~6\);

-- Location: LABCELL_X29_Y2_N36
\asp_cor|Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add5~13_sumout\ = SUM(( !\asp_cor|state.S1~DUPLICATE_q\ $ (!\asp_cor|counter\(2)) ) + ( \asp_cor|current_corr_origin\(2) ) + ( \asp_cor|Add5~6\ ))
-- \asp_cor|Add5~14\ = CARRY(( !\asp_cor|state.S1~DUPLICATE_q\ $ (!\asp_cor|counter\(2)) ) + ( \asp_cor|current_corr_origin\(2) ) + ( \asp_cor|Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datac => \asp_cor|ALT_INV_counter\(2),
	dataf => \asp_cor|ALT_INV_current_corr_origin\(2),
	cin => \asp_cor|Add5~6\,
	sumout => \asp_cor|Add5~13_sumout\,
	cout => \asp_cor|Add5~14\);

-- Location: LABCELL_X29_Y2_N39
\asp_cor|Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add5~9_sumout\ = SUM(( \asp_cor|current_corr_origin\(3) ) + ( !\asp_cor|state.S1~DUPLICATE_q\ $ (!\asp_cor|counter\(3)) ) + ( \asp_cor|Add5~14\ ))
-- \asp_cor|Add5~10\ = CARRY(( \asp_cor|current_corr_origin\(3) ) + ( !\asp_cor|state.S1~DUPLICATE_q\ $ (!\asp_cor|counter\(3)) ) + ( \asp_cor|Add5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datac => \asp_cor|ALT_INV_counter\(3),
	datad => \asp_cor|ALT_INV_current_corr_origin\(3),
	cin => \asp_cor|Add5~14\,
	sumout => \asp_cor|Add5~9_sumout\,
	cout => \asp_cor|Add5~10\);

-- Location: LABCELL_X29_Y2_N42
\asp_cor|Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add5~21_sumout\ = SUM(( \asp_cor|current_corr_origin\(4) ) + ( !\asp_cor|state.S1~DUPLICATE_q\ $ (!\asp_cor|counter\(4)) ) + ( \asp_cor|Add5~10\ ))
-- \asp_cor|Add5~22\ = CARRY(( \asp_cor|current_corr_origin\(4) ) + ( !\asp_cor|state.S1~DUPLICATE_q\ $ (!\asp_cor|counter\(4)) ) + ( \asp_cor|Add5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datab => \asp_cor|ALT_INV_current_corr_origin\(4),
	dataf => \asp_cor|ALT_INV_counter\(4),
	cin => \asp_cor|Add5~10\,
	sumout => \asp_cor|Add5~21_sumout\,
	cout => \asp_cor|Add5~22\);

-- Location: LABCELL_X29_Y2_N45
\asp_cor|Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add5~17_sumout\ = SUM(( !\asp_cor|state.S1~DUPLICATE_q\ $ (!\asp_cor|counter\(5)) ) + ( \asp_cor|current_corr_origin\(5) ) + ( \asp_cor|Add5~22\ ))
-- \asp_cor|Add5~18\ = CARRY(( !\asp_cor|state.S1~DUPLICATE_q\ $ (!\asp_cor|counter\(5)) ) + ( \asp_cor|current_corr_origin\(5) ) + ( \asp_cor|Add5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datac => \asp_cor|ALT_INV_current_corr_origin\(5),
	datad => \asp_cor|ALT_INV_counter\(5),
	cin => \asp_cor|Add5~22\,
	sumout => \asp_cor|Add5~17_sumout\,
	cout => \asp_cor|Add5~18\);

-- Location: LABCELL_X29_Y2_N48
\asp_cor|Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add5~29_sumout\ = SUM(( \asp_cor|current_corr_origin\(6) ) + ( !\asp_cor|state.S1~DUPLICATE_q\ $ (!\asp_cor|counter\(6)) ) + ( \asp_cor|Add5~18\ ))
-- \asp_cor|Add5~30\ = CARRY(( \asp_cor|current_corr_origin\(6) ) + ( !\asp_cor|state.S1~DUPLICATE_q\ $ (!\asp_cor|counter\(6)) ) + ( \asp_cor|Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datac => \asp_cor|ALT_INV_counter\(6),
	datad => \asp_cor|ALT_INV_current_corr_origin\(6),
	cin => \asp_cor|Add5~18\,
	sumout => \asp_cor|Add5~29_sumout\,
	cout => \asp_cor|Add5~30\);

-- Location: LABCELL_X29_Y2_N51
\asp_cor|Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add5~25_sumout\ = SUM(( !\asp_cor|state.S1~DUPLICATE_q\ $ (!\asp_cor|counter\(7)) ) + ( \asp_cor|current_corr_origin\(7) ) + ( \asp_cor|Add5~30\ ))
-- \asp_cor|Add5~26\ = CARRY(( !\asp_cor|state.S1~DUPLICATE_q\ $ (!\asp_cor|counter\(7)) ) + ( \asp_cor|current_corr_origin\(7) ) + ( \asp_cor|Add5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datac => \asp_cor|ALT_INV_counter\(7),
	dataf => \asp_cor|ALT_INV_current_corr_origin\(7),
	cin => \asp_cor|Add5~30\,
	sumout => \asp_cor|Add5~25_sumout\,
	cout => \asp_cor|Add5~26\);

-- Location: LABCELL_X29_Y2_N54
\asp_cor|Add5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add5~37_sumout\ = SUM(( \asp_cor|current_corr_origin\(8) ) + ( !\asp_cor|state.S1~DUPLICATE_q\ $ (!\asp_cor|counter\(8)) ) + ( \asp_cor|Add5~26\ ))
-- \asp_cor|Add5~38\ = CARRY(( \asp_cor|current_corr_origin\(8) ) + ( !\asp_cor|state.S1~DUPLICATE_q\ $ (!\asp_cor|counter\(8)) ) + ( \asp_cor|Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datac => \asp_cor|ALT_INV_counter\(8),
	datad => \asp_cor|ALT_INV_current_corr_origin\(8),
	cin => \asp_cor|Add5~26\,
	sumout => \asp_cor|Add5~37_sumout\,
	cout => \asp_cor|Add5~38\);

-- Location: LABCELL_X29_Y2_N57
\asp_cor|Add5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add5~33_sumout\ = SUM(( \asp_cor|current_corr_origin\(9) ) + ( !\asp_cor|state.S1~DUPLICATE_q\ $ (!\asp_cor|counter\(9)) ) + ( \asp_cor|Add5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datac => \asp_cor|ALT_INV_current_corr_origin\(9),
	dataf => \asp_cor|ALT_INV_counter\(9),
	cin => \asp_cor|Add5~38\,
	sumout => \asp_cor|Add5~33_sumout\);

-- Location: FF_X27_Y2_N11
\asp_cor|avg_data_mem_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data_mem_addr\(9));

-- Location: LABCELL_X27_Y2_N9
\asp_cor|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector0~0_combout\ = ( \asp_cor|Add1~37_sumout\ & ( (!\asp_cor|state.S2~q\ & ((!\asp_cor|state.S0~q\) # ((\asp_cor|Add5~33_sumout\)))) # (\asp_cor|state.S2~q\ & (((\asp_cor|avg_data_mem_addr\(9))))) ) ) # ( !\asp_cor|Add1~37_sumout\ & ( 
-- (!\asp_cor|state.S2~q\ & (\asp_cor|state.S0~q\ & (\asp_cor|Add5~33_sumout\))) # (\asp_cor|state.S2~q\ & (((\asp_cor|avg_data_mem_addr\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S2~q\,
	datab => \asp_cor|ALT_INV_state.S0~q\,
	datac => \asp_cor|ALT_INV_Add5~33_sumout\,
	datad => \asp_cor|ALT_INV_avg_data_mem_addr\(9),
	dataf => \asp_cor|ALT_INV_Add1~37_sumout\,
	combout => \asp_cor|Selector0~0_combout\);

-- Location: LABCELL_X27_Y2_N0
\asp_cor|sendSignal~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|sendSignal~10_combout\ = ( \asp_cor|Selector0~0_combout\ & ( (!\asp_cor|correlation_second_half~q\) # (\asp_cor|correlation\(9)) ) ) # ( !\asp_cor|Selector0~0_combout\ & ( (\asp_cor|correlation_second_half~q\ & \asp_cor|correlation\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_correlation_second_half~q\,
	datac => \asp_cor|ALT_INV_correlation\(9),
	dataf => \asp_cor|ALT_INV_Selector0~0_combout\,
	combout => \asp_cor|sendSignal~10_combout\);

-- Location: FF_X27_Y2_N1
\asp_cor|sendSignal.data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|sendSignal~10_combout\,
	asdata => \asp_cor|correlation\(29),
	sload => \asp_cor|correlation_first_half~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|sendSignal.data\(9));

-- Location: LABCELL_X33_Y5_N45
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[6]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[6]~18_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) & ( \tdma_min|interfaces:2:interface|ack~combout\ & ( !\tdma_min|slots|count\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[6]~18_combout\);

-- Location: LABCELL_X33_Y5_N6
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~26_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[6]~18_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[6]~19_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ 
-- & (((!\tdma_min|slots|count\(0)) # (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[6]~18_combout\)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (((\tdma_min|slots|count\(0))) # (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[6]~19_combout\))) 
-- ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[6]~18_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[6]~19_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (((\tdma_min|slots|count\(0) & 
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[6]~18_combout\)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (((\tdma_min|slots|count\(0))) # (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[6]~19_combout\))) ) ) ) # ( 
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[6]~18_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[6]~19_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (((!\tdma_min|slots|count\(0)) # 
-- (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[6]~18_combout\)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[6]~19_combout\ & (!\tdma_min|slots|count\(0)))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[6]~18_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[6]~19_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (((\tdma_min|slots|count\(0) & 
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[6]~18_combout\)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[6]~19_combout\ & (!\tdma_min|slots|count\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datab => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[6]~19_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[6]~18_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[6]~18_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[6]~19_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~26_combout\);

-- Location: FF_X33_Y5_N8
\tdma_min|interfaces:2:interface|recv.data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(6));

-- Location: LABCELL_X35_Y2_N57
\asp_cor|avg_data~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|avg_data~6_combout\ = ( \tdma_min|interfaces:2:interface|recv.data\(6) & ( (\asp_cor|avg_data\(6)) # (\asp_cor|Equal0~0_combout\) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data\(6) & ( (!\asp_cor|Equal0~0_combout\ & \asp_cor|avg_data\(6)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_Equal0~0_combout\,
	datad => \asp_cor|ALT_INV_avg_data\(6),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(6),
	combout => \asp_cor|avg_data~6_combout\);

-- Location: LABCELL_X31_Y2_N15
\asp_cor|Selector33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector33~0_combout\ = ( \asp_cor|Mult0~16\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(8))) # (\asp_cor|state.S1~DUPLICATE_q\) ) ) # ( !\asp_cor|Mult0~16\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(8)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datab => \asp_cor|ALT_INV_state.S2~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(8),
	dataf => \asp_cor|ALT_INV_Mult0~16\,
	combout => \asp_cor|Selector33~0_combout\);

-- Location: FF_X31_Y2_N17
\asp_cor|correlation_pair_product[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector33~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(8));

-- Location: FF_X30_Y2_N25
\asp_cor|correlation[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~141_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(8));

-- Location: FF_X27_Y2_N8
\asp_cor|avg_data_mem_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data_mem_addr\(8));

-- Location: LABCELL_X27_Y2_N6
\asp_cor|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector1~0_combout\ = ( \asp_cor|Add1~41_sumout\ & ( (!\asp_cor|state.S2~q\ & ((!\asp_cor|state.S0~q\) # ((\asp_cor|Add5~37_sumout\)))) # (\asp_cor|state.S2~q\ & (((\asp_cor|avg_data_mem_addr\(8))))) ) ) # ( !\asp_cor|Add1~41_sumout\ & ( 
-- (!\asp_cor|state.S2~q\ & (\asp_cor|state.S0~q\ & (\asp_cor|Add5~37_sumout\))) # (\asp_cor|state.S2~q\ & (((\asp_cor|avg_data_mem_addr\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S2~q\,
	datab => \asp_cor|ALT_INV_state.S0~q\,
	datac => \asp_cor|ALT_INV_Add5~37_sumout\,
	datad => \asp_cor|ALT_INV_avg_data_mem_addr\(8),
	dataf => \asp_cor|ALT_INV_Add1~41_sumout\,
	combout => \asp_cor|Selector1~0_combout\);

-- Location: LABCELL_X27_Y2_N15
\asp_cor|sendSignal~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|sendSignal~11_combout\ = ( \asp_cor|Selector1~0_combout\ & ( (!\asp_cor|correlation_second_half~q\) # (\asp_cor|correlation\(8)) ) ) # ( !\asp_cor|Selector1~0_combout\ & ( (\asp_cor|correlation_second_half~q\ & \asp_cor|correlation\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_correlation_second_half~q\,
	datac => \asp_cor|ALT_INV_correlation\(8),
	dataf => \asp_cor|ALT_INV_Selector1~0_combout\,
	combout => \asp_cor|sendSignal~11_combout\);

-- Location: FF_X27_Y2_N16
\asp_cor|sendSignal.data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|sendSignal~11_combout\,
	asdata => \asp_cor|correlation\(28),
	sload => \asp_cor|correlation_first_half~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|sendSignal.data\(8));

-- Location: LABCELL_X35_Y6_N51
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[5]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[5]~15_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[5]~15_combout\);

-- Location: LABCELL_X36_Y6_N48
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~25_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~16_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[5]~16_combout\ & ( ((!\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[5]~15_combout\))) # (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[5]~15_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~16_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[5]~16_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[5]~15_combout\))) # (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[5]~15_combout\)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (((\tdma_min|slots|count\(0))))) ) 
-- ) ) # ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~16_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[5]~16_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[5]~15_combout\))) # (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[5]~15_combout\)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (((!\tdma_min|slots|count\(0))))) ) 
-- ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~16_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[5]~16_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[5]~15_combout\))) # (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[5]~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[5]~15_combout\,
	datab => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datac => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[5]~15_combout\,
	datad => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~16_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[5]~16_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~25_combout\);

-- Location: FF_X36_Y6_N50
\tdma_min|interfaces:2:interface|recv.data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(5));

-- Location: LABCELL_X35_Y2_N54
\asp_cor|avg_data~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|avg_data~5_combout\ = ( \tdma_min|interfaces:2:interface|recv.data\(5) & ( (\asp_cor|avg_data\(5)) # (\asp_cor|Equal0~0_combout\) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data\(5) & ( (!\asp_cor|Equal0~0_combout\ & \asp_cor|avg_data\(5)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_Equal0~0_combout\,
	datad => \asp_cor|ALT_INV_avg_data\(5),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(5),
	combout => \asp_cor|avg_data~5_combout\);

-- Location: LABCELL_X31_Y2_N33
\asp_cor|Selector34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector34~0_combout\ = ( \asp_cor|Mult0~15\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(7))) # (\asp_cor|state.S1~DUPLICATE_q\) ) ) # ( !\asp_cor|Mult0~15\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(7)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datab => \asp_cor|ALT_INV_state.S2~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(7),
	dataf => \asp_cor|ALT_INV_Mult0~15\,
	combout => \asp_cor|Selector34~0_combout\);

-- Location: FF_X31_Y2_N35
\asp_cor|correlation_pair_product[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector34~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(7));

-- Location: FF_X30_Y2_N22
\asp_cor|correlation[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~101_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(7));

-- Location: FF_X27_Y2_N20
\asp_cor|avg_data_mem_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data_mem_addr\(7));

-- Location: LABCELL_X27_Y2_N18
\asp_cor|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector2~0_combout\ = ( \asp_cor|Add1~29_sumout\ & ( (!\asp_cor|state.S2~q\ & (((!\asp_cor|state.S0~q\)) # (\asp_cor|Add5~25_sumout\))) # (\asp_cor|state.S2~q\ & (((\asp_cor|avg_data_mem_addr\(7))))) ) ) # ( !\asp_cor|Add1~29_sumout\ & ( 
-- (!\asp_cor|state.S2~q\ & (\asp_cor|Add5~25_sumout\ & (\asp_cor|state.S0~q\))) # (\asp_cor|state.S2~q\ & (((\asp_cor|avg_data_mem_addr\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011111000100000001111111010000110111111101000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_Add5~25_sumout\,
	datab => \asp_cor|ALT_INV_state.S0~q\,
	datac => \asp_cor|ALT_INV_state.S2~q\,
	datad => \asp_cor|ALT_INV_avg_data_mem_addr\(7),
	dataf => \asp_cor|ALT_INV_Add1~29_sumout\,
	combout => \asp_cor|Selector2~0_combout\);

-- Location: LABCELL_X27_Y2_N57
\asp_cor|sendSignal~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|sendSignal~8_combout\ = ( \asp_cor|Selector2~0_combout\ & ( (!\asp_cor|correlation_second_half~q\) # (\asp_cor|correlation\(7)) ) ) # ( !\asp_cor|Selector2~0_combout\ & ( (\asp_cor|correlation_second_half~q\ & \asp_cor|correlation\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_correlation_second_half~q\,
	datac => \asp_cor|ALT_INV_correlation\(7),
	dataf => \asp_cor|ALT_INV_Selector2~0_combout\,
	combout => \asp_cor|sendSignal~8_combout\);

-- Location: FF_X30_Y1_N22
\asp_cor|correlation[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~105_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(27));

-- Location: FF_X27_Y2_N58
\asp_cor|sendSignal.data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|sendSignal~8_combout\,
	asdata => \asp_cor|correlation\(27),
	sload => \asp_cor|correlation_first_half~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|sendSignal.data\(7));

-- Location: LABCELL_X31_Y6_N0
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[4]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[4]~16_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[4]~16_combout\);

-- Location: LABCELL_X31_Y6_N48
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~24_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[4]~16_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[4]~17_combout\ & ( 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[4]~16_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[4]~17_combout\)))) # 
-- (\tdma_min|slots|count\(0)) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[4]~16_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[4]~17_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (!\tdma_min|slots|count\(0) & 
-- (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[4]~16_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[4]~17_combout\)) # (\tdma_min|slots|count\(0)))) ) ) ) # ( 
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[4]~16_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[4]~17_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[4]~16_combout\)) # (\tdma_min|slots|count\(0)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (!\tdma_min|slots|count\(0) & ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[4]~17_combout\)))) ) ) 
-- ) # ( !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[4]~16_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[4]~17_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[4]~16_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[4]~17_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[4]~16_combout\,
	datad => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[4]~17_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[4]~16_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[4]~17_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~24_combout\);

-- Location: FF_X31_Y6_N49
\tdma_min|interfaces:2:interface|recv.data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(4));

-- Location: LABCELL_X31_Y6_N6
\asp_cor|avg_data~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|avg_data~4_combout\ = ( \tdma_min|interfaces:2:interface|recv.data\(4) & ( (\asp_cor|avg_data\(4)) # (\asp_cor|Equal0~0_combout\) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data\(4) & ( (!\asp_cor|Equal0~0_combout\ & \asp_cor|avg_data\(4)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_Equal0~0_combout\,
	datad => \asp_cor|ALT_INV_avg_data\(4),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(4),
	combout => \asp_cor|avg_data~4_combout\);

-- Location: LABCELL_X31_Y2_N18
\asp_cor|Selector35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector35~0_combout\ = ( \asp_cor|Mult0~14\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(6))) # (\asp_cor|state.S1~DUPLICATE_q\) ) ) # ( !\asp_cor|Mult0~14\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(6)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datab => \asp_cor|ALT_INV_state.S2~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(6),
	dataf => \asp_cor|ALT_INV_Mult0~14\,
	combout => \asp_cor|Selector35~0_combout\);

-- Location: FF_X31_Y2_N20
\asp_cor|correlation_pair_product[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector35~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(6));

-- Location: FF_X30_Y2_N20
\asp_cor|correlation[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~109_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(6));

-- Location: FF_X27_Y2_N53
\asp_cor|avg_data_mem_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data_mem_addr\(6));

-- Location: LABCELL_X27_Y2_N51
\asp_cor|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector3~0_combout\ = ( \asp_cor|Add1~33_sumout\ & ( (!\asp_cor|state.S2~q\ & ((!\asp_cor|state.S0~q\) # ((\asp_cor|Add5~29_sumout\)))) # (\asp_cor|state.S2~q\ & (((\asp_cor|avg_data_mem_addr\(6))))) ) ) # ( !\asp_cor|Add1~33_sumout\ & ( 
-- (!\asp_cor|state.S2~q\ & (\asp_cor|state.S0~q\ & (\asp_cor|Add5~29_sumout\))) # (\asp_cor|state.S2~q\ & (((\asp_cor|avg_data_mem_addr\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S2~q\,
	datab => \asp_cor|ALT_INV_state.S0~q\,
	datac => \asp_cor|ALT_INV_Add5~29_sumout\,
	datad => \asp_cor|ALT_INV_avg_data_mem_addr\(6),
	dataf => \asp_cor|ALT_INV_Add1~33_sumout\,
	combout => \asp_cor|Selector3~0_combout\);

-- Location: LABCELL_X27_Y2_N12
\asp_cor|sendSignal~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|sendSignal~9_combout\ = ( \asp_cor|Selector3~0_combout\ & ( (!\asp_cor|correlation_second_half~q\) # (\asp_cor|correlation\(6)) ) ) # ( !\asp_cor|Selector3~0_combout\ & ( (\asp_cor|correlation_second_half~q\ & \asp_cor|correlation\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_correlation_second_half~q\,
	datac => \asp_cor|ALT_INV_correlation\(6),
	dataf => \asp_cor|ALT_INV_Selector3~0_combout\,
	combout => \asp_cor|sendSignal~9_combout\);

-- Location: FF_X27_Y2_N14
\asp_cor|sendSignal.data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|sendSignal~9_combout\,
	asdata => \asp_cor|correlation\(26),
	sload => \asp_cor|correlation_first_half~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|sendSignal.data\(6));

-- Location: LABCELL_X31_Y6_N24
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[3]~13_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[3]~13_combout\);

-- Location: LABCELL_X31_Y6_N30
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~23_combout\ = ( \tdma_min|slots|count[1]~DUPLICATE_q\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[3]~14_combout\ & ( (!\tdma_min|slots|count\(0)) # 
-- (\tdma_min|fabric|staging:2:stage|switches:1:switch|x[3]~14_combout\) ) ) ) # ( !\tdma_min|slots|count[1]~DUPLICATE_q\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[3]~14_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[3]~13_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[3]~13_combout\))) ) ) ) # ( \tdma_min|slots|count[1]~DUPLICATE_q\ & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[3]~14_combout\ & ( (\tdma_min|slots|count\(0) & \tdma_min|fabric|staging:2:stage|switches:1:switch|x[3]~14_combout\) ) ) ) # ( !\tdma_min|slots|count[1]~DUPLICATE_q\ & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[3]~14_combout\ & ( (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[3]~13_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[3]~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000000011001101000111010001111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[3]~13_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[3]~13_combout\,
	datad => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[3]~14_combout\,
	datae => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[3]~14_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~23_combout\);

-- Location: FF_X31_Y6_N31
\tdma_min|interfaces:2:interface|recv.data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(3));

-- Location: LABCELL_X31_Y6_N42
\asp_cor|avg_data~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|avg_data~3_combout\ = ( \tdma_min|interfaces:2:interface|recv.data\(3) & ( (\asp_cor|avg_data\(3)) # (\asp_cor|Equal0~0_combout\) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data\(3) & ( (!\asp_cor|Equal0~0_combout\ & \asp_cor|avg_data\(3)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_Equal0~0_combout\,
	datad => \asp_cor|ALT_INV_avg_data\(3),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(3),
	combout => \asp_cor|avg_data~3_combout\);

-- Location: LABCELL_X31_Y2_N6
\asp_cor|Selector36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector36~0_combout\ = ( \asp_cor|Mult0~13\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(5))) # (\asp_cor|state.S1~DUPLICATE_q\) ) ) # ( !\asp_cor|Mult0~13\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(5)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datab => \asp_cor|ALT_INV_state.S2~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(5),
	dataf => \asp_cor|ALT_INV_Mult0~13\,
	combout => \asp_cor|Selector36~0_combout\);

-- Location: FF_X31_Y2_N8
\asp_cor|correlation_pair_product[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(5));

-- Location: FF_X30_Y2_N16
\asp_cor|correlation[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~85_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation[5]~DUPLICATE_q\);

-- Location: FF_X27_Y2_N50
\asp_cor|avg_data_mem_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data_mem_addr\(5));

-- Location: LABCELL_X27_Y2_N48
\asp_cor|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector4~0_combout\ = ( \asp_cor|Add1~21_sumout\ & ( (!\asp_cor|state.S2~q\ & ((!\asp_cor|state.S0~q\) # ((\asp_cor|Add5~17_sumout\)))) # (\asp_cor|state.S2~q\ & (((\asp_cor|avg_data_mem_addr\(5))))) ) ) # ( !\asp_cor|Add1~21_sumout\ & ( 
-- (!\asp_cor|state.S2~q\ & (\asp_cor|state.S0~q\ & (\asp_cor|Add5~17_sumout\))) # (\asp_cor|state.S2~q\ & (((\asp_cor|avg_data_mem_addr\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S2~q\,
	datab => \asp_cor|ALT_INV_state.S0~q\,
	datac => \asp_cor|ALT_INV_Add5~17_sumout\,
	datad => \asp_cor|ALT_INV_avg_data_mem_addr\(5),
	dataf => \asp_cor|ALT_INV_Add1~21_sumout\,
	combout => \asp_cor|Selector4~0_combout\);

-- Location: LABCELL_X27_Y2_N3
\asp_cor|sendSignal~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|sendSignal~6_combout\ = ( \asp_cor|Selector4~0_combout\ & ( (!\asp_cor|correlation_second_half~q\) # (\asp_cor|correlation[5]~DUPLICATE_q\) ) ) # ( !\asp_cor|Selector4~0_combout\ & ( (\asp_cor|correlation_second_half~q\ & 
-- \asp_cor|correlation[5]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_correlation_second_half~q\,
	datac => \asp_cor|ALT_INV_correlation[5]~DUPLICATE_q\,
	dataf => \asp_cor|ALT_INV_Selector4~0_combout\,
	combout => \asp_cor|sendSignal~6_combout\);

-- Location: FF_X30_Y1_N16
\asp_cor|correlation[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~89_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(25));

-- Location: FF_X27_Y2_N4
\asp_cor|sendSignal.data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|sendSignal~6_combout\,
	asdata => \asp_cor|correlation\(25),
	sload => \asp_cor|correlation_first_half~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|sendSignal.data\(5));

-- Location: MLABCELL_X34_Y5_N33
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[2]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[2]~14_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[2]~14_combout\);

-- Location: LABCELL_X35_Y5_N54
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~22_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[2]~14_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[2]~15_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ 
-- & (((!\tdma_min|slots|count\(0)) # (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[2]~14_combout\)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (((\tdma_min|slots|count\(0))) # (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[2]~15_combout\))) 
-- ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[2]~14_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[2]~15_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (((\tdma_min|slots|count\(0) & 
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[2]~14_combout\)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (((\tdma_min|slots|count\(0))) # (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[2]~15_combout\))) ) ) ) # ( 
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[2]~14_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[2]~15_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (((!\tdma_min|slots|count\(0)) # 
-- (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[2]~14_combout\)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[2]~15_combout\ & (!\tdma_min|slots|count\(0)))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[2]~14_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[2]~15_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (((\tdma_min|slots|count\(0) & 
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[2]~14_combout\)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[2]~15_combout\ & (!\tdma_min|slots|count\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[2]~15_combout\,
	datab => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[2]~14_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[2]~14_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[2]~15_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~22_combout\);

-- Location: FF_X35_Y5_N55
\tdma_min|interfaces:2:interface|recv.data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(2));

-- Location: FF_X35_Y2_N5
\asp_cor|avg_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|avg_data~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data\(2));

-- Location: LABCELL_X35_Y2_N3
\asp_cor|avg_data~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|avg_data~2_combout\ = ( \asp_cor|Equal0~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data\(2) ) ) # ( !\asp_cor|Equal0~0_combout\ & ( \asp_cor|avg_data\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(2),
	datad => \asp_cor|ALT_INV_avg_data\(2),
	dataf => \asp_cor|ALT_INV_Equal0~0_combout\,
	combout => \asp_cor|avg_data~2_combout\);

-- Location: LABCELL_X31_Y2_N45
\asp_cor|Selector37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector37~0_combout\ = ( \asp_cor|Mult0~12\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(4))) # (\asp_cor|state.S1~DUPLICATE_q\) ) ) # ( !\asp_cor|Mult0~12\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(4)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datab => \asp_cor|ALT_INV_state.S2~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(4),
	dataf => \asp_cor|ALT_INV_Mult0~12\,
	combout => \asp_cor|Selector37~0_combout\);

-- Location: FF_X31_Y2_N47
\asp_cor|correlation_pair_product[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector37~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(4));

-- Location: FF_X30_Y2_N14
\asp_cor|correlation[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~93_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(4));

-- Location: FF_X29_Y2_N29
\asp_cor|avg_data_mem_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data_mem_addr\(4));

-- Location: LABCELL_X29_Y2_N27
\asp_cor|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector5~0_combout\ = ( \asp_cor|Add5~21_sumout\ & ( (!\asp_cor|state.S2~q\ & (((\asp_cor|Add1~25_sumout\)) # (\asp_cor|state.S0~q\))) # (\asp_cor|state.S2~q\ & (((\asp_cor|avg_data_mem_addr\(4))))) ) ) # ( !\asp_cor|Add5~21_sumout\ & ( 
-- (!\asp_cor|state.S2~q\ & (!\asp_cor|state.S0~q\ & (\asp_cor|Add1~25_sumout\))) # (\asp_cor|state.S2~q\ & (((\asp_cor|avg_data_mem_addr\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S2~q\,
	datab => \asp_cor|ALT_INV_state.S0~q\,
	datac => \asp_cor|ALT_INV_Add1~25_sumout\,
	datad => \asp_cor|ALT_INV_avg_data_mem_addr\(4),
	dataf => \asp_cor|ALT_INV_Add5~21_sumout\,
	combout => \asp_cor|Selector5~0_combout\);

-- Location: LABCELL_X27_Y2_N54
\asp_cor|sendSignal~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|sendSignal~7_combout\ = ( \asp_cor|Selector5~0_combout\ & ( (!\asp_cor|correlation_second_half~q\) # (\asp_cor|correlation\(4)) ) ) # ( !\asp_cor|Selector5~0_combout\ & ( (\asp_cor|correlation_second_half~q\ & \asp_cor|correlation\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_correlation_second_half~q\,
	datac => \asp_cor|ALT_INV_correlation\(4),
	dataf => \asp_cor|ALT_INV_Selector5~0_combout\,
	combout => \asp_cor|sendSignal~7_combout\);

-- Location: FF_X30_Y1_N13
\asp_cor|correlation[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~97_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(24));

-- Location: FF_X27_Y2_N55
\asp_cor|sendSignal.data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|sendSignal~7_combout\,
	asdata => \asp_cor|correlation\(24),
	sload => \asp_cor|correlation_first_half~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|sendSignal.data\(4));

-- Location: LABCELL_X35_Y3_N24
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[28]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[28]~1_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) & ( \tdma_min|interfaces:2:interface|ack~combout\ & ( !\tdma_min|slots|count\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[28]~1_combout\);

-- Location: LABCELL_X36_Y3_N12
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[28]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[28]~1_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[28]~2_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[28]~1_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((!\tdma_min|slots|count[1]~DUPLICATE_q\)) # (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[28]~1_combout\))) # (\tdma_min|slots|count\(0) & (((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[28]~2_combout\) # 
-- (\tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[28]~2_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[28]~1_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[28]~1_combout\ & (\tdma_min|slots|count[1]~DUPLICATE_q\))) # (\tdma_min|slots|count\(0) & (((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[28]~2_combout\) # 
-- (\tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[28]~2_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[28]~1_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((!\tdma_min|slots|count[1]~DUPLICATE_q\)) # (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[28]~1_combout\))) # (\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[28]~2_combout\)))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[28]~2_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[28]~1_combout\ & ( (!\tdma_min|slots|count\(0) 
-- & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[28]~1_combout\ & (\tdma_min|slots|count[1]~DUPLICATE_q\))) # (\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[28]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[28]~1_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[28]~2_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[28]~2_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[28]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[28]~1_combout\);

-- Location: FF_X36_Y3_N14
\tdma_min|interfaces:1:interface|recv.data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[28]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(28));

-- Location: LABCELL_X36_Y3_N18
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[20]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[20]~2_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[20]~3_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[20]~3_combout\ & ( 
-- (!\tdma_min|slots|count[1]~DUPLICATE_q\) # ((!\tdma_min|slots|count\(0) & ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[20]~2_combout\))) # (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[20]~2_combout\))) ) ) ) 
-- # ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[20]~3_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[20]~3_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (((!\tdma_min|slots|count\(0))))) # 
-- (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[20]~2_combout\))) # (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[20]~2_combout\)))) ) ) ) 
-- # ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[20]~3_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[20]~3_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (((\tdma_min|slots|count\(0))))) # 
-- (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[20]~2_combout\))) # (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[20]~2_combout\)))) ) ) ) 
-- # ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[20]~3_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[20]~3_combout\ & ( (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[20]~2_combout\))) # (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[20]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datab => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[20]~2_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[20]~2_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[20]~3_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[20]~3_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[20]~2_combout\);

-- Location: FF_X36_Y3_N20
\tdma_min|interfaces:1:interface|recv.data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[20]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(20));

-- Location: LABCELL_X36_Y3_N48
\asp_pd|current_correlation_value~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~0_combout\ = ( \asp_pd|correlation_count_read~0_combout\ & ( \tdma_min|interfaces:1:interface|recv.data\(20) & ( !\tdma_min|interfaces:1:interface|recv.data\(28) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(28),
	datae => \asp_pd|ALT_INV_correlation_count_read~0_combout\,
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(20),
	combout => \asp_pd|current_correlation_value~0_combout\);

-- Location: LABCELL_X36_Y6_N45
\asp_pd|current_correlation_value~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~27_combout\ = ( \tdma_min|interfaces:1:interface|recv.data\(2) & ( (\asp_pd|current_correlation_value~0_combout\) # (\asp_pd|last_correlation_value\(22)) ) ) # ( !\tdma_min|interfaces:1:interface|recv.data\(2) & ( 
-- (\asp_pd|last_correlation_value\(22) & !\asp_pd|current_correlation_value~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_last_correlation_value\(22),
	datac => \asp_pd|ALT_INV_current_correlation_value~0_combout\,
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(2),
	combout => \asp_pd|current_correlation_value~27_combout\);

-- Location: FF_X36_Y6_N16
\asp_pd|last_correlation_value[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~27_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(22));

-- Location: FF_X40_Y4_N23
\asp_pd|correlation_max[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(22),
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(22));

-- Location: LABCELL_X40_Y8_N24
\asp_pd|sendSignal~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|sendSignal~12_combout\ = ( \asp_pd|correlation_min\(2) & ( \asp_pd|correlation_min\(22) & ( ((!\asp_pd|peak_half~q\ & (\asp_pd|correlation_max\(22))) # (\asp_pd|peak_half~q\ & ((\asp_pd|correlation_max\(2))))) # (\asp_pd|Equal4~0_combout\) ) ) ) # 
-- ( !\asp_pd|correlation_min\(2) & ( \asp_pd|correlation_min\(22) & ( (!\asp_pd|peak_half~q\ & (((\asp_pd|Equal4~0_combout\)) # (\asp_pd|correlation_max\(22)))) # (\asp_pd|peak_half~q\ & (((\asp_pd|correlation_max\(2) & !\asp_pd|Equal4~0_combout\)))) ) ) ) 
-- # ( \asp_pd|correlation_min\(2) & ( !\asp_pd|correlation_min\(22) & ( (!\asp_pd|peak_half~q\ & (\asp_pd|correlation_max\(22) & ((!\asp_pd|Equal4~0_combout\)))) # (\asp_pd|peak_half~q\ & (((\asp_pd|Equal4~0_combout\) # (\asp_pd|correlation_max\(2))))) ) ) 
-- ) # ( !\asp_pd|correlation_min\(2) & ( !\asp_pd|correlation_min\(22) & ( (!\asp_pd|Equal4~0_combout\ & ((!\asp_pd|peak_half~q\ & (\asp_pd|correlation_max\(22))) # (\asp_pd|peak_half~q\ & ((\asp_pd|correlation_max\(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_max\(22),
	datab => \asp_pd|ALT_INV_peak_half~q\,
	datac => \asp_pd|ALT_INV_correlation_max\(2),
	datad => \asp_pd|ALT_INV_Equal4~0_combout\,
	datae => \asp_pd|ALT_INV_correlation_min\(2),
	dataf => \asp_pd|ALT_INV_correlation_min\(22),
	combout => \asp_pd|sendSignal~12_combout\);

-- Location: MLABCELL_X39_Y3_N12
\asp_pd|counter_prev[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|counter_prev[2]~feeder_combout\ = ( \asp_pd|counter\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_pd|ALT_INV_counter\(2),
	combout => \asp_pd|counter_prev[2]~feeder_combout\);

-- Location: FF_X39_Y3_N14
\asp_pd|counter_prev[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|counter_prev[2]~feeder_combout\,
	sclr => \asp_pd|correlation_count_read~1_combout\,
	ena => \asp_pd|counter_prev[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter_prev\(2));

-- Location: FF_X40_Y8_N25
\asp_pd|sendSignal.data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|sendSignal~12_combout\,
	asdata => \asp_pd|counter_prev\(2),
	sclr => \asp_pd|ALT_INV_sendSignal.data[15]~0_combout\,
	sload => \asp_pd|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|sendSignal.data\(2));

-- Location: LABCELL_X35_Y5_N18
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[1]~9_combout\ = ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & ( (!\tdma_min|slots|count\(2) & 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1)))) # (\tdma_min|slots|count\(2) & (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[1]~9_combout\);

-- Location: LABCELL_X35_Y5_N24
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~21_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[1]~8_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[1]~9_combout\ & ( ((!\tdma_min|slots|count[1]~DUPLICATE_q\ 
-- & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[1]~8_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[1]~9_combout\)))) # (\tdma_min|slots|count\(0)) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[1]~8_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[1]~9_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[1]~8_combout\ & 
-- (!\tdma_min|slots|count\(0)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[1]~9_combout\) # (\tdma_min|slots|count\(0))))) ) ) ) # ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[1]~8_combout\ 
-- & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[1]~9_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (((\tdma_min|slots|count\(0))) # (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[1]~8_combout\))) # 
-- (\tdma_min|slots|count[1]~DUPLICATE_q\ & (((!\tdma_min|slots|count\(0) & \tdma_min|fabric|staging:2:stage|switches:0:switch|x[1]~9_combout\)))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[1]~8_combout\ & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[1]~9_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[1]~8_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\ 
-- & ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[1]~9_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[1]~8_combout\,
	datab => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[1]~9_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[1]~8_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[1]~9_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~21_combout\);

-- Location: FF_X35_Y5_N25
\tdma_min|interfaces:2:interface|recv.data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(1));

-- Location: FF_X35_Y2_N20
\asp_cor|avg_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|avg_data~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data\(1));

-- Location: LABCELL_X35_Y2_N18
\asp_cor|avg_data~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|avg_data~1_combout\ = ( \asp_cor|avg_data\(1) & ( \asp_cor|Equal0~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data\(1) ) ) ) # ( !\asp_cor|avg_data\(1) & ( \asp_cor|Equal0~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data\(1) ) ) 
-- ) # ( \asp_cor|avg_data\(1) & ( !\asp_cor|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(1),
	datae => \asp_cor|ALT_INV_avg_data\(1),
	dataf => \asp_cor|ALT_INV_Equal0~0_combout\,
	combout => \asp_cor|avg_data~1_combout\);

-- Location: LABCELL_X29_Y2_N3
\asp_cor|Selector38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector38~0_combout\ = ( \asp_cor|Mult0~11\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(3))) # (\asp_cor|state.S1~DUPLICATE_q\) ) ) # ( !\asp_cor|Mult0~11\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(3)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datab => \asp_cor|ALT_INV_state.S2~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(3),
	dataf => \asp_cor|ALT_INV_Mult0~11\,
	combout => \asp_cor|Selector38~0_combout\);

-- Location: FF_X29_Y2_N4
\asp_cor|correlation_pair_product[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector38~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(3));

-- Location: FF_X30_Y2_N11
\asp_cor|correlation[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~69_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(3));

-- Location: FF_X29_Y2_N8
\asp_cor|avg_data_mem_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data_mem_addr\(3));

-- Location: LABCELL_X29_Y2_N6
\asp_cor|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector6~0_combout\ = ( \asp_cor|Add5~9_sumout\ & ( (!\asp_cor|state.S2~q\ & (((\asp_cor|Add1~13_sumout\)) # (\asp_cor|state.S0~q\))) # (\asp_cor|state.S2~q\ & (((\asp_cor|avg_data_mem_addr\(3))))) ) ) # ( !\asp_cor|Add5~9_sumout\ & ( 
-- (!\asp_cor|state.S2~q\ & (!\asp_cor|state.S0~q\ & (\asp_cor|Add1~13_sumout\))) # (\asp_cor|state.S2~q\ & (((\asp_cor|avg_data_mem_addr\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S2~q\,
	datab => \asp_cor|ALT_INV_state.S0~q\,
	datac => \asp_cor|ALT_INV_Add1~13_sumout\,
	datad => \asp_cor|ALT_INV_avg_data_mem_addr\(3),
	dataf => \asp_cor|ALT_INV_Add5~9_sumout\,
	combout => \asp_cor|Selector6~0_combout\);

-- Location: LABCELL_X27_Y2_N42
\asp_cor|sendSignal~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|sendSignal~4_combout\ = ( \asp_cor|correlation_second_half~q\ & ( \asp_cor|correlation\(3) ) ) # ( !\asp_cor|correlation_second_half~q\ & ( \asp_cor|Selector6~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_correlation\(3),
	datac => \asp_cor|ALT_INV_Selector6~0_combout\,
	dataf => \asp_cor|ALT_INV_correlation_second_half~q\,
	combout => \asp_cor|sendSignal~4_combout\);

-- Location: FF_X27_Y2_N44
\asp_cor|sendSignal.data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|sendSignal~4_combout\,
	asdata => \asp_cor|correlation\(23),
	sload => \asp_cor|correlation_first_half~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|sendSignal.data\(3));

-- Location: LABCELL_X33_Y5_N18
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[1]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[1]~8_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) & ( \tdma_min|interfaces:2:interface|ack~combout\ & ( !\tdma_min|slots|count\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[1]~8_combout\);

-- Location: LABCELL_X35_Y5_N12
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[1]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[1]~8_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[1]~8_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[1]~9_combout\ & ( (!\tdma_min|slots|count\(0)) # 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[1]~9_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[1]~8_combout\))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[1]~8_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[1]~9_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (((!\tdma_min|slots|count\(0)) # 
-- (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[1]~9_combout\)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[1]~8_combout\ & (\tdma_min|slots|count\(0)))) ) ) ) # ( 
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[1]~8_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[1]~9_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (((\tdma_min|slots|count\(0) & 
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[1]~9_combout\)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (((!\tdma_min|slots|count\(0))) # (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[1]~8_combout\))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[1]~8_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[1]~9_combout\ & ( (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- ((\tdma_min|fabric|staging:2:stage|switches:0:switch|x[1]~9_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[1]~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[1]~8_combout\,
	datab => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[1]~9_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[1]~8_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[1]~9_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[1]~8_combout\);

-- Location: FF_X35_Y5_N13
\tdma_min|interfaces:1:interface|recv.data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(1));

-- Location: LABCELL_X36_Y6_N6
\asp_pd|current_correlation_value~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~3_combout\ = ( \asp_pd|current_correlation_value~0_combout\ & ( \tdma_min|interfaces:1:interface|recv.data\(1) ) ) # ( !\asp_pd|current_correlation_value~0_combout\ & ( \asp_pd|last_correlation_value\(21) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_pd|ALT_INV_last_correlation_value\(21),
	datad => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(1),
	dataf => \asp_pd|ALT_INV_current_correlation_value~0_combout\,
	combout => \asp_pd|current_correlation_value~3_combout\);

-- Location: FF_X36_Y6_N52
\asp_pd|last_correlation_value[21]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value[21]~DUPLICATE_q\);

-- Location: FF_X40_Y5_N38
\asp_pd|correlation_max[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value[21]~DUPLICATE_q\,
	sload => VCC,
	ena => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_max\(21));

-- Location: LABCELL_X40_Y8_N36
\asp_pd|sendSignal~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|sendSignal~6_combout\ = ( \asp_pd|correlation_min\(21) & ( \asp_pd|correlation_max\(1) & ( (!\asp_pd|peak_half~q\ & (((\asp_pd|Equal4~0_combout\)) # (\asp_pd|correlation_max\(21)))) # (\asp_pd|peak_half~q\ & (((!\asp_pd|Equal4~0_combout\) # 
-- (\asp_pd|correlation_min\(1))))) ) ) ) # ( !\asp_pd|correlation_min\(21) & ( \asp_pd|correlation_max\(1) & ( (!\asp_pd|peak_half~q\ & (\asp_pd|correlation_max\(21) & ((!\asp_pd|Equal4~0_combout\)))) # (\asp_pd|peak_half~q\ & (((!\asp_pd|Equal4~0_combout\) 
-- # (\asp_pd|correlation_min\(1))))) ) ) ) # ( \asp_pd|correlation_min\(21) & ( !\asp_pd|correlation_max\(1) & ( (!\asp_pd|peak_half~q\ & (((\asp_pd|Equal4~0_combout\)) # (\asp_pd|correlation_max\(21)))) # (\asp_pd|peak_half~q\ & 
-- (((\asp_pd|correlation_min\(1) & \asp_pd|Equal4~0_combout\)))) ) ) ) # ( !\asp_pd|correlation_min\(21) & ( !\asp_pd|correlation_max\(1) & ( (!\asp_pd|peak_half~q\ & (\asp_pd|correlation_max\(21) & ((!\asp_pd|Equal4~0_combout\)))) # (\asp_pd|peak_half~q\ & 
-- (((\asp_pd|correlation_min\(1) & \asp_pd|Equal4~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_max\(21),
	datab => \asp_pd|ALT_INV_correlation_min\(1),
	datac => \asp_pd|ALT_INV_peak_half~q\,
	datad => \asp_pd|ALT_INV_Equal4~0_combout\,
	datae => \asp_pd|ALT_INV_correlation_min\(21),
	dataf => \asp_pd|ALT_INV_correlation_max\(1),
	combout => \asp_pd|sendSignal~6_combout\);

-- Location: MLABCELL_X39_Y3_N57
\asp_pd|counter_prev[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|counter_prev[1]~feeder_combout\ = ( \asp_pd|counter\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_pd|ALT_INV_counter\(1),
	combout => \asp_pd|counter_prev[1]~feeder_combout\);

-- Location: FF_X39_Y3_N58
\asp_pd|counter_prev[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|counter_prev[1]~feeder_combout\,
	sclr => \asp_pd|correlation_count_read~1_combout\,
	ena => \asp_pd|counter_prev[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter_prev\(1));

-- Location: FF_X40_Y8_N37
\asp_pd|sendSignal.data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|sendSignal~6_combout\,
	asdata => \asp_pd|counter_prev\(1),
	sclr => \asp_pd|ALT_INV_sendSignal.data[15]~0_combout\,
	sload => \asp_pd|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|sendSignal.data\(1));

-- Location: LABCELL_X33_Y6_N24
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[29]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[29]~4_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & ( 
-- (!\tdma_min|slots|count\(2)) # (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29)) ) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) & ( 
-- !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & ( (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) & \tdma_min|slots|count\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datac => \tdma_min|slots|ALT_INV_count\(2),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[29]~4_combout\);

-- Location: LABCELL_X33_Y3_N54
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[29]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[29]~3_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[29]~3_combout\);

-- Location: LABCELL_X31_Y4_N0
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[29]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[29]~4_combout\ = ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & ( (!\tdma_min|slots|count\(2) & 
-- ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29)))) # (\tdma_min|slots|count\(2) & (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datac => \tdma_min|slots|ALT_INV_count\(2),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[29]~4_combout\);

-- Location: LABCELL_X36_Y3_N24
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[29]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[29]~3_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[29]~3_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[29]~4_combout\ & ( 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[29]~4_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[29]~3_combout\))) # 
-- (\tdma_min|slots|count\(0)) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[29]~3_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[29]~4_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[29]~4_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[29]~3_combout\)))) # (\tdma_min|slots|count\(0) & 
-- (((!\tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[29]~3_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[29]~4_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[29]~4_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[29]~3_combout\)))) # 
-- (\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[29]~3_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[29]~4_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[29]~4_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[29]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[29]~3_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[29]~4_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[29]~3_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[29]~4_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[29]~3_combout\);

-- Location: FF_X36_Y3_N26
\tdma_min|interfaces:1:interface|recv.data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[29]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(29));

-- Location: LABCELL_X36_Y3_N42
\asp_pd|current_correlation_value~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~5_combout\ = ( \tdma_min|interfaces:1:interface|recv.data\(28) & ( (\tdma_min|interfaces:1:interface|recv.data\(29) & (!\tdma_min|interfaces:1:interface|recv.data\(30) & (\tdma_min|interfaces:1:interface|recv.data\(20) & 
-- \tdma_min|interfaces:1:interface|recv.data\(31)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(29),
	datab => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(30),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(20),
	datad => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(31),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(28),
	combout => \asp_pd|current_correlation_value~5_combout\);

-- Location: LABCELL_X35_Y6_N45
\asp_pd|current_correlation_value~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|current_correlation_value~41_combout\ = ( \asp_pd|last_correlation_value\(0) & ( (!\asp_pd|current_correlation_value~5_combout\) # (\tdma_min|interfaces:1:interface|recv.data[0]~DUPLICATE_q\) ) ) # ( !\asp_pd|last_correlation_value\(0) & ( 
-- (\asp_pd|current_correlation_value~5_combout\ & \tdma_min|interfaces:1:interface|recv.data[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_current_correlation_value~5_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_recv.data[0]~DUPLICATE_q\,
	dataf => \asp_pd|ALT_INV_last_correlation_value\(0),
	combout => \asp_pd|current_correlation_value~41_combout\);

-- Location: FF_X37_Y6_N41
\asp_pd|last_correlation_value[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|current_correlation_value~41_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|last_correlation_value\(0));

-- Location: FF_X42_Y5_N37
\asp_pd|correlation_min[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(0),
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(0));

-- Location: FF_X37_Y4_N5
\asp_pd|correlation_min[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|last_correlation_value\(20),
	sload => VCC,
	ena => \asp_pd|correlation_min[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|correlation_min\(20));

-- Location: LABCELL_X37_Y4_N24
\asp_pd|sendSignal~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|sendSignal~0_combout\ = ( \asp_pd|correlation_max[0]~DUPLICATE_q\ & ( \asp_pd|correlation_max\(20) & ( (!\asp_pd|Equal4~0_combout\) # ((!\asp_pd|peak_half~q\ & ((\asp_pd|correlation_min\(20)))) # (\asp_pd|peak_half~q\ & 
-- (\asp_pd|correlation_min\(0)))) ) ) ) # ( !\asp_pd|correlation_max[0]~DUPLICATE_q\ & ( \asp_pd|correlation_max\(20) & ( (!\asp_pd|Equal4~0_combout\ & (((!\asp_pd|peak_half~q\)))) # (\asp_pd|Equal4~0_combout\ & ((!\asp_pd|peak_half~q\ & 
-- ((\asp_pd|correlation_min\(20)))) # (\asp_pd|peak_half~q\ & (\asp_pd|correlation_min\(0))))) ) ) ) # ( \asp_pd|correlation_max[0]~DUPLICATE_q\ & ( !\asp_pd|correlation_max\(20) & ( (!\asp_pd|Equal4~0_combout\ & (((\asp_pd|peak_half~q\)))) # 
-- (\asp_pd|Equal4~0_combout\ & ((!\asp_pd|peak_half~q\ & ((\asp_pd|correlation_min\(20)))) # (\asp_pd|peak_half~q\ & (\asp_pd|correlation_min\(0))))) ) ) ) # ( !\asp_pd|correlation_max[0]~DUPLICATE_q\ & ( !\asp_pd|correlation_max\(20) & ( 
-- (\asp_pd|Equal4~0_combout\ & ((!\asp_pd|peak_half~q\ & ((\asp_pd|correlation_min\(20)))) # (\asp_pd|peak_half~q\ & (\asp_pd|correlation_min\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_correlation_min\(0),
	datab => \asp_pd|ALT_INV_Equal4~0_combout\,
	datac => \asp_pd|ALT_INV_correlation_min\(20),
	datad => \asp_pd|ALT_INV_peak_half~q\,
	datae => \asp_pd|ALT_INV_correlation_max[0]~DUPLICATE_q\,
	dataf => \asp_pd|ALT_INV_correlation_max\(20),
	combout => \asp_pd|sendSignal~0_combout\);

-- Location: FF_X42_Y4_N1
\asp_pd|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|Add2~1_sumout\,
	sclr => \asp_pd|correlation_max[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter\(0));

-- Location: FF_X39_Y3_N44
\asp_pd|counter_prev[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|counter\(0),
	sclr => \asp_pd|correlation_count_read~1_combout\,
	sload => VCC,
	ena => \asp_pd|counter_prev[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|counter_prev\(0));

-- Location: FF_X37_Y4_N25
\asp_pd|sendSignal.data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|sendSignal~0_combout\,
	asdata => \asp_pd|counter_prev\(0),
	sclr => \asp_pd|ALT_INV_sendSignal.data[15]~0_combout\,
	sload => \asp_pd|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|sendSignal.data\(0));

-- Location: LABCELL_X33_Y6_N21
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[28]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[28]~2_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) & ( (!\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & 
-- ((\tdma_min|slots|count\(2)) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28)))) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) & ( 
-- (!\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) & !\tdma_min|slots|count\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datad => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[28]~2_combout\);

-- Location: LABCELL_X36_Y3_N54
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~2_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[28]~2_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[28]~1_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((!\tdma_min|slots|count[1]~DUPLICATE_q\) # (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[28]~2_combout\)))) # (\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\)) # 
-- (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[28]~1_combout\))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[28]~2_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[28]~1_combout\ & ( (!\tdma_min|slots|count\(0) 
-- & (((!\tdma_min|slots|count[1]~DUPLICATE_q\) # (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[28]~2_combout\)))) # (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[28]~1_combout\ & 
-- (!\tdma_min|slots|count[1]~DUPLICATE_q\))) ) ) ) # ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[28]~2_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[28]~1_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((\tdma_min|slots|count[1]~DUPLICATE_q\ & \tdma_min|fabric|staging:2:stage|switches:0:switch|x[28]~2_combout\)))) # (\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\)) # 
-- (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[28]~1_combout\))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[28]~2_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[28]~1_combout\ & ( (!\tdma_min|slots|count\(0) 
-- & (((\tdma_min|slots|count[1]~DUPLICATE_q\ & \tdma_min|fabric|staging:2:stage|switches:0:switch|x[28]~2_combout\)))) # (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[28]~1_combout\ & 
-- (!\tdma_min|slots|count[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[28]~1_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[28]~2_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[28]~2_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[28]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~2_combout\);

-- Location: FF_X36_Y3_N55
\tdma_min|interfaces:2:interface|recv.data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(28));

-- Location: LABCELL_X36_Y3_N39
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~3_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[29]~3_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[29]~4_combout\ & ( (!\tdma_min|slots|count\(0)) # 
-- ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[29]~3_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:1:switch|x[29]~4_combout\))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[29]~3_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[29]~4_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (((\tdma_min|slots|count\(0) & 
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[29]~3_combout\)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (((!\tdma_min|slots|count\(0))) # (\tdma_min|fabric|staging:2:stage|switches:1:switch|x[29]~4_combout\))) ) ) ) # ( 
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[29]~3_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[29]~4_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (((!\tdma_min|slots|count\(0)) # 
-- (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[29]~3_combout\)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:1:switch|x[29]~4_combout\ & (\tdma_min|slots|count\(0)))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[29]~3_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[29]~4_combout\ & ( (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[29]~3_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:1:switch|x[29]~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datab => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[29]~4_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[29]~3_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[29]~3_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[29]~4_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~3_combout\);

-- Location: FF_X36_Y3_N40
\tdma_min|interfaces:2:interface|recv.data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(29));

-- Location: LABCELL_X33_Y3_N3
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~1_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[30]~5_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[30]~5_combout\ & ( ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[30]~4_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[30]~4_combout\)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[30]~5_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[30]~5_combout\ & ( (!\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[30]~4_combout\ & 
-- (!\tdma_min|slots|count[1]~DUPLICATE_q\))) # (\tdma_min|slots|count\(0) & (((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[30]~4_combout\) # (\tdma_min|slots|count[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[30]~5_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[30]~5_combout\ & ( (!\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\)) # 
-- (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[30]~4_combout\))) # (\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\ & \tdma_min|fabric|staging:2:stage|switches:3:switch|x[30]~4_combout\)))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[30]~5_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[30]~5_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[30]~4_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[30]~4_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[30]~4_combout\,
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[30]~4_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[30]~5_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[30]~5_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~1_combout\);

-- Location: FF_X33_Y3_N5
\tdma_min|interfaces:2:interface|recv.data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(30));

-- Location: LABCELL_X33_Y3_N18
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~0_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[31]~6_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[31]~6_combout\ & ( ((!\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[31]~5_combout\))) # (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[31]~5_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[31]~6_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[31]~6_combout\ & ( (!\tdma_min|slots|count\(0) & (((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[31]~5_combout\)) # 
-- (\tdma_min|slots|count[1]~DUPLICATE_q\))) # (\tdma_min|slots|count\(0) & (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[31]~5_combout\))) ) ) ) # ( 
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[31]~6_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[31]~6_combout\ & ( (!\tdma_min|slots|count\(0) & (!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[31]~5_combout\)))) # (\tdma_min|slots|count\(0) & (((\tdma_min|fabric|staging:2:stage|switches:3:switch|x[31]~5_combout\)) # (\tdma_min|slots|count[1]~DUPLICATE_q\))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[31]~6_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[31]~6_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[31]~5_combout\))) # (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[31]~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datac => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[31]~5_combout\,
	datad => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[31]~5_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[31]~6_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[31]~6_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~0_combout\);

-- Location: FF_X33_Y3_N20
\tdma_min|interfaces:2:interface|recv.data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(31));

-- Location: LABCELL_X33_Y3_N30
\asp_cor|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Equal0~0_combout\ = ( \tdma_min|interfaces:2:interface|recv.data\(30) & ( !\tdma_min|interfaces:2:interface|recv.data\(31) & ( (!\tdma_min|interfaces:2:interface|recv.data\(28) & \tdma_min|interfaces:2:interface|recv.data\(29)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(28),
	datac => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(29),
	datae => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(30),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(31),
	combout => \asp_cor|Equal0~0_combout\);

-- Location: MLABCELL_X34_Y4_N6
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~7_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[16]~8_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[16]~7_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((!\tdma_min|slots|count[1]~DUPLICATE_q\) # (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[16]~8_combout\)))) # (\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\)) # 
-- (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[16]~7_combout\))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[16]~8_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[16]~7_combout\ & ( (!\tdma_min|slots|count\(0) 
-- & (((!\tdma_min|slots|count[1]~DUPLICATE_q\) # (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[16]~8_combout\)))) # (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[16]~7_combout\ & 
-- (!\tdma_min|slots|count[1]~DUPLICATE_q\))) ) ) ) # ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[16]~8_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[16]~7_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((\tdma_min|slots|count[1]~DUPLICATE_q\ & \tdma_min|fabric|staging:2:stage|switches:0:switch|x[16]~8_combout\)))) # (\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\)) # 
-- (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[16]~7_combout\))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[16]~8_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[16]~7_combout\ & ( (!\tdma_min|slots|count\(0) 
-- & (((\tdma_min|slots|count[1]~DUPLICATE_q\ & \tdma_min|fabric|staging:2:stage|switches:0:switch|x[16]~8_combout\)))) # (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[16]~7_combout\ & 
-- (!\tdma_min|slots|count[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[16]~7_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[16]~8_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[16]~8_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[16]~7_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~7_combout\);

-- Location: FF_X34_Y4_N8
\tdma_min|interfaces:2:interface|recv.data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(16));

-- Location: MLABCELL_X28_Y4_N51
\asp_cor|calculate~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|calculate~0_combout\ = ( \asp_cor|calculate~q\ & ( \tdma_min|interfaces:2:interface|recv.data\(16) & ( \asp_cor|state.S0~q\ ) ) ) # ( !\asp_cor|calculate~q\ & ( \tdma_min|interfaces:2:interface|recv.data\(16) & ( \asp_cor|Equal0~0_combout\ ) ) ) 
-- # ( \asp_cor|calculate~q\ & ( !\tdma_min|interfaces:2:interface|recv.data\(16) & ( (\asp_cor|state.S0~q\ & !\asp_cor|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_state.S0~q\,
	datac => \asp_cor|ALT_INV_Equal0~0_combout\,
	datae => \asp_cor|ALT_INV_calculate~q\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(16),
	combout => \asp_cor|calculate~0_combout\);

-- Location: FF_X28_Y4_N52
\asp_cor|calculate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|calculate~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|calculate~q\);

-- Location: MLABCELL_X28_Y4_N45
\asp_cor|Selector114~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector114~0_combout\ = ( !\asp_cor|calculate~q\ & ( !\asp_cor|state.S0~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \asp_cor|ALT_INV_calculate~q\,
	dataf => \asp_cor|ALT_INV_state.S0~q\,
	combout => \asp_cor|Selector114~0_combout\);

-- Location: LABCELL_X33_Y2_N21
\asp_cor|Selector114~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector114~1_combout\ = ( !\asp_cor|Selector114~0_combout\ & ( (!\asp_cor|state.S3~q\) # ((\asp_cor|LessThan0~0_combout\ & (\asp_cor|LessThan0~2_combout\ & \asp_cor|LessThan0~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110001111100001111000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_LessThan0~0_combout\,
	datab => \asp_cor|ALT_INV_LessThan0~2_combout\,
	datac => \asp_cor|ALT_INV_state.S3~q\,
	datad => \asp_cor|ALT_INV_LessThan0~1_combout\,
	dataf => \asp_cor|ALT_INV_Selector114~0_combout\,
	combout => \asp_cor|Selector114~1_combout\);

-- Location: FF_X33_Y2_N22
\asp_cor|state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector114~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|state.S0~q\);

-- Location: FF_X29_Y2_N11
\asp_cor|avg_data_mem_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data_mem_addr\(2));

-- Location: LABCELL_X29_Y2_N9
\asp_cor|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector7~0_combout\ = ( \asp_cor|Add1~17_sumout\ & ( (!\asp_cor|state.S2~q\ & ((!\asp_cor|state.S0~q\) # ((\asp_cor|Add5~13_sumout\)))) # (\asp_cor|state.S2~q\ & (((\asp_cor|avg_data_mem_addr\(2))))) ) ) # ( !\asp_cor|Add1~17_sumout\ & ( 
-- (!\asp_cor|state.S2~q\ & (\asp_cor|state.S0~q\ & (\asp_cor|Add5~13_sumout\))) # (\asp_cor|state.S2~q\ & (((\asp_cor|avg_data_mem_addr\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S2~q\,
	datab => \asp_cor|ALT_INV_state.S0~q\,
	datac => \asp_cor|ALT_INV_Add5~13_sumout\,
	datad => \asp_cor|ALT_INV_avg_data_mem_addr\(2),
	dataf => \asp_cor|ALT_INV_Add1~17_sumout\,
	combout => \asp_cor|Selector7~0_combout\);

-- Location: LABCELL_X29_Y2_N15
\asp_cor|sendSignal~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|sendSignal~5_combout\ = ( \asp_cor|correlation\(2) & ( (\asp_cor|Selector7~0_combout\) # (\asp_cor|correlation_second_half~q\) ) ) # ( !\asp_cor|correlation\(2) & ( (!\asp_cor|correlation_second_half~q\ & \asp_cor|Selector7~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_correlation_second_half~q\,
	datac => \asp_cor|ALT_INV_Selector7~0_combout\,
	dataf => \asp_cor|ALT_INV_correlation\(2),
	combout => \asp_cor|sendSignal~5_combout\);

-- Location: FF_X29_Y2_N16
\asp_cor|sendSignal.data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|sendSignal~5_combout\,
	asdata => \asp_cor|correlation\(22),
	sload => \asp_cor|correlation_first_half~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|sendSignal.data\(2));

-- Location: LABCELL_X29_Y6_N36
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[0]~0_combout\ = ( !\tdma_min|slots|count\(2) & ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	datae => \tdma_min|slots|ALT_INV_count\(2),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[0]~0_combout\);

-- Location: LABCELL_X29_Y5_N18
\tdma_min|fabric|staging:2:stage|switches:0:switch|x[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[0]~1_combout\ = ( \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) & ( (!\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & 
-- ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0)) # (\tdma_min|slots|count\(2)))) ) ) # ( !\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) & ( 
-- (!\tdma_min|slots|count\(2) & (!\tdma_min|fabric|staging:2:stage|switches:0:switch|x[5]~0_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100001001100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[5]~0_combout\,
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	dataf => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	combout => \tdma_min|fabric|staging:2:stage|switches:0:switch|x[0]~1_combout\);

-- Location: LABCELL_X31_Y3_N15
\tdma_min|fabric|staging:2:stage|switches:3:switch|x[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:3:switch|x[0]~0_combout\ = ( \tdma_min|interfaces:3:interface|ack~combout\ & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:3:switch|x[0]~0_combout\);

-- Location: LABCELL_X35_Y6_N54
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~20_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[0]~1_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[0]~0_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[0]~0_combout\)) # (\tdma_min|slots|count\(0)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0)) # ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[0]~1_combout\)))) ) ) 
-- ) # ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[0]~1_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[0]~0_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[0]~0_combout\)) # (\tdma_min|slots|count\(0)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:1:switch|x[0]~1_combout\))) ) ) ) # 
-- ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[0]~1_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[0]~0_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (!\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[0]~0_combout\)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0)) # ((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[0]~1_combout\)))) ) ) ) # ( 
-- !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[0]~1_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[0]~0_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (!\tdma_min|slots|count\(0) & 
-- ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[0]~0_combout\)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:1:switch|x[0]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[0]~1_combout\,
	datad => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[0]~0_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[0]~1_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[0]~0_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~20_combout\);

-- Location: FF_X35_Y6_N56
\tdma_min|interfaces:2:interface|recv.data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(0));

-- Location: FF_X35_Y2_N17
\asp_cor|avg_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|avg_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data\(0));

-- Location: LABCELL_X35_Y2_N15
\asp_cor|avg_data~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|avg_data~0_combout\ = ( \asp_cor|avg_data\(0) & ( \asp_cor|Equal0~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data\(0) ) ) ) # ( !\asp_cor|avg_data\(0) & ( \asp_cor|Equal0~0_combout\ & ( \tdma_min|interfaces:2:interface|recv.data\(0) ) ) 
-- ) # ( \asp_cor|avg_data\(0) & ( !\asp_cor|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(0),
	datae => \asp_cor|ALT_INV_avg_data\(0),
	dataf => \asp_cor|ALT_INV_Equal0~0_combout\,
	combout => \asp_cor|avg_data~0_combout\);

-- Location: LABCELL_X31_Y2_N42
\asp_cor|Selector40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector40~0_combout\ = ( \asp_cor|Mult0~9\ & ( ((\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(1))) # (\asp_cor|state.S1~DUPLICATE_q\) ) ) # ( !\asp_cor|Mult0~9\ & ( (\asp_cor|state.S2~q\ & \asp_cor|correlation_pair_product\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S1~DUPLICATE_q\,
	datab => \asp_cor|ALT_INV_state.S2~q\,
	datad => \asp_cor|ALT_INV_correlation_pair_product\(1),
	dataf => \asp_cor|ALT_INV_Mult0~9\,
	combout => \asp_cor|Selector40~0_combout\);

-- Location: FF_X31_Y2_N44
\asp_cor|correlation_pair_product[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector40~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_pair_product\(1));

-- Location: FF_X30_Y2_N5
\asp_cor|correlation[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~33_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(1));

-- Location: FF_X29_Y2_N26
\asp_cor|avg_data_mem_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data_mem_addr\(1));

-- Location: LABCELL_X29_Y2_N24
\asp_cor|Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector8~0_combout\ = ( \asp_cor|Add5~5_sumout\ & ( (!\asp_cor|state.S2~q\ & (((\asp_cor|Add1~9_sumout\)) # (\asp_cor|state.S0~q\))) # (\asp_cor|state.S2~q\ & (((\asp_cor|avg_data_mem_addr\(1))))) ) ) # ( !\asp_cor|Add5~5_sumout\ & ( 
-- (!\asp_cor|state.S2~q\ & (!\asp_cor|state.S0~q\ & (\asp_cor|Add1~9_sumout\))) # (\asp_cor|state.S2~q\ & (((\asp_cor|avg_data_mem_addr\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_state.S2~q\,
	datab => \asp_cor|ALT_INV_state.S0~q\,
	datac => \asp_cor|ALT_INV_Add1~9_sumout\,
	datad => \asp_cor|ALT_INV_avg_data_mem_addr\(1),
	dataf => \asp_cor|ALT_INV_Add5~5_sumout\,
	combout => \asp_cor|Selector8~0_combout\);

-- Location: LABCELL_X29_Y2_N12
\asp_cor|sendSignal~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|sendSignal~3_combout\ = ( \asp_cor|Selector8~0_combout\ & ( (!\asp_cor|correlation_second_half~q\) # (\asp_cor|correlation\(1)) ) ) # ( !\asp_cor|Selector8~0_combout\ & ( (\asp_cor|correlation_second_half~q\ & \asp_cor|correlation\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_correlation_second_half~q\,
	datac => \asp_cor|ALT_INV_correlation\(1),
	dataf => \asp_cor|ALT_INV_Selector8~0_combout\,
	combout => \asp_cor|sendSignal~3_combout\);

-- Location: FF_X30_Y1_N4
\asp_cor|correlation[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add6~37_sumout\,
	sclr => \asp_cor|ALT_INV_state.S3~q\,
	ena => \asp_cor|correlation[35]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation\(21));

-- Location: FF_X29_Y2_N13
\asp_cor|sendSignal.data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|sendSignal~3_combout\,
	asdata => \asp_cor|correlation\(21),
	sload => \asp_cor|correlation_first_half~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|sendSignal.data\(1));

-- Location: LABCELL_X27_Y6_N24
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~36_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) & ( (!\tdma_min|slots|count\(2)) # 
-- (\tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27)) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) & ( (\tdma_min|slots|count\(2) & 
-- \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|slots|ALT_INV_count\(2),
	datad => \tdma_min|interfaces:4:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~36_combout\);

-- Location: LABCELL_X27_Y6_N30
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~5_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) & ( \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~36_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:2:interface|recv.data[25]~1_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:2:interface|recv.data[25]~0_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) & ( \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~36_combout\ & ( (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:2:interface|recv.data[25]~1_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:2:interface|recv.data[25]~0_combout\))))) ) ) ) # ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) & ( !\tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~36_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:2:interface|recv.data[25]~1_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:2:interface|recv.data[25]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001110000000000000000010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~1_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~0_combout\,
	datad => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	dataf => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[27]~36_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~5_combout\);

-- Location: LABCELL_X27_Y6_N42
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~6_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) & ( \tdma_min|interfaces:2:interface|recv.data[25]~3_combout\ & ( 
-- (!\tdma_min|interfaces:2:interface|recv.data[25]~2_combout\) # (\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27)) ) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) & ( \tdma_min|interfaces:2:interface|recv.data[25]~3_combout\ & ( (\tdma_min|interfaces:2:interface|recv.data[25]~2_combout\ & 
-- \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27)) ) ) ) # ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) & ( 
-- !\tdma_min|interfaces:2:interface|recv.data[25]~3_combout\ & ( (!\tdma_min|interfaces:2:interface|recv.data[25]~2_combout\ & ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~5_combout\))) # 
-- (\tdma_min|interfaces:2:interface|recv.data[25]~2_combout\ & (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27))) ) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27) & ( !\tdma_min|interfaces:2:interface|recv.data[25]~3_combout\ & ( (!\tdma_min|interfaces:2:interface|recv.data[25]~2_combout\ & 
-- ((\tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~5_combout\))) # (\tdma_min|interfaces:2:interface|recv.data[25]~2_combout\ & (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(27))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	datab => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~2_combout\,
	datac => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	datad => \tdma_min|fabric|staging:0:stage|switches:1:switch|ALT_INV_x[27]~5_combout\,
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(27),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[25]~3_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~6_combout\);

-- Location: FF_X27_Y6_N43
\tdma_min|interfaces:2:interface|recv.data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(27));

-- Location: FF_X34_Y2_N49
\asp_cor|window_size[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(27),
	sload => VCC,
	ena => \asp_cor|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|window_size\(2));

-- Location: MLABCELL_X34_Y2_N48
\asp_cor|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|LessThan0~1_combout\ = ( \asp_cor|window_size\(2) & ( !\asp_cor|counter\(3) & ( (!\asp_cor|counter\(15) & (!\asp_cor|counter\(14) & ((!\asp_cor|counter\(1)) # (!\asp_cor|counter[0]~DUPLICATE_q\)))) ) ) ) # ( !\asp_cor|window_size\(2) & ( 
-- !\asp_cor|counter\(3) & ( (!\asp_cor|counter\(1) & (!\asp_cor|counter\(15) & (!\asp_cor|counter[0]~DUPLICATE_q\ & !\asp_cor|counter\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000110010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_counter\(1),
	datab => \asp_cor|ALT_INV_counter\(15),
	datac => \asp_cor|ALT_INV_counter[0]~DUPLICATE_q\,
	datad => \asp_cor|ALT_INV_counter\(14),
	datae => \asp_cor|ALT_INV_window_size\(2),
	dataf => \asp_cor|ALT_INV_counter\(3),
	combout => \asp_cor|LessThan0~1_combout\);

-- Location: LABCELL_X33_Y2_N12
\asp_cor|Selector115~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector115~1_combout\ = ( \asp_cor|state.S3~q\ & ( ((\asp_cor|LessThan0~0_combout\ & (\asp_cor|LessThan0~1_combout\ & \asp_cor|LessThan0~2_combout\))) # (\asp_cor|Selector115~0_combout\) ) ) # ( !\asp_cor|state.S3~q\ & ( 
-- \asp_cor|Selector115~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000111110000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_LessThan0~0_combout\,
	datab => \asp_cor|ALT_INV_LessThan0~1_combout\,
	datac => \asp_cor|ALT_INV_Selector115~0_combout\,
	datad => \asp_cor|ALT_INV_LessThan0~2_combout\,
	dataf => \asp_cor|ALT_INV_state.S3~q\,
	combout => \asp_cor|Selector115~1_combout\);

-- Location: FF_X33_Y2_N13
\asp_cor|state.S1~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector115~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|state.S1~DUPLICATE_q\);

-- Location: FF_X33_Y2_N50
\asp_cor|state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_cor|state.S1~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|state.S2~q\);

-- Location: FF_X34_Y2_N1
\asp_cor|counter[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add4~21_sumout\,
	sclr => \asp_cor|ALT_INV_state.S2~q\,
	ena => \asp_cor|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|counter[0]~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y2_N3
\asp_cor|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add4~25_sumout\ = SUM(( \asp_cor|counter\(1) ) + ( GND ) + ( \asp_cor|Add4~22\ ))
-- \asp_cor|Add4~26\ = CARRY(( \asp_cor|counter\(1) ) + ( GND ) + ( \asp_cor|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_counter\(1),
	cin => \asp_cor|Add4~22\,
	sumout => \asp_cor|Add4~25_sumout\,
	cout => \asp_cor|Add4~26\);

-- Location: FF_X34_Y2_N4
\asp_cor|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add4~25_sumout\,
	sclr => \asp_cor|ALT_INV_state.S2~q\,
	ena => \asp_cor|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|counter\(1));

-- Location: MLABCELL_X34_Y2_N6
\asp_cor|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add4~17_sumout\ = SUM(( \asp_cor|counter\(2) ) + ( GND ) + ( \asp_cor|Add4~26\ ))
-- \asp_cor|Add4~18\ = CARRY(( \asp_cor|counter\(2) ) + ( GND ) + ( \asp_cor|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_counter\(2),
	cin => \asp_cor|Add4~26\,
	sumout => \asp_cor|Add4~17_sumout\,
	cout => \asp_cor|Add4~18\);

-- Location: FF_X34_Y2_N7
\asp_cor|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add4~17_sumout\,
	sclr => \asp_cor|ALT_INV_state.S2~q\,
	ena => \asp_cor|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|counter\(2));

-- Location: MLABCELL_X34_Y2_N9
\asp_cor|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add4~29_sumout\ = SUM(( \asp_cor|counter\(3) ) + ( GND ) + ( \asp_cor|Add4~18\ ))
-- \asp_cor|Add4~30\ = CARRY(( \asp_cor|counter\(3) ) + ( GND ) + ( \asp_cor|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_counter\(3),
	cin => \asp_cor|Add4~18\,
	sumout => \asp_cor|Add4~29_sumout\,
	cout => \asp_cor|Add4~30\);

-- Location: FF_X34_Y2_N10
\asp_cor|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add4~29_sumout\,
	sclr => \asp_cor|ALT_INV_state.S2~q\,
	ena => \asp_cor|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|counter\(3));

-- Location: MLABCELL_X34_Y2_N12
\asp_cor|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add4~13_sumout\ = SUM(( \asp_cor|counter\(4) ) + ( GND ) + ( \asp_cor|Add4~30\ ))
-- \asp_cor|Add4~14\ = CARRY(( \asp_cor|counter\(4) ) + ( GND ) + ( \asp_cor|Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_counter\(4),
	cin => \asp_cor|Add4~30\,
	sumout => \asp_cor|Add4~13_sumout\,
	cout => \asp_cor|Add4~14\);

-- Location: FF_X34_Y2_N13
\asp_cor|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add4~13_sumout\,
	sclr => \asp_cor|ALT_INV_state.S2~q\,
	ena => \asp_cor|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|counter\(4));

-- Location: MLABCELL_X34_Y2_N15
\asp_cor|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Add4~9_sumout\ = SUM(( \asp_cor|counter\(5) ) + ( GND ) + ( \asp_cor|Add4~14\ ))
-- \asp_cor|Add4~10\ = CARRY(( \asp_cor|counter\(5) ) + ( GND ) + ( \asp_cor|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_cor|ALT_INV_counter\(5),
	cin => \asp_cor|Add4~14\,
	sumout => \asp_cor|Add4~9_sumout\,
	cout => \asp_cor|Add4~10\);

-- Location: FF_X34_Y2_N17
\asp_cor|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add4~9_sumout\,
	sclr => \asp_cor|ALT_INV_state.S2~q\,
	ena => \asp_cor|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|counter\(5));

-- Location: FF_X34_Y2_N19
\asp_cor|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Add4~5_sumout\,
	sclr => \asp_cor|ALT_INV_state.S2~q\,
	ena => \asp_cor|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|counter\(6));

-- Location: LABCELL_X29_Y2_N18
\asp_cor|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|LessThan0~0_combout\ = ( !\asp_cor|counter\(7) & ( (!\asp_cor|counter\(6) & (!\asp_cor|counter\(4) & (!\asp_cor|counter\(5) & !\asp_cor|counter\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_counter\(6),
	datab => \asp_cor|ALT_INV_counter\(4),
	datac => \asp_cor|ALT_INV_counter\(5),
	datad => \asp_cor|ALT_INV_counter\(2),
	dataf => \asp_cor|ALT_INV_counter\(7),
	combout => \asp_cor|LessThan0~0_combout\);

-- Location: LABCELL_X33_Y2_N54
\asp_cor|correlation_second_half~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|correlation_second_half~0_combout\ = ( \asp_cor|correlation_second_half~q\ & ( \asp_cor|state.S3~q\ & ( \asp_cor|correlation_first_half~q\ ) ) ) # ( !\asp_cor|correlation_second_half~q\ & ( \asp_cor|state.S3~q\ & ( 
-- (!\asp_cor|LessThan0~0_combout\) # ((!\asp_cor|LessThan0~2_combout\) # (!\asp_cor|LessThan0~1_combout\)) ) ) ) # ( \asp_cor|correlation_second_half~q\ & ( !\asp_cor|state.S3~q\ & ( \asp_cor|correlation_first_half~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111110111111100000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_LessThan0~0_combout\,
	datab => \asp_cor|ALT_INV_LessThan0~2_combout\,
	datac => \asp_cor|ALT_INV_LessThan0~1_combout\,
	datad => \asp_cor|ALT_INV_correlation_first_half~q\,
	datae => \asp_cor|ALT_INV_correlation_second_half~q\,
	dataf => \asp_cor|ALT_INV_state.S3~q\,
	combout => \asp_cor|correlation_second_half~0_combout\);

-- Location: FF_X33_Y2_N56
\asp_cor|correlation_second_half\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|correlation_second_half~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|correlation_second_half~q\);

-- Location: FF_X27_Y2_N26
\asp_cor|avg_data_mem_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|Selector9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|avg_data_mem_addr\(0));

-- Location: LABCELL_X27_Y2_N24
\asp_cor|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|Selector9~0_combout\ = ( \asp_cor|avg_data_mem_addr\(0) & ( \asp_cor|Add5~1_sumout\ & ( ((\asp_cor|state.S0~q\) # (\asp_cor|state.S2~q\)) # (\asp_cor|Add1~1_sumout\) ) ) ) # ( !\asp_cor|avg_data_mem_addr\(0) & ( \asp_cor|Add5~1_sumout\ & ( 
-- (!\asp_cor|state.S2~q\ & ((\asp_cor|state.S0~q\) # (\asp_cor|Add1~1_sumout\))) ) ) ) # ( \asp_cor|avg_data_mem_addr\(0) & ( !\asp_cor|Add5~1_sumout\ & ( ((\asp_cor|Add1~1_sumout\ & !\asp_cor|state.S0~q\)) # (\asp_cor|state.S2~q\) ) ) ) # ( 
-- !\asp_cor|avg_data_mem_addr\(0) & ( !\asp_cor|Add5~1_sumout\ & ( (\asp_cor|Add1~1_sumout\ & (!\asp_cor|state.S2~q\ & !\asp_cor|state.S0~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010111110000111101010000111100000101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_cor|ALT_INV_Add1~1_sumout\,
	datac => \asp_cor|ALT_INV_state.S2~q\,
	datad => \asp_cor|ALT_INV_state.S0~q\,
	datae => \asp_cor|ALT_INV_avg_data_mem_addr\(0),
	dataf => \asp_cor|ALT_INV_Add5~1_sumout\,
	combout => \asp_cor|Selector9~0_combout\);

-- Location: LABCELL_X27_Y2_N39
\asp_cor|sendSignal~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_cor|sendSignal~1_combout\ = ( \asp_cor|Selector9~0_combout\ & ( (!\asp_cor|correlation_second_half~q\) # (\asp_cor|correlation\(0)) ) ) # ( !\asp_cor|Selector9~0_combout\ & ( (\asp_cor|correlation_second_half~q\ & \asp_cor|correlation\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_cor|ALT_INV_correlation_second_half~q\,
	datac => \asp_cor|ALT_INV_correlation\(0),
	dataf => \asp_cor|ALT_INV_Selector9~0_combout\,
	combout => \asp_cor|sendSignal~1_combout\);

-- Location: FF_X27_Y2_N40
\asp_cor|sendSignal.data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_cor|sendSignal~1_combout\,
	asdata => \asp_cor|correlation\(20),
	sload => \asp_cor|correlation_first_half~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_cor|sendSignal.data\(0));

-- Location: FF_X28_Y6_N46
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\);

-- Location: MLABCELL_X28_Y6_N0
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X28_Y6_N57
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ( !\tdma_min|interfaces:2:interface|ack~combout\ ) ) # ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ( \tdma_min|interfaces:2:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\);

-- Location: FF_X28_Y6_N2
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: MLABCELL_X28_Y6_N3
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X28_Y6_N5
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: MLABCELL_X28_Y6_N6
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: FF_X28_Y6_N8
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: MLABCELL_X28_Y6_N9
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X28_Y6_N11
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: MLABCELL_X28_Y6_N12
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X28_Y6_N14
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: MLABCELL_X28_Y6_N15
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X28_Y6_N17
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: MLABCELL_X28_Y6_N18
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

-- Location: FF_X28_Y6_N19
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: FF_X28_Y6_N13
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y6_N21
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

-- Location: FF_X28_Y6_N23
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

-- Location: MLABCELL_X28_Y6_N30
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ = ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & ( (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\);

-- Location: MLABCELL_X28_Y6_N39
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ = ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\);

-- Location: MLABCELL_X28_Y6_N51
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ((!\tdma_min|interfaces:2:interface|ack~combout\ & ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\))) # 
-- (\tdma_min|interfaces:2:interface|ack~combout\ & (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\)))) # (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & 
-- (((!\tdma_min|interfaces:2:interface|ack~combout\) # (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\)))) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ((!\tdma_min|interfaces:2:interface|ack~combout\ & 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\))) # (\tdma_min|interfaces:2:interface|ack~combout\ & (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\)))) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & (((\tdma_min|interfaces:2:interface|ack~combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100111000000101010011101010010111101110101001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~7_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

-- Location: FF_X28_Y6_N53
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: MLABCELL_X28_Y6_N42
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ((!\tdma_min|interfaces:2:interface|ack~combout\ & ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))) # 
-- (\tdma_min|interfaces:2:interface|ack~combout\ & (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\)))) # (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & 
-- (\tdma_min|interfaces:2:interface|ack~combout\ & ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)))) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & 
-- ( (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ((!\tdma_min|interfaces:2:interface|ack~combout\ & ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))) # 
-- (\tdma_min|interfaces:2:interface|ack~combout\ & (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\)))) # (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & 
-- ((!\tdma_min|interfaces:2:interface|ack~combout\) # ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011011011111010001101101111100000010100110110000001010011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\);

-- Location: FF_X28_Y6_N44
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: MLABCELL_X28_Y6_N45
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & (!\tdma_min|interfaces:2:interface|ack~combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\)) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ((!\tdma_min|interfaces:2:interface|ack~combout\) # (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\))) ) ) 
-- # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ (!\tdma_min|interfaces:2:interface|ack~combout\)) 
-- # (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011011111111011001101111111101000100110111010100010011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

-- Location: MLABCELL_X28_Y6_N48
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ & ( 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_will_be_1~0_combout\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

-- Location: FF_X28_Y6_N49
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

-- Location: LABCELL_X27_Y6_N27
\tdma_min|interfaces:2:interface|ack~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|ack~0_combout\ = ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & ( (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	combout => \tdma_min|interfaces:2:interface|ack~0_combout\);

-- Location: LABCELL_X29_Y6_N51
\tdma_min|interfaces:2:interface|ack~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|ack~1_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( 
-- (\tdma_min|slots|count\(0) & !\tdma_min|slots|count[1]~DUPLICATE_q\) ) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (!\tdma_min|slots|count\(0) & !\tdma_min|slots|count[1]~DUPLICATE_q\) ) ) ) # ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( (\tdma_min|slots|count\(0) & 
-- \tdma_min|slots|count[1]~DUPLICATE_q\) ) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( 
-- (!\tdma_min|slots|count\(0) & \tdma_min|slots|count[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000001010000010110100000101000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	combout => \tdma_min|interfaces:2:interface|ack~1_combout\);

-- Location: LABCELL_X29_Y6_N33
\tdma_min|interfaces:2:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|ack~combout\ = ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( \tdma_min|interfaces:2:interface|ack~1_combout\ & ( (\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- (!\tdma_min|slots|count\(2) $ (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	combout => \tdma_min|interfaces:2:interface|ack~combout\);

-- Location: MLABCELL_X28_Y6_N36
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\);

-- Location: MLABCELL_X28_Y6_N27
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\);

-- Location: MLABCELL_X28_Y6_N54
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ & ( (!\tdma_min|interfaces:2:interface|ack~combout\ & 
-- (((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\)) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\))) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ & ( (!\tdma_min|interfaces:2:interface|ack~combout\ & 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000010101010100000001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~3_combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\);

-- Location: FF_X28_Y6_N55
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\);

-- Location: MLABCELL_X28_Y6_N24
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ = ( \asp_cor|sendSignal.data\(31) & ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	dataf => \asp_cor|ALT_INV_sendSignal.data\(31),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\);

-- Location: LABCELL_X30_Y4_N54
\tdma_min|fabric|staging:2:stage|switches:2:switch|x[22]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:2:switch|x[22]~25_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( (!\tdma_min|slots|count\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:2:switch|x[22]~25_combout\);

-- Location: LABCELL_X30_Y4_N36
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[22]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[22]~25_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[22]~25_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[22]~26_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((!\tdma_min|slots|count[1]~DUPLICATE_q\) # (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[22]~25_combout\)))) # (\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\)) # 
-- (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[22]~26_combout\))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[22]~25_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:1:switch|x[22]~26_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\) # (\tdma_min|fabric|staging:2:stage|switches:3:switch|x[22]~25_combout\)))) # (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[22]~26_combout\ & 
-- (!\tdma_min|slots|count[1]~DUPLICATE_q\))) ) ) ) # ( \tdma_min|fabric|staging:2:stage|switches:2:switch|x[22]~25_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[22]~26_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((\tdma_min|slots|count[1]~DUPLICATE_q\ & \tdma_min|fabric|staging:2:stage|switches:3:switch|x[22]~25_combout\)))) # (\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\)) # 
-- (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[22]~26_combout\))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:2:switch|x[22]~25_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:1:switch|x[22]~26_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & (((\tdma_min|slots|count[1]~DUPLICATE_q\ & \tdma_min|fabric|staging:2:stage|switches:3:switch|x[22]~25_combout\)))) # (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:0:switch|x[22]~26_combout\ & 
-- (!\tdma_min|slots|count[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[22]~26_combout\,
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[22]~25_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[22]~25_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[22]~26_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[22]~25_combout\);

-- Location: FF_X30_Y4_N37
\tdma_min|interfaces:1:interface|recv.data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[22]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(22));

-- Location: LABCELL_X36_Y4_N3
\asp_pd|peak_type[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|peak_type[0]~0_combout\ = ( \asp_pd|peak_type\(0) & ( \asp_pd|peak_half~q\ & ( \asp_pd|peak_type\(1) ) ) ) # ( !\asp_pd|peak_type\(0) & ( \asp_pd|peak_half~q\ & ( (\tdma_min|interfaces:1:interface|recv.data\(22) & (!\asp_pd|peak_type\(1) & 
-- \asp_pd|correlation_count_read~0_combout\)) ) ) ) # ( \asp_pd|peak_type\(0) & ( !\asp_pd|peak_half~q\ ) ) # ( !\asp_pd|peak_type\(0) & ( !\asp_pd|peak_half~q\ & ( (\tdma_min|interfaces:1:interface|recv.data\(22) & (!\asp_pd|peak_type\(1) & 
-- \asp_pd|correlation_count_read~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000111111111111111100000000010100000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(22),
	datac => \asp_pd|ALT_INV_peak_type\(1),
	datad => \asp_pd|ALT_INV_correlation_count_read~0_combout\,
	datae => \asp_pd|ALT_INV_peak_type\(0),
	dataf => \asp_pd|ALT_INV_peak_half~q\,
	combout => \asp_pd|peak_type[0]~0_combout\);

-- Location: FF_X36_Y4_N5
\asp_pd|peak_type[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|peak_type[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|peak_type\(0));

-- Location: LABCELL_X30_Y4_N18
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[23]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[23]~26_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[23]~26_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[23]~27_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[23]~27_combout\) # (\tdma_min|slots|count[1]~DUPLICATE_q\)))) # (\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\)) # 
-- (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[23]~26_combout\))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[23]~26_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[23]~27_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\ & \tdma_min|fabric|staging:2:stage|switches:1:switch|x[23]~27_combout\)))) # (\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count[1]~DUPLICATE_q\)) # 
-- (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[23]~26_combout\))) ) ) ) # ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[23]~26_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[23]~27_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & (((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[23]~27_combout\) # (\tdma_min|slots|count[1]~DUPLICATE_q\)))) # (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[23]~26_combout\ & 
-- (\tdma_min|slots|count[1]~DUPLICATE_q\))) ) ) ) # ( !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[23]~26_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[23]~27_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((!\tdma_min|slots|count[1]~DUPLICATE_q\ & \tdma_min|fabric|staging:2:stage|switches:1:switch|x[23]~27_combout\)))) # (\tdma_min|slots|count\(0) & (\tdma_min|fabric|staging:2:stage|switches:2:switch|x[23]~26_combout\ & 
-- (\tdma_min|slots|count[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[23]~26_combout\,
	datac => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datad => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[23]~27_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[23]~26_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[23]~27_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[23]~26_combout\);

-- Location: FF_X30_Y4_N19
\tdma_min|interfaces:1:interface|recv.data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[23]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(23));

-- Location: LABCELL_X36_Y4_N42
\asp_pd|peak_type[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|peak_type[1]~1_combout\ = ( \asp_pd|peak_type\(1) & ( \asp_pd|peak_half~q\ & ( \asp_pd|peak_type\(0) ) ) ) # ( !\asp_pd|peak_type\(1) & ( \asp_pd|peak_half~q\ & ( (!\asp_pd|peak_type\(0) & (\tdma_min|interfaces:1:interface|recv.data\(23) & 
-- \asp_pd|correlation_count_read~0_combout\)) ) ) ) # ( \asp_pd|peak_type\(1) & ( !\asp_pd|peak_half~q\ ) ) # ( !\asp_pd|peak_type\(1) & ( !\asp_pd|peak_half~q\ & ( (!\asp_pd|peak_type\(0) & (\tdma_min|interfaces:1:interface|recv.data\(23) & 
-- \asp_pd|correlation_count_read~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010111111111111111100000010000000100101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_pd|ALT_INV_peak_type\(0),
	datab => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(23),
	datac => \asp_pd|ALT_INV_correlation_count_read~0_combout\,
	datae => \asp_pd|ALT_INV_peak_type\(1),
	dataf => \asp_pd|ALT_INV_peak_half~q\,
	combout => \asp_pd|peak_type[1]~1_combout\);

-- Location: FF_X36_Y4_N44
\asp_pd|peak_type[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_pd|peak_type[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|peak_type\(1));

-- Location: LABCELL_X36_Y4_N54
\asp_pd|sendSignal.data[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_pd|sendSignal.data[15]~0_combout\ = ( \asp_pd|peak_type[0]~DUPLICATE_q\ & ( !\asp_pd|peak_type\(1) ) ) # ( !\asp_pd|peak_type[0]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_pd|ALT_INV_peak_type\(1),
	dataf => \asp_pd|ALT_INV_peak_type[0]~DUPLICATE_q\,
	combout => \asp_pd|sendSignal.data[15]~0_combout\);

-- Location: FF_X36_Y7_N37
\asp_pd|sendSignal.data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_pd|sendSignal.data[15]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_pd|sendSignal.data\(30));

-- Location: LABCELL_X33_Y7_N15
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ = ( \asp_pd|sendSignal.data\(30) & ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	dataf => \asp_pd|ALT_INV_sendSignal.data\(30),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\);

-- Location: FF_X34_Y7_N8
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\);

-- Location: FF_X33_Y7_N43
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y7_N0
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ = ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & ( (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\);

-- Location: LABCELL_X33_Y7_N57
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ = ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & ( (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\,
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\);

-- Location: MLABCELL_X34_Y7_N39
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ((!\tdma_min|interfaces:1:interface|ack~combout\ & ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\))) # 
-- (\tdma_min|interfaces:1:interface|ack~combout\ & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\)))) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & 
-- (((!\tdma_min|interfaces:1:interface|ack~combout\) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\)))) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ((!\tdma_min|interfaces:1:interface|ack~combout\ & 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\))) # (\tdma_min|interfaces:1:interface|ack~combout\ & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\)))) # 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & (((\tdma_min|interfaces:1:interface|ack~combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100111000000101010011101010010111101110101001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~7_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

-- Location: FF_X34_Y7_N41
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: MLABCELL_X34_Y7_N9
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ((!\tdma_min|interfaces:1:interface|ack~combout\ & ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))) # 
-- (\tdma_min|interfaces:1:interface|ack~combout\ & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\)))) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & 
-- (\tdma_min|interfaces:1:interface|ack~combout\ & ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)))) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & 
-- ( (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ((!\tdma_min|interfaces:1:interface|ack~combout\ & ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))) # 
-- (\tdma_min|interfaces:1:interface|ack~combout\ & (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\)))) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & 
-- ((!\tdma_min|interfaces:1:interface|ack~combout\) # ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011011011111010001101101111100000010100110110000001010011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\);

-- Location: FF_X34_Y7_N11
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: MLABCELL_X34_Y7_N6
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (!\tdma_min|interfaces:1:interface|ack~combout\ & 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\) # (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\))) # (\tdma_min|interfaces:1:interface|ack~combout\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\)) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (!\tdma_min|interfaces:1:interface|ack~combout\ $ (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)) # 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011111111001111001111111100001100110011110000110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

-- Location: MLABCELL_X34_Y7_N36
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ & ( 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~0_combout\,
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_will_be_1~0_combout\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

-- Location: FF_X34_Y7_N37
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

-- Location: LABCELL_X37_Y6_N12
\tdma_min|interfaces:1:interface|ack~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|ack~0_combout\ = ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & ( (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	combout => \tdma_min|interfaces:1:interface|ack~0_combout\);

-- Location: MLABCELL_X34_Y6_N27
\tdma_min|interfaces:1:interface|ack~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|ack~1_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- (\tdma_min|slots|count[1]~DUPLICATE_q\ & !\tdma_min|slots|count\(0)) ) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & !\tdma_min|slots|count\(0)) ) ) ) # ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- \tdma_min|slots|count\(0)) ) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- (!\tdma_min|slots|count[1]~DUPLICATE_q\ & \tdma_min|slots|count\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000001010000010110100000101000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	combout => \tdma_min|interfaces:1:interface|ack~1_combout\);

-- Location: MLABCELL_X34_Y6_N54
\tdma_min|interfaces:1:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|ack~combout\ = ( \tdma_min|interfaces:1:interface|ack~1_combout\ & ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( (\tdma_min|interfaces:1:interface|ack~0_combout\ & 
-- (!\tdma_min|slots|count\(2) $ (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010010000100100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~0_combout\,
	datae => \tdma_min|interfaces:1:interface|ALT_INV_ack~1_combout\,
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	combout => \tdma_min|interfaces:1:interface|ack~combout\);

-- Location: LABCELL_X33_Y6_N48
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ = ( \tdma_min|interfaces:5:interface|ack~combout\ & ( (!\tdma_min|slots|count\(2) & !\tdma_min|interfaces:1:interface|ack~combout\) ) ) # ( !\tdma_min|interfaces:5:interface|ack~combout\ 
-- & ( (!\tdma_min|interfaces:1:interface|ack~combout\) # (\tdma_min|slots|count\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010110100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:5:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\);

-- Location: LABCELL_X35_Y6_N48
\tdma_min|fabric|staging:2:stage|switches:1:switch|x[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:2:stage|switches:1:switch|x[0]~1_combout\ = ( \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) & ( (!\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & 
-- ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0)) # (\tdma_min|slots|count\(2)))) ) ) # ( !\tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) & ( 
-- (!\tdma_min|slots|count\(2) & (!\tdma_min|fabric|staging:2:stage|switches:1:switch|x[12]~0_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100001000100110011000100010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(2),
	datab => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[12]~0_combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	dataf => \tdma_min|interfaces:5:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	combout => \tdma_min|fabric|staging:2:stage|switches:1:switch|x[0]~1_combout\);

-- Location: LABCELL_X35_Y6_N36
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[0]~0_combout\ = ( \tdma_min|fabric|staging:2:stage|switches:0:switch|x[0]~1_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[0]~0_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[0]~1_combout\)) # (\tdma_min|slots|count\(0)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0)) # ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[0]~0_combout\)))) ) ) 
-- ) # ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[0]~1_combout\ & ( \tdma_min|fabric|staging:2:stage|switches:3:switch|x[0]~0_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (!\tdma_min|slots|count\(0) & 
-- (\tdma_min|fabric|staging:2:stage|switches:1:switch|x[0]~1_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & ((!\tdma_min|slots|count\(0)) # ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[0]~0_combout\)))) ) ) ) # ( 
-- \tdma_min|fabric|staging:2:stage|switches:0:switch|x[0]~1_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[0]~0_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & 
-- (((\tdma_min|fabric|staging:2:stage|switches:1:switch|x[0]~1_combout\)) # (\tdma_min|slots|count\(0)))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|slots|count\(0) & ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[0]~0_combout\)))) ) ) ) 
-- # ( !\tdma_min|fabric|staging:2:stage|switches:0:switch|x[0]~1_combout\ & ( !\tdma_min|fabric|staging:2:stage|switches:3:switch|x[0]~0_combout\ & ( (!\tdma_min|slots|count[1]~DUPLICATE_q\ & (!\tdma_min|slots|count\(0) & 
-- (\tdma_min|fabric|staging:2:stage|switches:1:switch|x[0]~1_combout\))) # (\tdma_min|slots|count[1]~DUPLICATE_q\ & (\tdma_min|slots|count\(0) & ((\tdma_min|fabric|staging:2:stage|switches:2:switch|x[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count[1]~DUPLICATE_q\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|fabric|staging:2:stage|switches:1:switch|ALT_INV_x[0]~1_combout\,
	datad => \tdma_min|fabric|staging:2:stage|switches:2:switch|ALT_INV_x[0]~0_combout\,
	datae => \tdma_min|fabric|staging:2:stage|switches:0:switch|ALT_INV_x[0]~1_combout\,
	dataf => \tdma_min|fabric|staging:2:stage|switches:3:switch|ALT_INV_x[0]~0_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[0]~0_combout\);

-- Location: FF_X35_Y6_N37
\tdma_min|interfaces:1:interface|recv.data[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data[0]~DUPLICATE_q\);

-- Location: IOIBUF_X60_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: MLABCELL_X47_Y23_N0
\recop|impl_control_unit|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Selector4~0_combout\ = ( !\recop|impl_control_unit|state.T3~q\ & ( ((!\recop|impl_control_unit|state.T1~DUPLICATE_q\) # (\recop|impl_control_unit|next_state.T0~q\)) # (\recop|impl_datapath|inst_fetched_signal~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111111111111101011111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|ALT_INV_inst_fetched_signal~q\,
	datac => \recop|impl_control_unit|ALT_INV_state.T1~DUPLICATE_q\,
	datad => \recop|impl_control_unit|ALT_INV_next_state.T0~q\,
	dataf => \recop|impl_control_unit|ALT_INV_state.T3~q\,
	combout => \recop|impl_control_unit|Selector4~0_combout\);

-- Location: IOIBUF_X89_Y23_N4
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: FF_X47_Y23_N2
\recop|impl_control_unit|next_state.T0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_control_unit|Selector4~0_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|next_state.T0~q\);

-- Location: CLKCTRL_G8
\KEY[0]~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \KEY[0]~input_o\,
	outclk => \KEY[0]~inputCLKENA0_outclk\);

-- Location: FF_X47_Y23_N22
\recop|impl_control_unit|state.T0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_control_unit|next_state.T0~q\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|state.T0~q\);

-- Location: MLABCELL_X47_Y23_N18
\recop|impl_control_unit|ir_fetch_start_signal~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|ir_fetch_start_signal~0_combout\ = ( !\recop|impl_control_unit|state.T0~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_control_unit|ALT_INV_state.T0~q\,
	combout => \recop|impl_control_unit|ir_fetch_start_signal~0_combout\);

-- Location: FF_X47_Y23_N20
\recop|impl_control_unit|ir_fetch_start_signal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_control_unit|ir_fetch_start_signal~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|ir_fetch_start_signal~q\);

-- Location: MLABCELL_X47_Y23_N12
\recop|impl_datapath|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|Selector0~0_combout\ = ( \recop|impl_datapath|next_fetch_state.IDLE~q\ & ( !\recop|impl_datapath|Selector34~0_combout\ ) ) # ( !\recop|impl_datapath|next_fetch_state.IDLE~q\ & ( !\recop|impl_datapath|Selector34~0_combout\ & ( 
-- (\recop|impl_datapath|fetch_state.IDLE~DUPLICATE_q\) # (\recop|impl_control_unit|ir_fetch_start_signal~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_control_unit|ALT_INV_ir_fetch_start_signal~q\,
	datad => \recop|impl_datapath|ALT_INV_fetch_state.IDLE~DUPLICATE_q\,
	datae => \recop|impl_datapath|ALT_INV_next_fetch_state.IDLE~q\,
	dataf => \recop|impl_datapath|ALT_INV_Selector34~0_combout\,
	combout => \recop|impl_datapath|Selector0~0_combout\);

-- Location: FF_X47_Y23_N14
\recop|impl_datapath|next_fetch_state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|Selector0~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|next_fetch_state.IDLE~q\);

-- Location: LABCELL_X46_Y23_N48
\recop|impl_datapath|fetch_state.IDLE~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|fetch_state.IDLE~feeder_combout\ = ( \recop|impl_datapath|next_fetch_state.IDLE~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|ALT_INV_next_fetch_state.IDLE~q\,
	combout => \recop|impl_datapath|fetch_state.IDLE~feeder_combout\);

-- Location: FF_X46_Y23_N49
\recop|impl_datapath|fetch_state.IDLE~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|fetch_state.IDLE~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_state.IDLE~DUPLICATE_q\);

-- Location: FF_X47_Y23_N19
\recop|impl_control_unit|ir_fetch_start_signal~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_control_unit|ir_fetch_start_signal~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|ir_fetch_start_signal~DUPLICATE_q\);

-- Location: MLABCELL_X47_Y22_N3
\recop|impl_datapath|next_fetch_state~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|next_fetch_state~12_combout\ = ( \recop|impl_datapath|next_fetch_state.FETCH_1~q\ & ( \recop|impl_control_unit|ir_fetch_start_signal~DUPLICATE_q\ & ( !\recop|impl_datapath|fetch_state.IDLE~DUPLICATE_q\ ) ) ) # ( 
-- !\recop|impl_datapath|next_fetch_state.FETCH_1~q\ & ( \recop|impl_control_unit|ir_fetch_start_signal~DUPLICATE_q\ & ( !\recop|impl_datapath|fetch_state.IDLE~DUPLICATE_q\ ) ) ) # ( \recop|impl_datapath|next_fetch_state.FETCH_1~q\ & ( 
-- !\recop|impl_control_unit|ir_fetch_start_signal~DUPLICATE_q\ & ( !\recop|impl_datapath|fetch_state.IDLE~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|ALT_INV_fetch_state.IDLE~DUPLICATE_q\,
	datae => \recop|impl_datapath|ALT_INV_next_fetch_state.FETCH_1~q\,
	dataf => \recop|impl_control_unit|ALT_INV_ir_fetch_start_signal~DUPLICATE_q\,
	combout => \recop|impl_datapath|next_fetch_state~12_combout\);

-- Location: FF_X47_Y22_N5
\recop|impl_datapath|next_fetch_state.FETCH_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|next_fetch_state~12_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|next_fetch_state.FETCH_1~q\);

-- Location: FF_X47_Y21_N55
\recop|impl_datapath|fetch_state.FETCH_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|next_fetch_state.FETCH_1~q\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_state.FETCH_1~q\);

-- Location: LABCELL_X46_Y21_N39
\recop|impl_datapath|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|Selector1~0_combout\ = ( \recop|impl_datapath|next_fetch_state.FETCH_2~q\ & ( \recop|impl_datapath|fetch_state.FETCH_1~q\ ) ) # ( !\recop|impl_datapath|next_fetch_state.FETCH_2~q\ & ( \recop|impl_datapath|fetch_state.FETCH_1~q\ ) ) # 
-- ( \recop|impl_datapath|next_fetch_state.FETCH_2~q\ & ( !\recop|impl_datapath|fetch_state.FETCH_1~q\ & ( (!\recop|impl_datapath|fetch_state.IDLE~DUPLICATE_q\ & !\recop|impl_control_unit|ir_fetch_start_signal~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|ALT_INV_fetch_state.IDLE~DUPLICATE_q\,
	datac => \recop|impl_control_unit|ALT_INV_ir_fetch_start_signal~DUPLICATE_q\,
	datae => \recop|impl_datapath|ALT_INV_next_fetch_state.FETCH_2~q\,
	dataf => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_1~q\,
	combout => \recop|impl_datapath|Selector1~0_combout\);

-- Location: FF_X46_Y21_N40
\recop|impl_datapath|next_fetch_state.FETCH_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|Selector1~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|next_fetch_state.FETCH_2~q\);

-- Location: FF_X46_Y21_N38
\recop|impl_datapath|fetch_state.FETCH_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|next_fetch_state.FETCH_2~q\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_state.FETCH_2~q\);

-- Location: LABCELL_X46_Y21_N6
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\ = ( \recop|impl_datapath|prog_mem_in\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|ALT_INV_prog_mem_in\(13),
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\);

-- Location: FF_X46_Y21_N7
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: FF_X46_Y21_N8
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\);

-- Location: LABCELL_X43_Y20_N24
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode534w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3) = ( !\recop|impl_datapath|prog_mem_in\(14) & ( !\recop|impl_datapath|prog_mem_in\(13) & ( !\recop|impl_datapath|prog_mem_in\(12) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|ALT_INV_prog_mem_in\(12),
	datae => \recop|impl_datapath|ALT_INV_prog_mem_in\(14),
	dataf => \recop|impl_datapath|ALT_INV_prog_mem_in\(13),
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3));

-- Location: FF_X48_Y23_N47
\recop|impl_control_unit|pc_write_flag_signal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_control_unit|state.T3~q\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|pc_write_flag_signal~q\);

-- Location: MLABCELL_X47_Y23_N39
\recop|impl_datapath|impl_pc|prev_write_flag~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|prev_write_flag~0_combout\ = ( \KEY[0]~input_o\ & ( \recop|impl_datapath|impl_pc|prev_write_flag~q\ ) ) # ( !\KEY[0]~input_o\ & ( \recop|impl_control_unit|pc_write_flag_signal~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pc|ALT_INV_prev_write_flag~q\,
	datad => \recop|impl_control_unit|ALT_INV_pc_write_flag_signal~q\,
	datae => \ALT_INV_KEY[0]~input_o\,
	combout => \recop|impl_datapath|impl_pc|prev_write_flag~0_combout\);

-- Location: LABCELL_X46_Y23_N42
\recop|impl_datapath|impl_pc|prev_write_flag~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|prev_write_flag~feeder_combout\ = ( \recop|impl_datapath|impl_pc|prev_write_flag~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_pc|ALT_INV_prev_write_flag~0_combout\,
	combout => \recop|impl_datapath|impl_pc|prev_write_flag~feeder_combout\);

-- Location: FF_X46_Y23_N44
\recop|impl_datapath|impl_pc|prev_write_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pc|prev_write_flag~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pc|prev_write_flag~q\);

-- Location: MLABCELL_X47_Y23_N42
\recop|impl_datapath|impl_pc|pc_out_signal[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\ = ( \recop|impl_control_unit|pc_write_flag_signal~q\ & ( !\recop|impl_datapath|impl_pc|prev_write_flag~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_pc|ALT_INV_prev_write_flag~q\,
	dataf => \recop|impl_control_unit|ALT_INV_pc_write_flag_signal~q\,
	combout => \recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\);

-- Location: LABCELL_X46_Y21_N24
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\ = ( !\recop|impl_datapath|prog_mem_in\(14) & ( !\recop|impl_datapath|prog_mem_in\(13) & ( \recop|impl_datapath|prog_mem_in\(12) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|ALT_INV_prog_mem_in\(12),
	datae => \recop|impl_datapath|ALT_INV_prog_mem_in\(14),
	dataf => \recop|impl_datapath|ALT_INV_prog_mem_in\(13),
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\);

-- Location: LABCELL_X43_Y21_N27
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\ = ( \recop|impl_datapath|prog_mem_in\(13) & ( !\recop|impl_datapath|prog_mem_in\(14) & ( !\recop|impl_datapath|prog_mem_in\(12) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|ALT_INV_prog_mem_in\(12),
	datae => \recop|impl_datapath|ALT_INV_prog_mem_in\(13),
	dataf => \recop|impl_datapath|ALT_INV_prog_mem_in\(14),
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\);

-- Location: LABCELL_X46_Y21_N54
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\ = ( \recop|impl_datapath|prog_mem_in\(14) & ( \recop|impl_datapath|prog_mem_in\(13) & ( !\recop|impl_datapath|prog_mem_in\(12) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|ALT_INV_prog_mem_in\(12),
	datae => \recop|impl_datapath|ALT_INV_prog_mem_in\(14),
	dataf => \recop|impl_datapath|ALT_INV_prog_mem_in\(13),
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\);

-- Location: MLABCELL_X47_Y20_N48
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\ = ( \recop|impl_datapath|prog_mem_in\(14) & ( !\recop|impl_datapath|prog_mem_in\(13) & ( !\recop|impl_datapath|prog_mem_in\(12) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|ALT_INV_prog_mem_in\(12),
	datae => \recop|impl_datapath|ALT_INV_prog_mem_in\(14),
	dataf => \recop|impl_datapath|ALT_INV_prog_mem_in\(13),
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\);

-- Location: MLABCELL_X47_Y20_N24
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\ = ( \recop|impl_datapath|prog_mem_in\(14) & ( !\recop|impl_datapath|prog_mem_in\(13) & ( \recop|impl_datapath|prog_mem_in\(12) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|ALT_INV_prog_mem_in\(12),
	datae => \recop|impl_datapath|ALT_INV_prog_mem_in\(14),
	dataf => \recop|impl_datapath|ALT_INV_prog_mem_in\(13),
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\);

-- Location: FF_X45_Y21_N35
\recop|impl_datapath|fetch_inst_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|fetch_state.FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_1\(1));

-- Location: MLABCELL_X52_Y21_N45
\recop|impl_datapath|impl_ir|rx_signal[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_ir|rx_signal[1]~feeder_combout\ = ( \recop|impl_datapath|fetch_inst_1\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|ALT_INV_fetch_inst_1\(1),
	combout => \recop|impl_datapath|impl_ir|rx_signal[1]~feeder_combout\);

-- Location: FF_X52_Y21_N47
\recop|impl_datapath|impl_ir|rx_signal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_ir|rx_signal[1]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|rx_signal\(1));

-- Location: FF_X48_Y21_N59
\recop|impl_datapath|fetch_inst_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|fetch_state.FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_1\(0));

-- Location: FF_X52_Y21_N53
\recop|impl_datapath|impl_ir|rx_signal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_1\(0),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|rx_signal\(0));

-- Location: LABCELL_X48_Y21_N24
\recop|impl_datapath|fetch_inst_2[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|fetch_inst_2[10]~feeder_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~2_combout\,
	combout => \recop|impl_datapath|fetch_inst_2[10]~feeder_combout\);

-- Location: FF_X46_Y23_N50
\recop|impl_datapath|fetch_state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|fetch_state.IDLE~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_state.IDLE~q\);

-- Location: LABCELL_X48_Y21_N0
\recop|impl_datapath|fetch_inst_2[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|fetch_inst_2[6]~0_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ & ( (!\recop|impl_datapath|fetch_state.FETCH_1~q\ & \recop|impl_datapath|fetch_state.IDLE~q\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ & ( 
-- (!\recop|impl_datapath|fetch_state.FETCH_1~q\ & (\recop|impl_datapath|fetch_state.IDLE~q\ & !\recop|impl_datapath|fetch_state.FETCH_2~q\)) ) ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ & ( (!\recop|impl_datapath|fetch_state.FETCH_1~q\ & (\recop|impl_datapath|fetch_state.IDLE~q\ & !\recop|impl_datapath|fetch_state.FETCH_2~q\)) ) ) ) # 
-- ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ & ( 
-- (!\recop|impl_datapath|fetch_state.FETCH_1~q\ & \recop|impl_datapath|fetch_state.IDLE~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000000010000000100000001000000010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_1~q\,
	datab => \recop|impl_datapath|ALT_INV_fetch_state.IDLE~q\,
	datac => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_2~q\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~2_combout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~2_combout\,
	combout => \recop|impl_datapath|fetch_inst_2[6]~0_combout\);

-- Location: FF_X48_Y21_N25
\recop|impl_datapath|fetch_inst_2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|fetch_inst_2[10]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sclr => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_3~q\,
	ena => \recop|impl_datapath|fetch_inst_2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_2\(10));

-- Location: FF_X52_Y21_N5
\recop|impl_datapath|impl_ir|operand_signal[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_2\(10),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|operand_signal\(10));

-- Location: FF_X48_Y19_N19
\recop|impl_datapath|fetch_inst_1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|fetch_state.FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_1\(8));

-- Location: LABCELL_X48_Y19_N51
\recop|impl_datapath|impl_ir|opcode_signal[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_ir|opcode_signal[0]~feeder_combout\ = ( \recop|impl_datapath|fetch_inst_1\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|ALT_INV_fetch_inst_1\(8),
	combout => \recop|impl_datapath|impl_ir|opcode_signal[0]~feeder_combout\);

-- Location: FF_X48_Y19_N52
\recop|impl_datapath|impl_ir|opcode_signal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_ir|opcode_signal[0]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|opcode_signal\(0));

-- Location: FF_X47_Y19_N8
\recop|impl_datapath|fetch_inst_1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|fetch_state.FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_1\(11));

-- Location: FF_X47_Y23_N17
\recop|impl_datapath|impl_ir|opcode_signal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_1\(11),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|opcode_signal\(3));

-- Location: LABCELL_X51_Y26_N54
\recop|impl_control_unit|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Mux11~0_combout\ = ( \recop|impl_datapath|impl_ir|opcode_signal\(4) & ( \recop|impl_datapath|impl_ir|opcode_signal\(2) & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(1) & (\recop|impl_datapath|impl_ir|opcode_signal\(0) & 
-- (!\recop|impl_datapath|impl_ir|opcode_signal\(5) & \recop|impl_datapath|impl_ir|opcode_signal\(3)))) ) ) ) # ( !\recop|impl_datapath|impl_ir|opcode_signal\(4) & ( !\recop|impl_datapath|impl_ir|opcode_signal\(2) & ( 
-- (\recop|impl_datapath|impl_ir|opcode_signal\(1) & (!\recop|impl_datapath|impl_ir|opcode_signal\(0) & (!\recop|impl_datapath|impl_ir|opcode_signal\(5) & !\recop|impl_datapath|impl_ir|opcode_signal\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(1),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(0),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(5),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(3),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(4),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(2),
	combout => \recop|impl_control_unit|Mux11~0_combout\);

-- Location: FF_X47_Y21_N53
\recop|impl_datapath|fetch_inst_1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|fetch_state.FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_1\(15));

-- Location: FF_X50_Y25_N58
\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_1\(15),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\);

-- Location: FF_X47_Y21_N50
\recop|impl_datapath|fetch_inst_1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|fetch_state.FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_1\(14));

-- Location: FF_X50_Y25_N34
\recop|impl_datapath|impl_ir|opcode_signal[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_1\(14),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|opcode_signal\(6));

-- Location: LABCELL_X51_Y26_N36
\recop|impl_control_unit|dm_sel_in_signal[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|dm_sel_in_signal[1]~2_combout\ = ( !\recop|impl_datapath|impl_ir|opcode_signal\(3) & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(5) & (((\recop|impl_control_unit|dm_sel_in_signal\(1) & 
-- !\recop|impl_datapath|impl_ir|opcode_signal\(6))) # (\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001100000000011100110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(1),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal[7]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(6),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(5),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(3),
	combout => \recop|impl_control_unit|dm_sel_in_signal[1]~2_combout\);

-- Location: LABCELL_X51_Y26_N30
\recop|impl_control_unit|dm_sel_in_signal[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|dm_sel_in_signal[1]~1_combout\ = ( \recop|impl_datapath|impl_ir|opcode_signal\(1) & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(4) & (!\recop|impl_datapath|impl_ir|opcode_signal\(2) & 
-- !\recop|impl_datapath|impl_ir|opcode_signal\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(4),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(2),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(0),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(1),
	combout => \recop|impl_control_unit|dm_sel_in_signal[1]~1_combout\);

-- Location: FF_X47_Y23_N37
\recop|impl_control_unit|state.T1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_control_unit|next_state.T1~q\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|state.T1~q\);

-- Location: MLABCELL_X47_Y23_N3
\recop|impl_control_unit|next_state~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|next_state~6_combout\ = ( \recop|impl_control_unit|state.T1~q\ & ( (\recop|impl_control_unit|next_state.T2~q\) # (\recop|impl_datapath|inst_fetched_signal~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|ALT_INV_inst_fetched_signal~q\,
	datad => \recop|impl_control_unit|ALT_INV_next_state.T2~q\,
	dataf => \recop|impl_control_unit|ALT_INV_state.T1~q\,
	combout => \recop|impl_control_unit|next_state~6_combout\);

-- Location: FF_X47_Y23_N4
\recop|impl_control_unit|next_state.T2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_control_unit|next_state~6_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|next_state.T2~q\);

-- Location: FF_X48_Y23_N37
\recop|impl_control_unit|state.T2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_control_unit|next_state.T2~q\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|state.T2~q\);

-- Location: LABCELL_X51_Y26_N24
\recop|impl_control_unit|dm_sel_in_signal[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|dm_sel_in_signal[1]~3_combout\ = ( \recop|impl_control_unit|dm_sel_in_signal\(1) & ( \recop|impl_control_unit|state.T2~q\ & ( (!\recop|impl_control_unit|Mux11~0_combout\) # 
-- (((\recop|impl_control_unit|dm_sel_in_signal[1]~2_combout\ & \recop|impl_control_unit|dm_sel_in_signal[1]~1_combout\)) # (\KEY[0]~input_o\)) ) ) ) # ( !\recop|impl_control_unit|dm_sel_in_signal\(1) & ( \recop|impl_control_unit|state.T2~q\ & ( 
-- (\recop|impl_control_unit|Mux11~0_combout\ & (!\KEY[0]~input_o\ & (\recop|impl_control_unit|dm_sel_in_signal[1]~2_combout\ & \recop|impl_control_unit|dm_sel_in_signal[1]~1_combout\))) ) ) ) # ( \recop|impl_control_unit|dm_sel_in_signal\(1) & ( 
-- !\recop|impl_control_unit|state.T2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000001001011101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_Mux11~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal[1]~2_combout\,
	datad => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal[1]~1_combout\,
	datae => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(1),
	dataf => \recop|impl_control_unit|ALT_INV_state.T2~q\,
	combout => \recop|impl_control_unit|dm_sel_in_signal[1]~3_combout\);

-- Location: FF_X51_Y26_N26
\recop|impl_control_unit|dm_sel_in_signal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_control_unit|dm_sel_in_signal[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|dm_sel_in_signal\(1));

-- Location: LABCELL_X51_Y26_N33
\recop|impl_control_unit|dm_sel_in_signal[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|dm_sel_in_signal[1]~0_combout\ = (!\KEY[0]~input_o\ & \recop|impl_control_unit|state.T2~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \recop|impl_control_unit|ALT_INV_state.T2~q\,
	combout => \recop|impl_control_unit|dm_sel_in_signal[1]~0_combout\);

-- Location: LABCELL_X50_Y26_N24
\recop|impl_control_unit|dm_sel_in_signal[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|dm_sel_in_signal[0]~4_combout\ = ( \recop|impl_control_unit|dm_sel_in_signal\(0) & ( \recop|impl_control_unit|dm_sel_in_signal[1]~1_combout\ & ( (!\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ & 
-- !\recop|impl_datapath|impl_ir|opcode_signal\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal[7]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(6),
	datae => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(0),
	dataf => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal[1]~1_combout\,
	combout => \recop|impl_control_unit|dm_sel_in_signal[0]~4_combout\);

-- Location: LABCELL_X51_Y26_N51
\recop|impl_control_unit|Selector0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Selector0~1_combout\ = ( \recop|impl_datapath|impl_ir|opcode_signal\(3) & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(5) & \recop|impl_datapath|impl_ir|opcode_signal\(4)) ) ) # ( !\recop|impl_datapath|impl_ir|opcode_signal\(3) 
-- & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(5) & !\recop|impl_datapath|impl_ir|opcode_signal\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(5),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(4),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(3),
	combout => \recop|impl_control_unit|Selector0~1_combout\);

-- Location: LABCELL_X50_Y26_N57
\recop|impl_control_unit|dm_sel_in_signal[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|dm_sel_in_signal[0]~5_combout\ = ( \recop|impl_control_unit|dm_sel_in_signal\(0) & ( \recop|impl_control_unit|Selector0~1_combout\ & ( (!\recop|impl_control_unit|dm_sel_in_signal[1]~0_combout\) # 
-- (((!\recop|impl_control_unit|Mux11~0_combout\) # (\recop|impl_control_unit|dm_sel_in_signal[0]~4_combout\)) # (\recop|impl_control_unit|Selector0~0_combout\)) ) ) ) # ( !\recop|impl_control_unit|dm_sel_in_signal\(0) & ( 
-- \recop|impl_control_unit|Selector0~1_combout\ & ( ((\recop|impl_control_unit|dm_sel_in_signal[1]~0_combout\ & (\recop|impl_control_unit|Selector0~0_combout\ & \recop|impl_control_unit|Mux11~0_combout\))) # 
-- (\recop|impl_control_unit|dm_sel_in_signal[0]~4_combout\) ) ) ) # ( \recop|impl_control_unit|dm_sel_in_signal\(0) & ( !\recop|impl_control_unit|Selector0~1_combout\ & ( (!\recop|impl_control_unit|dm_sel_in_signal[1]~0_combout\) # 
-- (!\recop|impl_control_unit|Mux11~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000001111111111111101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal[1]~0_combout\,
	datab => \recop|impl_control_unit|ALT_INV_Selector0~0_combout\,
	datac => \recop|impl_control_unit|ALT_INV_Mux11~0_combout\,
	datad => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal[0]~4_combout\,
	datae => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(0),
	dataf => \recop|impl_control_unit|ALT_INV_Selector0~1_combout\,
	combout => \recop|impl_control_unit|dm_sel_in_signal[0]~5_combout\);

-- Location: FF_X50_Y26_N59
\recop|impl_control_unit|dm_sel_in_signal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_control_unit|dm_sel_in_signal[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|dm_sel_in_signal\(0));

-- Location: LABCELL_X51_Y24_N12
\recop|impl_datapath|data_mem_in_data[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_data[10]~10_combout\ = ( \recop|impl_datapath|impl_pc|pc_out_signal\(10) & ( (!\recop|impl_control_unit|dm_sel_in_signal\(1) & (((\recop|impl_control_unit|dm_sel_in_signal\(0))) # 
-- (\recop|impl_datapath|impl_ir|operand_signal\(10)))) # (\recop|impl_control_unit|dm_sel_in_signal\(1) & (((\recop|impl_datapath|impl_rf|Mux37~4_combout\ & !\recop|impl_control_unit|dm_sel_in_signal\(0))))) ) ) # ( 
-- !\recop|impl_datapath|impl_pc|pc_out_signal\(10) & ( (!\recop|impl_control_unit|dm_sel_in_signal\(0) & ((!\recop|impl_control_unit|dm_sel_in_signal\(1) & (\recop|impl_datapath|impl_ir|operand_signal\(10))) # (\recop|impl_control_unit|dm_sel_in_signal\(1) 
-- & ((\recop|impl_datapath|impl_rf|Mux37~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110000000001000111110011000100011111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(10),
	datab => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(1),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux37~4_combout\,
	datad => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(0),
	dataf => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(10),
	combout => \recop|impl_datapath|data_mem_in_data[10]~10_combout\);

-- Location: LABCELL_X51_Y25_N27
\recop|impl_control_unit|dm_sel_addr_signal[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|dm_sel_addr_signal[0]~3_combout\ = ( \recop|impl_control_unit|dm_sel_addr_signal\(0) & ( \recop|impl_datapath|impl_ir|opcode_signal\(6) & ( ((!\recop|impl_datapath|impl_ir|opcode_signal\(2) & 
-- !\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\)) # (\recop|impl_datapath|impl_ir|opcode_signal\(1)) ) ) ) # ( !\recop|impl_control_unit|dm_sel_addr_signal\(0) & ( \recop|impl_datapath|impl_ir|opcode_signal\(6) & ( 
-- \recop|impl_datapath|impl_ir|opcode_signal\(1) ) ) ) # ( \recop|impl_control_unit|dm_sel_addr_signal\(0) & ( !\recop|impl_datapath|impl_ir|opcode_signal\(6) & ( (!\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ & 
-- ((!\recop|impl_datapath|impl_ir|opcode_signal\(2)) # (\recop|impl_datapath|impl_ir|opcode_signal\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110100001101000001010101010101011101010111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(1),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(2),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal[7]~DUPLICATE_q\,
	datae => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(0),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(6),
	combout => \recop|impl_control_unit|dm_sel_addr_signal[0]~3_combout\);

-- Location: LABCELL_X50_Y25_N42
\recop|impl_control_unit|dm_sel_addr_signal[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|dm_sel_addr_signal[1]~1_combout\ = ( \recop|impl_datapath|impl_ir|opcode_signal\(3) & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(1) & (\recop|impl_datapath|impl_ir|opcode_signal\(2) & 
-- (\recop|impl_datapath|impl_ir|opcode_signal\(0) & \recop|impl_datapath|impl_ir|opcode_signal\(4)))) ) ) # ( !\recop|impl_datapath|impl_ir|opcode_signal\(3) & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(2) & 
-- (!\recop|impl_datapath|impl_ir|opcode_signal\(0) & !\recop|impl_datapath|impl_ir|opcode_signal\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(1),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(2),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(0),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(4),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(3),
	combout => \recop|impl_control_unit|dm_sel_addr_signal[1]~1_combout\);

-- Location: LABCELL_X50_Y25_N24
\recop|impl_control_unit|dm_sel_addr_signal[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|dm_sel_addr_signal[1]~2_combout\ = ( \recop|impl_control_unit|dm_sel_addr_signal[1]~1_combout\ & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(5) & (!\KEY[0]~input_o\ & \recop|impl_control_unit|state.T2~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(5),
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \recop|impl_control_unit|ALT_INV_state.T2~q\,
	dataf => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal[1]~1_combout\,
	combout => \recop|impl_control_unit|dm_sel_addr_signal[1]~2_combout\);

-- Location: FF_X51_Y25_N29
\recop|impl_control_unit|dm_sel_addr_signal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_control_unit|dm_sel_addr_signal[0]~3_combout\,
	ena => \recop|impl_control_unit|dm_sel_addr_signal[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|dm_sel_addr_signal\(0));

-- Location: FF_X47_Y20_N35
\recop|impl_datapath|fetch_inst_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|fetch_state.FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_1\(3));

-- Location: FF_X56_Y21_N50
\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_1\(3),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\);

-- Location: LABCELL_X50_Y25_N12
\recop|impl_control_unit|alu_clr_z_flag_signal~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|alu_clr_z_flag_signal~0_combout\ = ( !\recop|impl_datapath|impl_ir|opcode_signal\(2) & ( !\recop|impl_datapath|impl_ir|opcode_signal\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(3),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(2),
	combout => \recop|impl_control_unit|alu_clr_z_flag_signal~0_combout\);

-- Location: LABCELL_X50_Y25_N39
\recop|impl_control_unit|Selector12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Selector12~0_combout\ = ( \recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ ) # ( !\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ & ( (((!\recop|impl_control_unit|alu_clr_z_flag_signal~0_combout\) # 
-- (\recop|impl_control_unit|state.T3~q\)) # (\recop|impl_datapath|impl_ir|opcode_signal\(5))) # (\recop|impl_datapath|impl_ir|opcode_signal\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111111111111101111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(1),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(5),
	datac => \recop|impl_control_unit|ALT_INV_alu_clr_z_flag_signal~0_combout\,
	datad => \recop|impl_control_unit|ALT_INV_state.T3~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal[7]~DUPLICATE_q\,
	combout => \recop|impl_control_unit|Selector12~0_combout\);

-- Location: FF_X50_Y25_N59
\recop|impl_datapath|impl_ir|opcode_signal[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_1\(15),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|opcode_signal\(7));

-- Location: LABCELL_X50_Y25_N0
\recop|impl_control_unit|rf_sel_in_signal[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|rf_sel_in_signal[2]~2_combout\ = ( \recop|impl_datapath|impl_ir|opcode_signal\(7) & ( !\recop|impl_datapath|impl_ir|opcode_signal\(1) & ( \recop|impl_datapath|impl_ir|opcode_signal\(0) ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|opcode_signal\(7) & ( !\recop|impl_datapath|impl_ir|opcode_signal\(1) & ( ((!\recop|impl_datapath|impl_ir|opcode_signal\(6) & \recop|impl_control_unit|alu_clr_z_flag_signal~0_combout\)) # 
-- (\recop|impl_datapath|impl_ir|opcode_signal\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111100101111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(6),
	datab => \recop|impl_control_unit|ALT_INV_alu_clr_z_flag_signal~0_combout\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(0),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(7),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(1),
	combout => \recop|impl_control_unit|rf_sel_in_signal[2]~2_combout\);

-- Location: LABCELL_X50_Y25_N30
\recop|impl_control_unit|rf_sel_in_signal[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|rf_sel_in_signal[2]~1_combout\ = ( \recop|impl_datapath|impl_ir|opcode_signal\(3) & ( \recop|impl_control_unit|state.T3~q\ & ( (\recop|impl_datapath|impl_ir|opcode_signal\(5) & ((!\recop|impl_datapath|impl_ir|opcode_signal\(4)) # 
-- ((\recop|impl_datapath|impl_ir|opcode_signal\(2) & !\recop|impl_datapath|impl_ir|opcode_signal\(0))))) ) ) ) # ( !\recop|impl_datapath|impl_ir|opcode_signal\(3) & ( \recop|impl_control_unit|state.T3~q\ & ( (\recop|impl_datapath|impl_ir|opcode_signal\(5) & 
-- ((!\recop|impl_datapath|impl_ir|opcode_signal\(2)) # ((!\recop|impl_datapath|impl_ir|opcode_signal\(0)) # (!\recop|impl_datapath|impl_ir|opcode_signal\(4))))) ) ) ) # ( \recop|impl_datapath|impl_ir|opcode_signal\(3) & ( 
-- !\recop|impl_control_unit|state.T3~q\ & ( (\recop|impl_datapath|impl_ir|opcode_signal\(5) & ((!\recop|impl_datapath|impl_ir|opcode_signal\(4)) # ((\recop|impl_datapath|impl_ir|opcode_signal\(2) & !\recop|impl_datapath|impl_ir|opcode_signal\(0))))) ) ) ) # 
-- ( !\recop|impl_datapath|impl_ir|opcode_signal\(3) & ( !\recop|impl_control_unit|state.T3~q\ & ( \recop|impl_datapath|impl_ir|opcode_signal\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010001000001010101010101000101010100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(5),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(2),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(0),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(4),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(3),
	dataf => \recop|impl_control_unit|ALT_INV_state.T3~q\,
	combout => \recop|impl_control_unit|rf_sel_in_signal[2]~1_combout\);

-- Location: MLABCELL_X47_Y25_N21
\recop|impl_control_unit|rf_sel_in_signal[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|rf_sel_in_signal[2]~4_combout\ = ( \recop|impl_datapath|impl_ir|opcode_signal\(1) & ( \recop|impl_control_unit|state.T2~q\ & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(3) & ((!\recop|impl_datapath|impl_ir|opcode_signal\(4)) # 
-- (\recop|impl_datapath|impl_ir|opcode_signal\(5)))) ) ) ) # ( !\recop|impl_datapath|impl_ir|opcode_signal\(1) & ( \recop|impl_control_unit|state.T2~q\ & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(4)) # (\recop|impl_datapath|impl_ir|opcode_signal\(5)) 
-- ) ) ) # ( \recop|impl_datapath|impl_ir|opcode_signal\(1) & ( !\recop|impl_control_unit|state.T2~q\ & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(3) & \recop|impl_datapath|impl_ir|opcode_signal\(5)) ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|opcode_signal\(1) & ( !\recop|impl_control_unit|state.T2~q\ & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(3) & \recop|impl_datapath|impl_ir|opcode_signal\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101011001111110011111000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(3),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(4),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(5),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(1),
	dataf => \recop|impl_control_unit|ALT_INV_state.T2~q\,
	combout => \recop|impl_control_unit|rf_sel_in_signal[2]~4_combout\);

-- Location: LABCELL_X50_Y25_N36
\recop|impl_control_unit|rf_sel_in_signal[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|rf_sel_in_signal[2]~3_combout\ = ( \recop|impl_datapath|impl_ir|opcode_signal\(1) & ( !\recop|impl_datapath|impl_ir|opcode_signal\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(0),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(1),
	combout => \recop|impl_control_unit|rf_sel_in_signal[2]~3_combout\);

-- Location: LABCELL_X50_Y25_N9
\recop|impl_control_unit|rf_sel_in_signal[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|rf_sel_in_signal[2]~0_combout\ = ( \recop|impl_datapath|impl_ir|opcode_signal\(0) & ( (\recop|impl_datapath|impl_ir|opcode_signal\(2) & !\recop|impl_datapath|impl_ir|opcode_signal\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(2),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(4),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(0),
	combout => \recop|impl_control_unit|rf_sel_in_signal[2]~0_combout\);

-- Location: LABCELL_X50_Y25_N54
\recop|impl_control_unit|rf_sel_in_signal[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|rf_sel_in_signal[2]~5_combout\ = ( !\recop|impl_control_unit|rf_sel_in_signal[2]~3_combout\ & ( !\recop|impl_control_unit|rf_sel_in_signal[2]~0_combout\ & ( (!\recop|impl_control_unit|rf_sel_in_signal[2]~2_combout\ & 
-- (!\recop|impl_control_unit|rf_sel_in_signal[2]~1_combout\ & (!\KEY[0]~input_o\ & \recop|impl_control_unit|rf_sel_in_signal[2]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_rf_sel_in_signal[2]~2_combout\,
	datab => \recop|impl_control_unit|ALT_INV_rf_sel_in_signal[2]~1_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \recop|impl_control_unit|ALT_INV_rf_sel_in_signal[2]~4_combout\,
	datae => \recop|impl_control_unit|ALT_INV_rf_sel_in_signal[2]~3_combout\,
	dataf => \recop|impl_control_unit|ALT_INV_rf_sel_in_signal[2]~0_combout\,
	combout => \recop|impl_control_unit|rf_sel_in_signal[2]~5_combout\);

-- Location: FF_X50_Y25_N41
\recop|impl_control_unit|rf_sel_in_signal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_control_unit|Selector12~0_combout\,
	ena => \recop|impl_control_unit|rf_sel_in_signal[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|rf_sel_in_signal\(0));

-- Location: LABCELL_X53_Y22_N27
\recop|impl_datapath|data_mem_in_data[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_data[0]~3_combout\ = ( \recop|impl_datapath|impl_rf|Mux47~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_in_signal\(1) & ((!\recop|impl_control_unit|dm_sel_in_signal\(0) & 
-- (\recop|impl_datapath|impl_ir|operand_signal\(0))) # (\recop|impl_control_unit|dm_sel_in_signal\(0) & ((\recop|impl_datapath|impl_pc|pc_out_signal[0]~DUPLICATE_q\))))) # (\recop|impl_control_unit|dm_sel_in_signal\(1) & 
-- (((!\recop|impl_control_unit|dm_sel_in_signal\(0))))) ) ) # ( !\recop|impl_datapath|impl_rf|Mux47~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_in_signal\(1) & ((!\recop|impl_control_unit|dm_sel_in_signal\(0) & 
-- (\recop|impl_datapath|impl_ir|operand_signal\(0))) # (\recop|impl_control_unit|dm_sel_in_signal\(0) & ((\recop|impl_datapath|impl_pc|pc_out_signal[0]~DUPLICATE_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011000001011111001100000101111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(0),
	datab => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[0]~DUPLICATE_q\,
	datac => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(1),
	datad => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(0),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux47~4_combout\,
	combout => \recop|impl_datapath|data_mem_in_data[0]~3_combout\);

-- Location: LABCELL_X50_Y25_N45
\recop|impl_control_unit|dm_sel_addr_signal[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|dm_sel_addr_signal[1]~0_combout\ = ( \recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_ir|opcode_signal\(6) & ((!\recop|impl_datapath|impl_ir|opcode_signal\(2)) # 
-- (\recop|impl_datapath|impl_ir|opcode_signal\(1)))) ) ) # ( !\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(1) & (!\recop|impl_datapath|impl_ir|opcode_signal\(2) & 
-- ((\recop|impl_control_unit|dm_sel_addr_signal\(1))))) # (\recop|impl_datapath|impl_ir|opcode_signal\(1) & (((\recop|impl_control_unit|dm_sel_addr_signal\(1)) # (\recop|impl_datapath|impl_ir|opcode_signal\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111011101000001011101110100001101000011010000110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(1),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(2),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(6),
	datad => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(1),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal[7]~DUPLICATE_q\,
	combout => \recop|impl_control_unit|dm_sel_addr_signal[1]~0_combout\);

-- Location: FF_X50_Y25_N47
\recop|impl_control_unit|dm_sel_addr_signal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_control_unit|dm_sel_addr_signal[1]~0_combout\,
	ena => \recop|impl_control_unit|dm_sel_addr_signal[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|dm_sel_addr_signal\(1));

-- Location: FF_X52_Y21_N46
\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_ir|rx_signal[1]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\);

-- Location: FF_X48_Y21_N38
\recop|impl_datapath|fetch_inst_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sclr => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_3~q\,
	sload => VCC,
	ena => \recop|impl_datapath|fetch_inst_2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_2\(2));

-- Location: LABCELL_X48_Y21_N18
\recop|impl_datapath|impl_ir|operand_signal[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_ir|operand_signal[2]~feeder_combout\ = ( \recop|impl_datapath|fetch_inst_2\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|ALT_INV_fetch_inst_2\(2),
	combout => \recop|impl_datapath|impl_ir|operand_signal[2]~feeder_combout\);

-- Location: FF_X48_Y21_N19
\recop|impl_datapath|impl_ir|operand_signal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_ir|operand_signal[2]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|operand_signal\(2));

-- Location: MLABCELL_X47_Y23_N51
\recop|impl_control_unit|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Mux16~1_combout\ = ( \recop|impl_datapath|impl_ir|opcode_signal\(2) & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(0) & !\recop|impl_datapath|impl_ir|opcode_signal\(1)) ) ) # ( !\recop|impl_datapath|impl_ir|opcode_signal\(2) & 
-- ( (!\recop|impl_datapath|impl_ir|opcode_signal\(0) & ((!\recop|impl_datapath|impl_ir|opcode_signal\(1)))) # (\recop|impl_datapath|impl_ir|opcode_signal\(0) & (!\recop|impl_datapath|impl_ir|opcode_signal\(3) & 
-- \recop|impl_datapath|impl_ir|opcode_signal\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001100111100000000110011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(3),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(0),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(1),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(2),
	combout => \recop|impl_control_unit|Mux16~1_combout\);

-- Location: MLABCELL_X47_Y23_N45
\recop|impl_control_unit|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Mux16~0_combout\ = ( \recop|impl_datapath|impl_ir|opcode_signal\(2) & ( (\recop|impl_datapath|impl_ir|opcode_signal\(1) & (!\recop|impl_datapath|impl_ir|opcode_signal\(3) & \recop|impl_datapath|impl_ir|opcode_signal\(0))) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|opcode_signal\(2) & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(1) & (\recop|impl_datapath|impl_ir|opcode_signal\(3) & !\recop|impl_datapath|impl_ir|opcode_signal\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(1),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(3),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(0),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(2),
	combout => \recop|impl_control_unit|Mux16~0_combout\);

-- Location: MLABCELL_X47_Y23_N30
\recop|impl_control_unit|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Selector7~0_combout\ = ( \recop|impl_control_unit|state.T3~q\ & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(5) & (!\recop|impl_datapath|impl_ir|opcode_signal\(4) & (\recop|impl_control_unit|Mux16~1_combout\))) # 
-- (\recop|impl_datapath|impl_ir|opcode_signal\(5) & (\recop|impl_datapath|impl_ir|opcode_signal\(4) & ((\recop|impl_control_unit|Mux16~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000110010000100000011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(5),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(4),
	datac => \recop|impl_control_unit|ALT_INV_Mux16~1_combout\,
	datad => \recop|impl_control_unit|ALT_INV_Mux16~0_combout\,
	dataf => \recop|impl_control_unit|ALT_INV_state.T3~q\,
	combout => \recop|impl_control_unit|Selector7~0_combout\);

-- Location: FF_X47_Y23_N11
\recop|impl_control_unit|rf_write_signal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_control_unit|Selector7~1_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|rf_write_signal~q\);

-- Location: MLABCELL_X47_Y23_N9
\recop|impl_control_unit|Selector7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Selector7~1_combout\ = ( \recop|impl_control_unit|state.T1~q\ & ( (\recop|impl_control_unit|rf_write_signal~q\) # (\recop|impl_control_unit|Selector7~0_combout\) ) ) # ( !\recop|impl_control_unit|state.T1~q\ & ( 
-- ((\recop|impl_control_unit|rf_write_signal~q\ & ((\recop|impl_control_unit|state.T2~q\) # (\recop|impl_control_unit|state.T3~q\)))) # (\recop|impl_control_unit|Selector7~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101111111001100110111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_state.T3~q\,
	datab => \recop|impl_control_unit|ALT_INV_Selector7~0_combout\,
	datac => \recop|impl_control_unit|ALT_INV_state.T2~q\,
	datad => \recop|impl_control_unit|ALT_INV_rf_write_signal~q\,
	dataf => \recop|impl_control_unit|ALT_INV_state.T1~q\,
	combout => \recop|impl_control_unit|Selector7~1_combout\);

-- Location: FF_X47_Y23_N10
\recop|impl_control_unit|rf_write_signal~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_control_unit|Selector7~1_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\);

-- Location: LABCELL_X50_Y25_N21
\recop|impl_control_unit|Selector1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Selector1~1_combout\ = ( \recop|impl_datapath|impl_ir|opcode_signal\(4) & ( \recop|impl_datapath|impl_ir|opcode_signal\(5) & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(0) & (!\recop|impl_datapath|impl_ir|opcode_signal\(2) & 
-- (!\recop|impl_datapath|impl_ir|opcode_signal\(1) & \recop|impl_datapath|impl_ir|opcode_signal\(3)))) ) ) ) # ( !\recop|impl_datapath|impl_ir|opcode_signal\(4) & ( !\recop|impl_datapath|impl_ir|opcode_signal\(5) & ( 
-- (!\recop|impl_datapath|impl_ir|opcode_signal\(0) & (!\recop|impl_datapath|impl_ir|opcode_signal\(1) & ((\recop|impl_datapath|impl_ir|opcode_signal\(3)) # (\recop|impl_datapath|impl_ir|opcode_signal\(2))))) # (\recop|impl_datapath|impl_ir|opcode_signal\(0) 
-- & (!\recop|impl_datapath|impl_ir|opcode_signal\(2) & (\recop|impl_datapath|impl_ir|opcode_signal\(1) & !\recop|impl_datapath|impl_ir|opcode_signal\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010010100000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(0),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(2),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(1),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(3),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(4),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(5),
	combout => \recop|impl_control_unit|Selector1~1_combout\);

-- Location: LABCELL_X51_Y26_N39
\recop|impl_control_unit|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Mux6~0_combout\ = ( !\recop|impl_control_unit|Selector1~1_combout\ & ( \recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal[7]~DUPLICATE_q\,
	dataf => \recop|impl_control_unit|ALT_INV_Selector1~1_combout\,
	combout => \recop|impl_control_unit|Mux6~0_combout\);

-- Location: FF_X51_Y26_N41
\recop|impl_control_unit|alu_sel_op1_signal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_control_unit|Mux6~0_combout\,
	ena => \recop|impl_control_unit|dm_sel_in_signal[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|alu_sel_op1_signal\(1));

-- Location: LABCELL_X51_Y26_N12
\recop|impl_control_unit|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Mux2~0_combout\ = ( \recop|impl_datapath|impl_ir|opcode_signal\(0) & ( \recop|impl_datapath|impl_ir|opcode_signal\(1) & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(3) & !\recop|impl_datapath|impl_ir|opcode_signal\(2)) ) ) ) # 
-- ( !\recop|impl_datapath|impl_ir|opcode_signal\(0) & ( !\recop|impl_datapath|impl_ir|opcode_signal\(1) & ( \recop|impl_datapath|impl_ir|opcode_signal\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(3),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(2),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(0),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(1),
	combout => \recop|impl_control_unit|Mux2~0_combout\);

-- Location: LABCELL_X51_Y26_N18
\recop|impl_control_unit|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Selector3~0_combout\ = ( \recop|impl_datapath|impl_ir|opcode_signal\(4) & ( \recop|impl_control_unit|state.T2~q\ & ( (\recop|impl_control_unit|alu_operation_signal\(0) & \recop|impl_control_unit|state.T1~q\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|opcode_signal\(4) & ( \recop|impl_control_unit|state.T2~q\ & ( (!\recop|impl_control_unit|alu_operation_signal\(0) & (!\recop|impl_datapath|impl_ir|opcode_signal\(5) & ((\recop|impl_control_unit|Mux2~0_combout\)))) # 
-- (\recop|impl_control_unit|alu_operation_signal\(0) & (((!\recop|impl_datapath|impl_ir|opcode_signal\(5) & \recop|impl_control_unit|Mux2~0_combout\)) # (\recop|impl_control_unit|state.T1~q\))) ) ) ) # ( \recop|impl_datapath|impl_ir|opcode_signal\(4) & ( 
-- !\recop|impl_control_unit|state.T2~q\ & ( (\recop|impl_control_unit|alu_operation_signal\(0) & \recop|impl_control_unit|state.T1~q\) ) ) ) # ( !\recop|impl_datapath|impl_ir|opcode_signal\(4) & ( !\recop|impl_control_unit|state.T2~q\ & ( 
-- (\recop|impl_control_unit|alu_operation_signal\(0) & \recop|impl_control_unit|state.T1~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101110011010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(0),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(5),
	datac => \recop|impl_control_unit|ALT_INV_state.T1~q\,
	datad => \recop|impl_control_unit|ALT_INV_Mux2~0_combout\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(4),
	dataf => \recop|impl_control_unit|ALT_INV_state.T2~q\,
	combout => \recop|impl_control_unit|Selector3~0_combout\);

-- Location: FF_X52_Y23_N56
\recop|impl_control_unit|alu_operation_signal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_control_unit|Selector3~0_combout\,
	sload => VCC,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|alu_operation_signal\(0));

-- Location: FF_X56_Y21_N49
\recop|impl_datapath|impl_ir|rx_signal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_1\(3),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|rx_signal\(3));

-- Location: FF_X46_Y21_N35
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|prog_mem_in\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(2));

-- Location: MLABCELL_X47_Y21_N0
\recop|impl_datapath|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|Add0~5_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \recop|impl_datapath|Add0~6\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \recop|impl_datapath|Add0~5_sumout\,
	cout => \recop|impl_datapath|Add0~6\);

-- Location: MLABCELL_X47_Y21_N3
\recop|impl_datapath|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|Add0~9_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal\(1) ) + ( GND ) + ( \recop|impl_datapath|Add0~6\ ))
-- \recop|impl_datapath|Add0~10\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal\(1) ) + ( GND ) + ( \recop|impl_datapath|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(1),
	cin => \recop|impl_datapath|Add0~6\,
	sumout => \recop|impl_datapath|Add0~9_sumout\,
	cout => \recop|impl_datapath|Add0~10\);

-- Location: MLABCELL_X47_Y21_N6
\recop|impl_datapath|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|Add0~13_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal[2]~DUPLICATE_q\ ) + ( GND ) + ( \recop|impl_datapath|Add0~10\ ))
-- \recop|impl_datapath|Add0~14\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal[2]~DUPLICATE_q\ ) + ( GND ) + ( \recop|impl_datapath|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[2]~DUPLICATE_q\,
	cin => \recop|impl_datapath|Add0~10\,
	sumout => \recop|impl_datapath|Add0~13_sumout\,
	cout => \recop|impl_datapath|Add0~14\);

-- Location: MLABCELL_X47_Y21_N9
\recop|impl_datapath|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|Add0~1_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal\(3) ) + ( GND ) + ( \recop|impl_datapath|Add0~14\ ))
-- \recop|impl_datapath|Add0~2\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal\(3) ) + ( GND ) + ( \recop|impl_datapath|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(3),
	cin => \recop|impl_datapath|Add0~14\,
	sumout => \recop|impl_datapath|Add0~1_sumout\,
	cout => \recop|impl_datapath|Add0~2\);

-- Location: MLABCELL_X47_Y21_N12
\recop|impl_datapath|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|Add0~17_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal[4]~DUPLICATE_q\ ) + ( GND ) + ( \recop|impl_datapath|Add0~2\ ))
-- \recop|impl_datapath|Add0~18\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal[4]~DUPLICATE_q\ ) + ( GND ) + ( \recop|impl_datapath|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[4]~DUPLICATE_q\,
	cin => \recop|impl_datapath|Add0~2\,
	sumout => \recop|impl_datapath|Add0~17_sumout\,
	cout => \recop|impl_datapath|Add0~18\);

-- Location: MLABCELL_X47_Y21_N15
\recop|impl_datapath|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|Add0~21_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal\(5) ) + ( GND ) + ( \recop|impl_datapath|Add0~18\ ))
-- \recop|impl_datapath|Add0~22\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal\(5) ) + ( GND ) + ( \recop|impl_datapath|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(5),
	cin => \recop|impl_datapath|Add0~18\,
	sumout => \recop|impl_datapath|Add0~21_sumout\,
	cout => \recop|impl_datapath|Add0~22\);

-- Location: MLABCELL_X47_Y21_N18
\recop|impl_datapath|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|Add0~25_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal\(6) ) + ( GND ) + ( \recop|impl_datapath|Add0~22\ ))
-- \recop|impl_datapath|Add0~26\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal\(6) ) + ( GND ) + ( \recop|impl_datapath|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(6),
	cin => \recop|impl_datapath|Add0~22\,
	sumout => \recop|impl_datapath|Add0~25_sumout\,
	cout => \recop|impl_datapath|Add0~26\);

-- Location: MLABCELL_X47_Y21_N21
\recop|impl_datapath|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|Add0~29_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal[7]~DUPLICATE_q\ ) + ( GND ) + ( \recop|impl_datapath|Add0~26\ ))
-- \recop|impl_datapath|Add0~30\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal[7]~DUPLICATE_q\ ) + ( GND ) + ( \recop|impl_datapath|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[7]~DUPLICATE_q\,
	cin => \recop|impl_datapath|Add0~26\,
	sumout => \recop|impl_datapath|Add0~29_sumout\,
	cout => \recop|impl_datapath|Add0~30\);

-- Location: MLABCELL_X47_Y21_N24
\recop|impl_datapath|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|Add0~33_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal\(8) ) + ( GND ) + ( \recop|impl_datapath|Add0~30\ ))
-- \recop|impl_datapath|Add0~34\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal\(8) ) + ( GND ) + ( \recop|impl_datapath|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(8),
	cin => \recop|impl_datapath|Add0~30\,
	sumout => \recop|impl_datapath|Add0~33_sumout\,
	cout => \recop|impl_datapath|Add0~34\);

-- Location: MLABCELL_X47_Y21_N27
\recop|impl_datapath|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|Add0~37_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal\(9) ) + ( GND ) + ( \recop|impl_datapath|Add0~34\ ))
-- \recop|impl_datapath|Add0~38\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal\(9) ) + ( GND ) + ( \recop|impl_datapath|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(9),
	cin => \recop|impl_datapath|Add0~34\,
	sumout => \recop|impl_datapath|Add0~37_sumout\,
	cout => \recop|impl_datapath|Add0~38\);

-- Location: MLABCELL_X47_Y21_N30
\recop|impl_datapath|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|Add0~41_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal\(10) ) + ( GND ) + ( \recop|impl_datapath|Add0~38\ ))
-- \recop|impl_datapath|Add0~42\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal\(10) ) + ( GND ) + ( \recop|impl_datapath|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(10),
	cin => \recop|impl_datapath|Add0~38\,
	sumout => \recop|impl_datapath|Add0~41_sumout\,
	cout => \recop|impl_datapath|Add0~42\);

-- Location: MLABCELL_X47_Y21_N33
\recop|impl_datapath|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|Add0~45_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal\(11) ) + ( GND ) + ( \recop|impl_datapath|Add0~42\ ))
-- \recop|impl_datapath|Add0~46\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal\(11) ) + ( GND ) + ( \recop|impl_datapath|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(11),
	cin => \recop|impl_datapath|Add0~42\,
	sumout => \recop|impl_datapath|Add0~45_sumout\,
	cout => \recop|impl_datapath|Add0~46\);

-- Location: MLABCELL_X47_Y21_N57
\recop|impl_datapath|prog_mem_in[14]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|prog_mem_in[14]~0_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ & ( (!\recop|impl_datapath|fetch_state.FETCH_3~q\ & (!\KEY[0]~input_o\ & (!\recop|impl_datapath|fetch_state.FETCH_2~q\ & 
-- \recop|impl_datapath|fetch_state.IDLE~DUPLICATE_q\))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ & ( (!\recop|impl_datapath|fetch_state.FETCH_3~q\ & (!\KEY[0]~input_o\ & \recop|impl_datapath|fetch_state.IDLE~DUPLICATE_q\)) ) ) ) # ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ & ( 
-- (!\recop|impl_datapath|fetch_state.FETCH_3~q\ & (!\KEY[0]~input_o\ & \recop|impl_datapath|fetch_state.IDLE~DUPLICATE_q\)) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ & ( (!\recop|impl_datapath|fetch_state.FETCH_3~q\ & (!\KEY[0]~input_o\ & (!\recop|impl_datapath|fetch_state.FETCH_2~q\ & 
-- \recop|impl_datapath|fetch_state.IDLE~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000100000000000100010000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_3~q\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_2~q\,
	datad => \recop|impl_datapath|ALT_INV_fetch_state.IDLE~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~2_combout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~2_combout\,
	combout => \recop|impl_datapath|prog_mem_in[14]~0_combout\);

-- Location: FF_X47_Y21_N35
\recop|impl_datapath|prog_mem_in[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|Add0~45_sumout\,
	asdata => \recop|impl_datapath|impl_pc|pc_out_signal\(11),
	sload => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_2~q\,
	ena => \recop|impl_datapath|prog_mem_in[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|prog_mem_in\(11));

-- Location: M10K_X38_Y21_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00A22",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y21_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y23_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y21_N15
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\ = ( !\recop|impl_datapath|prog_mem_in\(14) & ( \recop|impl_datapath|prog_mem_in\(13) & ( \recop|impl_datapath|prog_mem_in\(12) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|ALT_INV_prog_mem_in\(12),
	datae => \recop|impl_datapath|ALT_INV_prog_mem_in\(14),
	dataf => \recop|impl_datapath|ALT_INV_prog_mem_in\(13),
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\);

-- Location: M10K_X41_Y24_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y21_N21
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a55~portadataout\ & ( ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a7~portadataout\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a39~portadataout\)))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a55~portadataout\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a7~portadataout\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a39~portadataout\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a55~portadataout\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a7~portadataout\)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a39~portadataout\)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a55~portadataout\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a7~portadataout\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a39~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\);

-- Location: M10K_X49_Y20_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a103\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y21_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y17_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y19_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a119\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y21_N30
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a71~portadataout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a119~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a87~portadataout\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a103~portadataout\)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a71~portadataout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a119~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a87~portadataout\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a103~portadataout\)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a71~portadataout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a119~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a87~portadataout\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a103~portadataout\))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a71~portadataout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a119~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a87~portadataout\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a103~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X46_Y21_N18
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ & ( 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\);

-- Location: FF_X46_Y21_N19
\recop|impl_datapath|fetch_inst_1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|fetch_state.FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_1\(7));

-- Location: FF_X56_Y21_N31
\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_1\(7),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\);

-- Location: M10K_X49_Y15_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y13_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC108C2",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y11_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y15_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y18_N54
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a20\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a52\ & ( ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a4\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a36\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a20\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a52\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a4\)))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a36\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a20\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a52\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a4\)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a36\))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a20\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a52\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a4\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a36\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a36\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a4\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a20\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a52\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\);

-- Location: M10K_X58_Y18_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y10_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a114\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y17_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y18_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a98\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y18_N42
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a84\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a100\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a68\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a116\)))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a84\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a100\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a68\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a116\)))) ) ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a84\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a100\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a68\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a116\)))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a84\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a100\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a68\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a116\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a68\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a116\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a84\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a100\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X48_Y18_N33
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) ) # ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\);

-- Location: FF_X48_Y18_N35
\recop|impl_datapath|fetch_inst_1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|fetch_state.FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_1\(4));

-- Location: LABCELL_X56_Y21_N6
\recop|impl_datapath|impl_ir|rz_signal[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_ir|rz_signal[0]~feeder_combout\ = ( \recop|impl_datapath|fetch_inst_1\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|ALT_INV_fetch_inst_1\(4),
	combout => \recop|impl_datapath|impl_ir|rz_signal[0]~feeder_combout\);

-- Location: FF_X56_Y21_N7
\recop|impl_datapath|impl_ir|rz_signal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_ir|rz_signal[0]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|rz_signal\(0));

-- Location: FF_X47_Y19_N43
\recop|impl_datapath|fetch_inst_1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|fetch_state.FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_1\(6));

-- Location: FF_X56_Y21_N19
\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_1\(6),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\);

-- Location: FF_X48_Y21_N55
\recop|impl_datapath|fetch_inst_1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|fetch_state.FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_1\(5));

-- Location: FF_X51_Y22_N44
\recop|impl_datapath|impl_ir|rz_signal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_1\(5),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|rz_signal\(1));

-- Location: LABCELL_X57_Y20_N48
\recop|impl_datapath|impl_rf|regs[3][3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[3][3]~3_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal\(1) & ( \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_ir|rz_signal\(0) & !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(1),
	dataf => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|regs[3][3]~3_combout\);

-- Location: FF_X50_Y19_N29
\recop|impl_datapath|impl_rf|regs[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux13~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[3][3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[3][2]~q\);

-- Location: FF_X56_Y21_N8
\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_ir|rz_signal[0]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\);

-- Location: LABCELL_X50_Y24_N48
\recop|impl_datapath|impl_rf|regs[2][3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[2][3]~2_combout\ = ( !\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(1) & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- (\recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ & !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	datab => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(1),
	combout => \recop|impl_datapath|impl_rf|regs[2][3]~2_combout\);

-- Location: FF_X51_Y19_N37
\recop|impl_datapath|impl_rf|regs[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux13~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[2][3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[2][2]~q\);

-- Location: FF_X56_Y21_N20
\recop|impl_datapath|impl_ir|rz_signal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_1\(6),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|rz_signal\(2));

-- Location: FF_X56_Y21_N32
\recop|impl_datapath|impl_ir|rz_signal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_1\(7),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|rz_signal\(3));

-- Location: LABCELL_X57_Y20_N30
\recop|impl_datapath|impl_rf|regs[1][3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[1][3]~1_combout\ = ( !\recop|impl_datapath|impl_ir|rz_signal\(1) & ( (!\recop|impl_datapath|impl_ir|rz_signal\(2) & (!\recop|impl_datapath|impl_ir|rz_signal\(3) & (\recop|impl_datapath|impl_ir|rz_signal\(0) & 
-- \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(2),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(3),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	datad => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(1),
	combout => \recop|impl_datapath|impl_rf|regs[1][3]~1_combout\);

-- Location: FF_X51_Y19_N56
\recop|impl_datapath|impl_rf|regs[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux13~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[1][2]~q\);

-- Location: LABCELL_X51_Y19_N45
\recop|impl_datapath|impl_rf|Mux45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux45~0_combout\ = ( \recop|impl_datapath|impl_ir|rx_signal\(1) & ( \recop|impl_datapath|impl_ir|rx_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[3][2]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal\(1) & ( 
-- \recop|impl_datapath|impl_ir|rx_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[1][2]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rx_signal\(1) & ( !\recop|impl_datapath|impl_ir|rx_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[2][2]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rx_signal\(1) & ( !\recop|impl_datapath|impl_ir|rx_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[0][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][2]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][2]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][2]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][2]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	combout => \recop|impl_datapath|impl_rf|Mux45~0_combout\);

-- Location: FF_X51_Y22_N43
\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_1\(5),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\);

-- Location: LABCELL_X55_Y21_N3
\recop|impl_datapath|impl_rf|regs[5][3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[5][3]~5_combout\ = ( \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_ir|rz_signal\(2) & !\recop|impl_datapath|impl_ir|rz_signal\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(2),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(3),
	dataf => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|regs[5][3]~5_combout\);

-- Location: FF_X50_Y19_N5
\recop|impl_datapath|impl_rf|regs[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux13~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[5][3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[5][2]~q\);

-- Location: LABCELL_X57_Y20_N45
\recop|impl_datapath|impl_rf|regs[6][3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[6][3]~6_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal\(1) & ( \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & !\recop|impl_datapath|impl_ir|rz_signal\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(1),
	dataf => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|regs[6][3]~6_combout\);

-- Location: FF_X50_Y21_N44
\recop|impl_datapath|impl_rf|regs[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux13~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[6][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[6][2]~q\);

-- Location: LABCELL_X55_Y21_N48
\recop|impl_datapath|impl_rf|regs[4][3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[4][3]~4_combout\ = ( \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_ir|rz_signal\(2) & 
-- (!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & !\recop|impl_datapath|impl_ir|rz_signal\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(2),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(3),
	dataf => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|regs[4][3]~4_combout\);

-- Location: FF_X50_Y21_N41
\recop|impl_datapath|impl_rf|regs[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux13~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[4][3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[4][2]~q\);

-- Location: LABCELL_X55_Y21_N30
\recop|impl_datapath|impl_rf|regs[7][3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[7][3]~7_combout\ = ( \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(3) & (\recop|impl_datapath|impl_ir|rz_signal\(2) & 
-- (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & \recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(3),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(2),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\,
	dataf => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|regs[7][3]~7_combout\);

-- Location: FF_X50_Y21_N14
\recop|impl_datapath|impl_rf|regs[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux13~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[7][2]~q\);

-- Location: LABCELL_X51_Y19_N15
\recop|impl_datapath|impl_rf|Mux45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux45~1_combout\ = ( \recop|impl_datapath|impl_rf|regs[4][2]~q\ & ( \recop|impl_datapath|impl_rf|regs[7][2]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & (((!\recop|impl_datapath|impl_ir|rx_signal\(0))) # 
-- (\recop|impl_datapath|impl_rf|regs[5][2]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & (((\recop|impl_datapath|impl_ir|rx_signal\(0)) # (\recop|impl_datapath|impl_rf|regs[6][2]~q\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[4][2]~q\ & ( 
-- \recop|impl_datapath|impl_rf|regs[7][2]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & (\recop|impl_datapath|impl_rf|regs[5][2]~q\ & ((\recop|impl_datapath|impl_ir|rx_signal\(0))))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & 
-- (((\recop|impl_datapath|impl_ir|rx_signal\(0)) # (\recop|impl_datapath|impl_rf|regs[6][2]~q\)))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[4][2]~q\ & ( !\recop|impl_datapath|impl_rf|regs[7][2]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & 
-- (((!\recop|impl_datapath|impl_ir|rx_signal\(0))) # (\recop|impl_datapath|impl_rf|regs[5][2]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & (((\recop|impl_datapath|impl_rf|regs[6][2]~q\ & !\recop|impl_datapath|impl_ir|rx_signal\(0))))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[4][2]~q\ & ( !\recop|impl_datapath|impl_rf|regs[7][2]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & (\recop|impl_datapath|impl_rf|regs[5][2]~q\ & ((\recop|impl_datapath|impl_ir|rx_signal\(0))))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(1) & (((\recop|impl_datapath|impl_rf|regs[6][2]~q\ & !\recop|impl_datapath|impl_ir|rx_signal\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][2]~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][2]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][2]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][2]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux45~1_combout\);

-- Location: LABCELL_X57_Y20_N6
\recop|impl_datapath|impl_rf|regs[10][3]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[10][3]~10_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal\(1) & ( \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & !\recop|impl_datapath|impl_ir|rz_signal\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(1),
	dataf => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|regs[10][3]~10_combout\);

-- Location: FF_X52_Y19_N50
\recop|impl_datapath|impl_rf|regs[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux13~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[10][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[10][2]~q\);

-- Location: LABCELL_X50_Y23_N9
\recop|impl_datapath|impl_rf|regs[11][3]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[11][3]~11_combout\ = ( !\recop|impl_datapath|impl_ir|rz_signal\(2) & ( (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_ir|rz_signal\(0) & (\recop|impl_datapath|impl_ir|rz_signal\(1) & 
-- \recop|impl_control_unit|rf_write_signal~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(1),
	datad => \recop|impl_control_unit|ALT_INV_rf_write_signal~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(2),
	combout => \recop|impl_datapath|impl_rf|regs[11][3]~11_combout\);

-- Location: FF_X52_Y19_N44
\recop|impl_datapath|impl_rf|regs[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux13~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[11][3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[11][2]~q\);

-- Location: LABCELL_X53_Y19_N33
\recop|impl_datapath|impl_rf|regs[9][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[9][2]~feeder_combout\ = \recop|impl_datapath|impl_rf|Mux13~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux13~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[9][2]~feeder_combout\);

-- Location: LABCELL_X57_Y20_N3
\recop|impl_datapath|impl_rf|regs[9][3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[9][3]~9_combout\ = ( !\recop|impl_datapath|impl_ir|rz_signal\(1) & ( (\recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ & (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_ir|rz_signal\(3) & \recop|impl_datapath|impl_ir|rz_signal\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(3),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(1),
	combout => \recop|impl_datapath|impl_rf|regs[9][3]~9_combout\);

-- Location: FF_X53_Y19_N35
\recop|impl_datapath|impl_rf|regs[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[9][2]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[9][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[9][2]~q\);

-- Location: LABCELL_X57_Y22_N45
\recop|impl_datapath|impl_rf|regs[8][3]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[8][3]~8_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( (\recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ & (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- (!\recop|impl_datapath|impl_ir|rz_signal\(1) & !\recop|impl_datapath|impl_ir|rz_signal\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(1),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|regs[8][3]~8_combout\);

-- Location: FF_X53_Y19_N37
\recop|impl_datapath|impl_rf|regs[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux13~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[8][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[8][2]~q\);

-- Location: MLABCELL_X52_Y19_N15
\recop|impl_datapath|impl_rf|Mux45~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux45~2_combout\ = ( \recop|impl_datapath|impl_ir|rx_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[8][2]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & ((\recop|impl_datapath|impl_rf|regs[9][2]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(1) & (\recop|impl_datapath|impl_rf|regs[11][2]~q\)) ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[8][2]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1)) # 
-- (\recop|impl_datapath|impl_rf|regs[10][2]~q\) ) ) ) # ( \recop|impl_datapath|impl_ir|rx_signal\(0) & ( !\recop|impl_datapath|impl_rf|regs[8][2]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & ((\recop|impl_datapath|impl_rf|regs[9][2]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(1) & (\recop|impl_datapath|impl_rf|regs[11][2]~q\)) ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal\(0) & ( !\recop|impl_datapath|impl_rf|regs[8][2]~q\ & ( (\recop|impl_datapath|impl_rf|regs[10][2]~q\ & 
-- \recop|impl_datapath|impl_ir|rx_signal\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][2]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][2]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][2]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][2]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux45~2_combout\);

-- Location: LABCELL_X57_Y20_N39
\recop|impl_datapath|impl_rf|regs[14][3]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[14][3]~14_combout\ = ( \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(0) & (\recop|impl_datapath|impl_ir|rz_signal\(3) & (\recop|impl_datapath|impl_ir|rz_signal\(1) & 
-- \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(3),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(1),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	dataf => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|regs[14][3]~14_combout\);

-- Location: FF_X52_Y20_N29
\recop|impl_datapath|impl_rf|regs[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux13~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[14][3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[14][2]~q\);

-- Location: LABCELL_X55_Y21_N0
\recop|impl_datapath|impl_rf|regs[12][3]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[12][3]~12_combout\ = ( \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_ir|rz_signal\(3) & \recop|impl_datapath|impl_ir|rz_signal\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(3),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(2),
	dataf => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|regs[12][3]~12_combout\);

-- Location: FF_X52_Y20_N8
\recop|impl_datapath|impl_rf|regs[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux13~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[12][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[12][2]~q\);

-- Location: LABCELL_X57_Y20_N36
\recop|impl_datapath|impl_rf|regs[13][3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[13][3]~13_combout\ = ( \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_ir|rz_signal\(0) & (\recop|impl_datapath|impl_ir|rz_signal\(3) & (\recop|impl_datapath|impl_ir|rz_signal\(2) & 
-- !\recop|impl_datapath|impl_ir|rz_signal\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(3),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(2),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(1),
	dataf => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|regs[13][3]~13_combout\);

-- Location: FF_X52_Y20_N44
\recop|impl_datapath|impl_rf|regs[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux13~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[13][3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[13][2]~q\);

-- Location: LABCELL_X50_Y24_N54
\recop|impl_datapath|impl_rf|regs[15][3]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[15][3]~15_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal\(1) & ( (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (\recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & \recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	datab => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(1),
	combout => \recop|impl_datapath|impl_rf|regs[15][3]~15_combout\);

-- Location: FF_X51_Y20_N17
\recop|impl_datapath|impl_rf|regs[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux13~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[15][3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[15][2]~q\);

-- Location: MLABCELL_X52_Y20_N45
\recop|impl_datapath|impl_rf|Mux45~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux45~3_combout\ = ( \recop|impl_datapath|impl_rf|regs[15][2]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal\(0) & ( (\recop|impl_datapath|impl_ir|rx_signal\(1)) # (\recop|impl_datapath|impl_rf|regs[13][2]~q\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[15][2]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal\(0) & ( (\recop|impl_datapath|impl_rf|regs[13][2]~q\ & !\recop|impl_datapath|impl_ir|rx_signal\(1)) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[15][2]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rx_signal\(0) & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & ((\recop|impl_datapath|impl_rf|regs[12][2]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & (\recop|impl_datapath|impl_rf|regs[14][2]~q\)) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[15][2]~q\ & ( !\recop|impl_datapath|impl_ir|rx_signal\(0) & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & ((\recop|impl_datapath|impl_rf|regs[12][2]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & 
-- (\recop|impl_datapath|impl_rf|regs[14][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][2]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][2]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][2]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][2]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	combout => \recop|impl_datapath|impl_rf|Mux45~3_combout\);

-- Location: LABCELL_X51_Y19_N30
\recop|impl_datapath|impl_rf|Mux45~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux45~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux45~2_combout\ & ( \recop|impl_datapath|impl_rf|Mux45~3_combout\ & ( ((!\recop|impl_datapath|impl_ir|rx_signal\(2) & (\recop|impl_datapath|impl_rf|Mux45~0_combout\)) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(2) & ((\recop|impl_datapath|impl_rf|Mux45~1_combout\)))) # (\recop|impl_datapath|impl_ir|rx_signal\(3)) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux45~2_combout\ & ( \recop|impl_datapath|impl_rf|Mux45~3_combout\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(3) & ((!\recop|impl_datapath|impl_ir|rx_signal\(2) & (\recop|impl_datapath|impl_rf|Mux45~0_combout\)) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & ((\recop|impl_datapath|impl_rf|Mux45~1_combout\))))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(3) & (((\recop|impl_datapath|impl_ir|rx_signal\(2))))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux45~2_combout\ & ( !\recop|impl_datapath|impl_rf|Mux45~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3) & 
-- ((!\recop|impl_datapath|impl_ir|rx_signal\(2) & (\recop|impl_datapath|impl_rf|Mux45~0_combout\)) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & ((\recop|impl_datapath|impl_rf|Mux45~1_combout\))))) # (\recop|impl_datapath|impl_ir|rx_signal\(3) & 
-- (((!\recop|impl_datapath|impl_ir|rx_signal\(2))))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux45~2_combout\ & ( !\recop|impl_datapath|impl_rf|Mux45~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3) & ((!\recop|impl_datapath|impl_ir|rx_signal\(2) 
-- & (\recop|impl_datapath|impl_rf|Mux45~0_combout\)) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & ((\recop|impl_datapath|impl_rf|Mux45~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux45~0_combout\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(2),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux45~1_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux45~2_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux45~3_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux45~4_combout\);

-- Location: MLABCELL_X52_Y25_N48
\recop|impl_control_unit|alu_sel_op2_signal~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|alu_sel_op2_signal~0_combout\ = ( !\recop|impl_datapath|impl_ir|opcode_signal\(2) & ( \recop|impl_datapath|impl_ir|opcode_signal\(4) & ( (\recop|impl_datapath|impl_ir|opcode_signal\(5) & 
-- (\recop|impl_datapath|impl_ir|opcode_signal\(3) & ((!\recop|impl_datapath|impl_ir|opcode_signal\(6)) # (\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\)))) ) ) ) # ( \recop|impl_datapath|impl_ir|opcode_signal\(2) & ( 
-- !\recop|impl_datapath|impl_ir|opcode_signal\(4) & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(5) & ((!\recop|impl_datapath|impl_ir|opcode_signal\(6)) # ((!\recop|impl_datapath|impl_ir|opcode_signal\(3)) # 
-- (\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\)))) ) ) ) # ( !\recop|impl_datapath|impl_ir|opcode_signal\(2) & ( !\recop|impl_datapath|impl_ir|opcode_signal\(4) & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(5) & 
-- (\recop|impl_datapath|impl_ir|opcode_signal\(3) & ((!\recop|impl_datapath|impl_ir|opcode_signal\(6)) # (\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110000111100001011000000000000000010110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(6),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal[7]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(5),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(3),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(2),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(4),
	combout => \recop|impl_control_unit|alu_sel_op2_signal~0_combout\);

-- Location: LABCELL_X50_Y25_N48
\recop|impl_control_unit|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Mux0~0_combout\ = ( !\recop|impl_datapath|impl_ir|opcode_signal\(1) & ( !\recop|impl_datapath|impl_ir|opcode_signal\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(0),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(1),
	combout => \recop|impl_control_unit|Mux0~0_combout\);

-- Location: LABCELL_X50_Y25_N18
\recop|impl_control_unit|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Mux8~0_combout\ = ( \recop|impl_datapath|impl_ir|opcode_signal\(4) & ( \recop|impl_datapath|impl_ir|opcode_signal\(5) & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(0) & (!\recop|impl_datapath|impl_ir|opcode_signal\(2) & 
-- (\recop|impl_datapath|impl_ir|opcode_signal\(3) & !\recop|impl_datapath|impl_ir|opcode_signal\(1)))) ) ) ) # ( !\recop|impl_datapath|impl_ir|opcode_signal\(4) & ( !\recop|impl_datapath|impl_ir|opcode_signal\(5) & ( 
-- (!\recop|impl_datapath|impl_ir|opcode_signal\(0) & (!\recop|impl_datapath|impl_ir|opcode_signal\(1) & ((\recop|impl_datapath|impl_ir|opcode_signal\(3)) # (\recop|impl_datapath|impl_ir|opcode_signal\(2))))) # (\recop|impl_datapath|impl_ir|opcode_signal\(0) 
-- & (!\recop|impl_datapath|impl_ir|opcode_signal\(2) & (!\recop|impl_datapath|impl_ir|opcode_signal\(3) & \recop|impl_datapath|impl_ir|opcode_signal\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101001000000000000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(0),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(2),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(3),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(1),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(4),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(5),
	combout => \recop|impl_control_unit|Mux8~0_combout\);

-- Location: MLABCELL_X52_Y25_N24
\recop|impl_control_unit|alu_sel_op2_signal~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|alu_sel_op2_signal~1_combout\ = ( \recop|impl_control_unit|alu_sel_op2_signal~q\ & ( \recop|impl_control_unit|Mux8~0_combout\ & ( (!\recop|impl_control_unit|state.T2~q\) # (((\recop|impl_control_unit|alu_sel_op2_signal~0_combout\ 
-- & \recop|impl_control_unit|Mux0~0_combout\)) # (\KEY[0]~input_o\)) ) ) ) # ( !\recop|impl_control_unit|alu_sel_op2_signal~q\ & ( \recop|impl_control_unit|Mux8~0_combout\ & ( (\recop|impl_control_unit|alu_sel_op2_signal~0_combout\ & 
-- (\recop|impl_control_unit|state.T2~q\ & (!\KEY[0]~input_o\ & \recop|impl_control_unit|Mux0~0_combout\))) ) ) ) # ( \recop|impl_control_unit|alu_sel_op2_signal~q\ & ( !\recop|impl_control_unit|Mux8~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000100001100111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_alu_sel_op2_signal~0_combout\,
	datab => \recop|impl_control_unit|ALT_INV_state.T2~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \recop|impl_control_unit|ALT_INV_Mux0~0_combout\,
	datae => \recop|impl_control_unit|ALT_INV_alu_sel_op2_signal~q\,
	dataf => \recop|impl_control_unit|ALT_INV_Mux8~0_combout\,
	combout => \recop|impl_control_unit|alu_sel_op2_signal~1_combout\);

-- Location: FF_X52_Y25_N26
\recop|impl_control_unit|alu_sel_op2_signal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_control_unit|alu_sel_op2_signal~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|alu_sel_op2_signal~q\);

-- Location: LABCELL_X51_Y19_N0
\recop|impl_datapath|impl_alu|operand_2[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|operand_2[2]~1_combout\ = ( \recop|impl_datapath|impl_rf|Mux61~4_combout\ & ( (\recop|impl_control_unit|alu_sel_op2_signal~q\) # (\recop|impl_datapath|impl_rf|Mux45~4_combout\) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux61~4_combout\ & ( (\recop|impl_datapath|impl_rf|Mux45~4_combout\ & !\recop|impl_control_unit|alu_sel_op2_signal~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux45~4_combout\,
	datac => \recop|impl_control_unit|ALT_INV_alu_sel_op2_signal~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux61~4_combout\,
	combout => \recop|impl_datapath|impl_alu|operand_2[2]~1_combout\);

-- Location: LABCELL_X51_Y26_N42
\recop|impl_control_unit|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Mux0~1_combout\ = ( \recop|impl_control_unit|Mux0~0_combout\ & ( (\recop|impl_datapath|impl_ir|opcode_signal\(3) & !\recop|impl_datapath|impl_ir|opcode_signal\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(3),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(2),
	dataf => \recop|impl_control_unit|ALT_INV_Mux0~0_combout\,
	combout => \recop|impl_control_unit|Mux0~1_combout\);

-- Location: LABCELL_X51_Y26_N0
\recop|impl_control_unit|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Mux7~0_combout\ = ( \recop|impl_datapath|impl_ir|opcode_signal\(0) & ( \recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(6) & 
-- (((!\recop|impl_datapath|impl_ir|opcode_signal\(1)) # (\recop|impl_datapath|impl_ir|opcode_signal\(3))) # (\recop|impl_datapath|impl_ir|opcode_signal\(2)))) ) ) ) # ( !\recop|impl_datapath|impl_ir|opcode_signal\(0) & ( 
-- \recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(1) & (((!\recop|impl_datapath|impl_ir|opcode_signal\(2) & !\recop|impl_datapath|impl_ir|opcode_signal\(6))) # 
-- (\recop|impl_datapath|impl_ir|opcode_signal\(3)))) # (\recop|impl_datapath|impl_ir|opcode_signal\(1) & (((!\recop|impl_datapath|impl_ir|opcode_signal\(6))))) ) ) ) # ( \recop|impl_datapath|impl_ir|opcode_signal\(0) & ( 
-- !\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(6) & (((!\recop|impl_datapath|impl_ir|opcode_signal\(1)) # (\recop|impl_datapath|impl_ir|opcode_signal\(3))) # 
-- (\recop|impl_datapath|impl_ir|opcode_signal\(2)))) ) ) ) # ( !\recop|impl_datapath|impl_ir|opcode_signal\(0) & ( !\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(6) & 
-- ((!\recop|impl_datapath|impl_ir|opcode_signal\(2)) # ((\recop|impl_datapath|impl_ir|opcode_signal\(1)) # (\recop|impl_datapath|impl_ir|opcode_signal\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000011110000111100000111000010110011111100001111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(2),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(3),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(6),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(1),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(0),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal[7]~DUPLICATE_q\,
	combout => \recop|impl_control_unit|Mux7~0_combout\);

-- Location: LABCELL_X50_Y26_N3
\recop|impl_control_unit|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Mux7~1_combout\ = ( \recop|impl_control_unit|Mux7~0_combout\ & ( \recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_ir|opcode_signal\(6) & ((!\recop|impl_datapath|impl_ir|opcode_signal\(4) & 
-- ((\recop|impl_datapath|impl_ir|opcode_signal\(5)))) # (\recop|impl_datapath|impl_ir|opcode_signal\(4) & ((!\recop|impl_control_unit|Mux0~1_combout\) # (!\recop|impl_datapath|impl_ir|opcode_signal\(5)))))) ) ) ) # ( 
-- !\recop|impl_control_unit|Mux7~0_combout\ & ( \recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(6) & (((!\recop|impl_datapath|impl_ir|opcode_signal\(4) & 
-- !\recop|impl_datapath|impl_ir|opcode_signal\(5))))) # (\recop|impl_datapath|impl_ir|opcode_signal\(6) & ((!\recop|impl_control_unit|Mux0~1_combout\) # ((!\recop|impl_datapath|impl_ir|opcode_signal\(4)) # 
-- (!\recop|impl_datapath|impl_ir|opcode_signal\(5))))) ) ) ) # ( \recop|impl_control_unit|Mux7~0_combout\ & ( !\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_ir|opcode_signal\(6) & 
-- ((\recop|impl_datapath|impl_ir|opcode_signal\(5)) # (\recop|impl_datapath|impl_ir|opcode_signal\(4)))) ) ) ) # ( !\recop|impl_control_unit|Mux7~0_combout\ & ( !\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ & ( 
-- ((!\recop|impl_datapath|impl_ir|opcode_signal\(4) & !\recop|impl_datapath|impl_ir|opcode_signal\(5))) # (\recop|impl_datapath|impl_ir|opcode_signal\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101010101000001010101010111110101010101000000010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(6),
	datab => \recop|impl_control_unit|ALT_INV_Mux0~1_combout\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(4),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(5),
	datae => \recop|impl_control_unit|ALT_INV_Mux7~0_combout\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal[7]~DUPLICATE_q\,
	combout => \recop|impl_control_unit|Mux7~1_combout\);

-- Location: FF_X50_Y26_N5
\recop|impl_control_unit|alu_sel_op1_signal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_control_unit|Mux7~1_combout\,
	ena => \recop|impl_control_unit|dm_sel_in_signal[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|alu_sel_op1_signal\(0));

-- Location: LABCELL_X50_Y23_N6
\recop|impl_datapath|impl_alu|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux13~0_combout\ = ( \recop|impl_datapath|impl_rf|Mux45~4_combout\ & ( (!\recop|impl_control_unit|alu_sel_op1_signal\(0)) # (\recop|impl_datapath|impl_ir|operand_signal\(2)) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux45~4_combout\ & ( (\recop|impl_control_unit|alu_sel_op1_signal\(0) & \recop|impl_datapath|impl_ir|operand_signal\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(0),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(2),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux45~4_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux13~0_combout\);

-- Location: FF_X56_Y21_N59
\recop|impl_datapath|impl_ir|operand_signal[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_2\(1),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|operand_signal[1]~DUPLICATE_q\);

-- Location: LABCELL_X56_Y21_N54
\recop|impl_datapath|impl_alu|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux14~0_combout\ = ( \recop|impl_control_unit|alu_sel_op1_signal\(0) & ( \recop|impl_datapath|impl_rf|Mux46~4_combout\ & ( \recop|impl_datapath|impl_ir|operand_signal[1]~DUPLICATE_q\ ) ) ) # ( 
-- !\recop|impl_control_unit|alu_sel_op1_signal\(0) & ( \recop|impl_datapath|impl_rf|Mux46~4_combout\ ) ) # ( \recop|impl_control_unit|alu_sel_op1_signal\(0) & ( !\recop|impl_datapath|impl_rf|Mux46~4_combout\ & ( 
-- \recop|impl_datapath|impl_ir|operand_signal[1]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal[1]~DUPLICATE_q\,
	datae => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(0),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux46~4_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux14~0_combout\);

-- Location: FF_X57_Y21_N26
\recop|impl_datapath|impl_rf|regs[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux14~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[11][3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[11][1]~q\);

-- Location: FF_X57_Y21_N47
\recop|impl_datapath|impl_rf|regs[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux14~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[3][3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[3][1]~q\);

-- Location: FF_X57_Y21_N56
\recop|impl_datapath|impl_rf|regs[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux14~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[7][1]~q\);

-- Location: LABCELL_X56_Y20_N21
\recop|impl_datapath|impl_rf|regs[15][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[15][1]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux14~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux14~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[15][1]~feeder_combout\);

-- Location: FF_X56_Y20_N23
\recop|impl_datapath|impl_rf|regs[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[15][1]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[15][3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[15][1]~q\);

-- Location: LABCELL_X56_Y21_N45
\recop|impl_datapath|impl_rf|Mux62~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux62~3_combout\ = ( \recop|impl_datapath|impl_rf|regs[7][1]~q\ & ( \recop|impl_datapath|impl_rf|regs[15][1]~q\ & ( ((!\recop|impl_datapath|impl_ir|rz_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[3][1]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rz_signal\(3) & (\recop|impl_datapath|impl_rf|regs[11][1]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal\(2)) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[7][1]~q\ & ( \recop|impl_datapath|impl_rf|regs[15][1]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rz_signal\(2) & ((!\recop|impl_datapath|impl_ir|rz_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[3][1]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal\(3) & (\recop|impl_datapath|impl_rf|regs[11][1]~q\)))) # 
-- (\recop|impl_datapath|impl_ir|rz_signal\(2) & (\recop|impl_datapath|impl_ir|rz_signal\(3))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[7][1]~q\ & ( !\recop|impl_datapath|impl_rf|regs[15][1]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(2) & 
-- ((!\recop|impl_datapath|impl_ir|rz_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[3][1]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal\(3) & (\recop|impl_datapath|impl_rf|regs[11][1]~q\)))) # (\recop|impl_datapath|impl_ir|rz_signal\(2) & 
-- (!\recop|impl_datapath|impl_ir|rz_signal\(3))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[7][1]~q\ & ( !\recop|impl_datapath|impl_rf|regs[15][1]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(2) & ((!\recop|impl_datapath|impl_ir|rz_signal\(3) & 
-- ((\recop|impl_datapath|impl_rf|regs[3][1]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal\(3) & (\recop|impl_datapath|impl_rf|regs[11][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(2),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(3),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][1]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][1]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][1]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][1]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux62~3_combout\);

-- Location: FF_X56_Y21_N38
\recop|impl_datapath|impl_rf|regs[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux14~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[12][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[12][1]~q\);

-- Location: FF_X56_Y21_N26
\recop|impl_datapath|impl_rf|regs[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux14~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[8][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[8][1]~q\);

-- Location: LABCELL_X56_Y20_N6
\recop|impl_datapath|impl_rf|regs~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs~17_combout\ = ( \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|Mux14~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux14~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs~17_combout\);

-- Location: LABCELL_X51_Y19_N48
\recop|impl_datapath|impl_rf|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Decoder0~0_combout\ = ( !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (!\recop|impl_datapath|impl_ir|rz_signal\(3) & 
-- !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(3),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	combout => \recop|impl_datapath|impl_rf|Decoder0~0_combout\);

-- Location: FF_X56_Y20_N8
\recop|impl_datapath|impl_rf|regs[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs~17_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[0][1]~q\);

-- Location: LABCELL_X55_Y20_N27
\recop|impl_datapath|impl_rf|regs[4][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[4][1]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux14~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux14~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[4][1]~feeder_combout\);

-- Location: FF_X55_Y20_N29
\recop|impl_datapath|impl_rf|regs[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[4][1]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[4][3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[4][1]~q\);

-- Location: LABCELL_X56_Y21_N51
\recop|impl_datapath|impl_rf|Mux62~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux62~0_combout\ = ( \recop|impl_datapath|impl_rf|regs[0][1]~q\ & ( \recop|impl_datapath|impl_rf|regs[4][1]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(3)) # ((!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|regs[8][1]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[12][1]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[0][1]~q\ & ( 
-- \recop|impl_datapath|impl_rf|regs[4][1]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(3) & (((\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\)))) # (\recop|impl_datapath|impl_ir|rz_signal\(3) & 
-- ((!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[8][1]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[12][1]~q\)))) ) ) ) # ( 
-- \recop|impl_datapath|impl_rf|regs[0][1]~q\ & ( !\recop|impl_datapath|impl_rf|regs[4][1]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(3) & (((!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\)))) # (\recop|impl_datapath|impl_ir|rz_signal\(3) & 
-- ((!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[8][1]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[12][1]~q\)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[0][1]~q\ & ( !\recop|impl_datapath|impl_rf|regs[4][1]~q\ & ( (\recop|impl_datapath|impl_ir|rz_signal\(3) & ((!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[8][1]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[12][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][1]~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(3),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][1]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][1]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][1]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux62~0_combout\);

-- Location: LABCELL_X56_Y20_N33
\recop|impl_datapath|impl_rf|regs[13][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[13][1]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux14~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux14~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[13][1]~feeder_combout\);

-- Location: FF_X56_Y20_N35
\recop|impl_datapath|impl_rf|regs[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[13][1]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[13][3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[13][1]~q\);

-- Location: FF_X57_Y20_N13
\recop|impl_datapath|impl_rf|regs[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux14~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[1][1]~q\);

-- Location: FF_X57_Y22_N14
\recop|impl_datapath|impl_rf|regs[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux14~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[9][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[9][1]~q\);

-- Location: LABCELL_X56_Y20_N51
\recop|impl_datapath|impl_rf|Mux62~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux62~1_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[9][1]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_rf|regs[13][1]~q\) ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[9][1]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[1][1]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[5][1]~q\))) ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[9][1]~q\ & ( (\recop|impl_datapath|impl_rf|regs[13][1]~q\ & \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\) ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[9][1]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[1][1]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|regs[5][1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000100010001000100001100001111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][1]~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][1]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][1]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][1]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux62~1_combout\);

-- Location: FF_X57_Y22_N56
\recop|impl_datapath|impl_rf|regs[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux14~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[14][3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[14][1]~q\);

-- Location: FF_X57_Y22_N47
\recop|impl_datapath|impl_rf|regs[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux14~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[10][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[10][1]~q\);

-- Location: FF_X55_Y22_N16
\recop|impl_datapath|impl_rf|regs[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux14~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[2][3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[2][1]~q\);

-- Location: FF_X56_Y24_N5
\recop|impl_datapath|impl_rf|regs[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux14~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[6][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[6][1]~q\);

-- Location: LABCELL_X57_Y22_N6
\recop|impl_datapath|impl_rf|Mux62~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux62~2_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[6][1]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_rf|regs[14][1]~q\) ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[6][1]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|regs[2][1]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[10][1]~q\)) ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[6][1]~q\ & ( (\recop|impl_datapath|impl_rf|regs[14][1]~q\ & \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\) ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[6][1]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[2][1]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[10][1]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][1]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][1]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][1]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][1]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux62~2_combout\);

-- Location: LABCELL_X56_Y21_N33
\recop|impl_datapath|impl_rf|Mux62~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux62~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux62~1_combout\ & ( \recop|impl_datapath|impl_rf|Mux62~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_rf|Mux62~0_combout\)) # (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\))) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\) # 
-- ((\recop|impl_datapath|impl_rf|Mux62~3_combout\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux62~1_combout\ & ( \recop|impl_datapath|impl_rf|Mux62~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & 
-- (!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|Mux62~0_combout\)))) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\) # 
-- ((\recop|impl_datapath|impl_rf|Mux62~3_combout\)))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux62~1_combout\ & ( !\recop|impl_datapath|impl_rf|Mux62~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_rf|Mux62~0_combout\)) # (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\))) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|Mux62~3_combout\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux62~1_combout\ & ( !\recop|impl_datapath|impl_rf|Mux62~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & 
-- (!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|Mux62~0_combout\)))) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|Mux62~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux62~3_combout\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux62~0_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux62~1_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux62~2_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux62~4_combout\);

-- Location: LABCELL_X55_Y21_N33
\recop|impl_datapath|impl_alu|operand_2[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|operand_2[1]~2_combout\ = ( \recop|impl_datapath|impl_rf|Mux62~4_combout\ & ( (\recop|impl_datapath|impl_rf|Mux46~4_combout\) # (\recop|impl_control_unit|alu_sel_op2_signal~q\) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux62~4_combout\ & ( (!\recop|impl_control_unit|alu_sel_op2_signal~q\ & \recop|impl_datapath|impl_rf|Mux46~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_control_unit|ALT_INV_alu_sel_op2_signal~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux46~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux62~4_combout\,
	combout => \recop|impl_datapath|impl_alu|operand_2[1]~2_combout\);

-- Location: FF_X52_Y20_N14
\recop|impl_datapath|impl_rf|regs[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux15~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[13][3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[13][0]~q\);

-- Location: FF_X52_Y20_N2
\recop|impl_datapath|impl_rf|regs[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux15~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[14][3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[14][0]~q\);

-- Location: FF_X51_Y22_N59
\recop|impl_datapath|impl_rf|regs[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux15~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[15][3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[15][0]~q\);

-- Location: FF_X52_Y20_N38
\recop|impl_datapath|impl_rf|regs[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux15~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[12][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[12][0]~q\);

-- Location: LABCELL_X51_Y22_N48
\recop|impl_datapath|impl_rf|Mux63~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux63~3_combout\ = ( \recop|impl_datapath|impl_rf|regs[12][0]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(1) & (\recop|impl_datapath|impl_rf|regs[13][0]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rz_signal\(1) & ((\recop|impl_datapath|impl_rf|regs[15][0]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[12][0]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rz_signal\(1) & (\recop|impl_datapath|impl_rf|regs[13][0]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal\(1) & ((\recop|impl_datapath|impl_rf|regs[15][0]~q\))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[12][0]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(1)) # (\recop|impl_datapath|impl_rf|regs[14][0]~q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[12][0]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_ir|rz_signal\(1) & \recop|impl_datapath|impl_rf|regs[14][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][0]~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(1),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][0]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][0]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][0]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux63~3_combout\);

-- Location: FF_X51_Y21_N59
\recop|impl_datapath|impl_rf|regs[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux15~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[1][0]~q\);

-- Location: FF_X52_Y21_N8
\recop|impl_datapath|impl_rf|regs[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux15~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[3][3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[3][0]~q\);

-- Location: LABCELL_X51_Y21_N27
\recop|impl_datapath|impl_rf|regs~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs~18_combout\ = ( \recop|impl_datapath|impl_rf|Mux15~0_combout\ & ( \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux15~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs~18_combout\);

-- Location: FF_X51_Y21_N29
\recop|impl_datapath|impl_rf|regs[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs~18_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[0][0]~q\);

-- Location: MLABCELL_X52_Y21_N9
\recop|impl_datapath|impl_rf|Mux63~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux63~0_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[3][0]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[2][0]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[1][0]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( 
-- \recop|impl_datapath|impl_rf|regs[0][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][0]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][0]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][0]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][0]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux63~0_combout\);

-- Location: FF_X50_Y21_N26
\recop|impl_datapath|impl_rf|regs[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux15~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[6][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[6][0]~q\);

-- Location: FF_X50_Y21_N59
\recop|impl_datapath|impl_rf|regs[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux15~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[4][3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[4][0]~q\);

-- Location: FF_X50_Y21_N20
\recop|impl_datapath|impl_rf|regs[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux15~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[7][0]~q\);

-- Location: FF_X51_Y22_N41
\recop|impl_datapath|impl_rf|regs[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux15~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[5][3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[5][0]~q\);

-- Location: LABCELL_X50_Y21_N0
\recop|impl_datapath|impl_rf|Mux63~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux63~1_combout\ = ( \recop|impl_datapath|impl_rf|regs[5][0]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_rf|regs[7][0]~q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[5][0]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_rf|regs[7][0]~q\ & 
-- \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[5][0]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|regs[4][0]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[6][0]~q\)) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[5][0]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[4][0]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[6][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][0]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][0]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][0]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][0]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux63~1_combout\);

-- Location: FF_X53_Y20_N20
\recop|impl_datapath|impl_rf|regs[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux15~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[10][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[10][0]~q\);

-- Location: FF_X51_Y20_N26
\recop|impl_datapath|impl_rf|regs[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux15~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[9][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[9][0]~q\);

-- Location: FF_X53_Y20_N55
\recop|impl_datapath|impl_rf|regs[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux15~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[8][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[8][0]~q\);

-- Location: FF_X53_Y20_N38
\recop|impl_datapath|impl_rf|regs[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux15~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[11][3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[11][0]~q\);

-- Location: LABCELL_X53_Y20_N39
\recop|impl_datapath|impl_rf|Mux63~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux63~2_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[11][0]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[9][0]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[10][0]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[8][0]~q\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][0]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][0]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][0]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][0]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	combout => \recop|impl_datapath|impl_rf|Mux63~2_combout\);

-- Location: LABCELL_X53_Y22_N0
\recop|impl_datapath|impl_rf|Mux63~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux63~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux63~1_combout\ & ( \recop|impl_datapath|impl_rf|Mux63~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\) # (\recop|impl_datapath|impl_rf|Mux63~0_combout\)))) # (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\)) # 
-- (\recop|impl_datapath|impl_rf|Mux63~3_combout\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux63~1_combout\ & ( \recop|impl_datapath|impl_rf|Mux63~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_rf|Mux63~0_combout\ & !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\)))) # (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\)) # 
-- (\recop|impl_datapath|impl_rf|Mux63~3_combout\))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux63~1_combout\ & ( !\recop|impl_datapath|impl_rf|Mux63~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\) # (\recop|impl_datapath|impl_rf|Mux63~0_combout\)))) # (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux63~3_combout\ & 
-- ((\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux63~1_combout\ & ( !\recop|impl_datapath|impl_rf|Mux63~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_rf|Mux63~0_combout\ & !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\)))) # (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux63~3_combout\ & 
-- ((\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux63~3_combout\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux63~0_combout\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux63~1_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux63~2_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux63~4_combout\);

-- Location: LABCELL_X53_Y22_N33
\recop|impl_datapath|impl_alu|operand_2[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|operand_2[0]~3_combout\ = ( \recop|impl_datapath|impl_rf|Mux47~4_combout\ & ( (!\recop|impl_control_unit|alu_sel_op2_signal~q\) # (\recop|impl_datapath|impl_rf|Mux63~4_combout\) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux47~4_combout\ & ( (\recop|impl_control_unit|alu_sel_op2_signal~q\ & \recop|impl_datapath|impl_rf|Mux63~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_control_unit|ALT_INV_alu_sel_op2_signal~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux63~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux47~4_combout\,
	combout => \recop|impl_datapath|impl_alu|operand_2[0]~3_combout\);

-- Location: MLABCELL_X52_Y21_N18
\recop|impl_datapath|impl_alu|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux15~0_combout\ = ( \recop|impl_datapath|impl_ir|operand_signal\(0) & ( \recop|impl_datapath|impl_rf|Mux47~4_combout\ ) ) # ( !\recop|impl_datapath|impl_ir|operand_signal\(0) & ( \recop|impl_datapath|impl_rf|Mux47~4_combout\ 
-- & ( !\recop|impl_control_unit|alu_sel_op1_signal\(0) ) ) ) # ( \recop|impl_datapath|impl_ir|operand_signal\(0) & ( !\recop|impl_datapath|impl_rf|Mux47~4_combout\ & ( \recop|impl_control_unit|alu_sel_op1_signal\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(0),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(0),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux47~4_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux15~0_combout\);

-- Location: MLABCELL_X52_Y23_N0
\recop|impl_datapath|impl_alu|Add0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Add0~18_cout\ = CARRY(( \recop|impl_control_unit|alu_operation_signal\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(0),
	cin => GND,
	cout => \recop|impl_datapath|impl_alu|Add0~18_cout\);

-- Location: MLABCELL_X52_Y23_N3
\recop|impl_datapath|impl_alu|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Add0~13_sumout\ = SUM(( \recop|impl_datapath|impl_alu|operand_2[0]~3_combout\ ) + ( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_control_unit|alu_sel_op1_signal\(1) & 
-- ((!\recop|impl_datapath|impl_alu|Mux15~0_combout\))) # (\recop|impl_control_unit|alu_sel_op1_signal\(1) & (\recop|impl_control_unit|alu_sel_op1_signal\(0))))) ) + ( \recop|impl_datapath|impl_alu|Add0~18_cout\ ))
-- \recop|impl_datapath|impl_alu|Add0~14\ = CARRY(( \recop|impl_datapath|impl_alu|operand_2[0]~3_combout\ ) + ( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_control_unit|alu_sel_op1_signal\(1) & 
-- ((!\recop|impl_datapath|impl_alu|Mux15~0_combout\))) # (\recop|impl_control_unit|alu_sel_op1_signal\(1) & (\recop|impl_control_unit|alu_sel_op1_signal\(0))))) ) + ( \recop|impl_datapath|impl_alu|Add0~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100111000011011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datab => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(0),
	datac => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(0),
	datad => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[0]~3_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Mux15~0_combout\,
	cin => \recop|impl_datapath|impl_alu|Add0~18_cout\,
	sumout => \recop|impl_datapath|impl_alu|Add0~13_sumout\,
	cout => \recop|impl_datapath|impl_alu|Add0~14\);

-- Location: MLABCELL_X52_Y23_N6
\recop|impl_datapath|impl_alu|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Add0~9_sumout\ = SUM(( \recop|impl_datapath|impl_alu|operand_2[1]~2_combout\ ) + ( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux14~0_combout\) # 
-- (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( \recop|impl_datapath|impl_alu|Add0~14\ ))
-- \recop|impl_datapath|impl_alu|Add0~10\ = CARRY(( \recop|impl_datapath|impl_alu|operand_2[1]~2_combout\ ) + ( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux14~0_combout\) # 
-- (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( \recop|impl_datapath|impl_alu|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110001101100011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datab => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(0),
	datac => \recop|impl_datapath|impl_alu|ALT_INV_Mux14~0_combout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[1]~2_combout\,
	cin => \recop|impl_datapath|impl_alu|Add0~14\,
	sumout => \recop|impl_datapath|impl_alu|Add0~9_sumout\,
	cout => \recop|impl_datapath|impl_alu|Add0~10\);

-- Location: MLABCELL_X52_Y23_N9
\recop|impl_datapath|impl_alu|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Add0~5_sumout\ = SUM(( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux13~0_combout\) # (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( 
-- \recop|impl_datapath|impl_alu|operand_2[2]~1_combout\ ) + ( \recop|impl_datapath|impl_alu|Add0~10\ ))
-- \recop|impl_datapath|impl_alu|Add0~6\ = CARRY(( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux13~0_combout\) # (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( 
-- \recop|impl_datapath|impl_alu|operand_2[2]~1_combout\ ) + ( \recop|impl_datapath|impl_alu|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datab => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(0),
	datac => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[2]~1_combout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_Mux13~0_combout\,
	cin => \recop|impl_datapath|impl_alu|Add0~10\,
	sumout => \recop|impl_datapath|impl_alu|Add0~5_sumout\,
	cout => \recop|impl_datapath|impl_alu|Add0~6\);

-- Location: MLABCELL_X47_Y23_N33
\recop|impl_control_unit|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Selector2~0_combout\ = ( \recop|impl_control_unit|Mux0~0_combout\ & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(5) & (!\recop|impl_datapath|impl_ir|opcode_signal\(4) & (\recop|impl_datapath|impl_ir|opcode_signal\(3) & 
-- \recop|impl_control_unit|state.T2~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(5),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(4),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(3),
	datad => \recop|impl_control_unit|ALT_INV_state.T2~q\,
	dataf => \recop|impl_control_unit|ALT_INV_Mux0~0_combout\,
	combout => \recop|impl_control_unit|Selector2~0_combout\);

-- Location: MLABCELL_X47_Y23_N57
\recop|impl_control_unit|Selector2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Selector2~1_combout\ = ( \recop|impl_control_unit|Selector2~0_combout\ ) # ( !\recop|impl_control_unit|Selector2~0_combout\ & ( ((\recop|impl_control_unit|state.T1~DUPLICATE_q\ & \recop|impl_control_unit|alu_operation_signal\(1))) 
-- # (\recop|impl_control_unit|state.T3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111000011110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_state.T1~DUPLICATE_q\,
	datac => \recop|impl_control_unit|ALT_INV_state.T3~q\,
	datad => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(1),
	dataf => \recop|impl_control_unit|ALT_INV_Selector2~0_combout\,
	combout => \recop|impl_control_unit|Selector2~1_combout\);

-- Location: FF_X47_Y23_N59
\recop|impl_control_unit|alu_operation_signal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_control_unit|Selector2~1_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|alu_operation_signal\(1));

-- Location: MLABCELL_X47_Y23_N48
\recop|impl_control_unit|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Selector1~0_combout\ = ( \recop|impl_control_unit|state.T2~q\ & ( ((\recop|impl_control_unit|state.T1~DUPLICATE_q\ & \recop|impl_control_unit|alu_operation_signal\(2))) # (\recop|impl_control_unit|Selector1~1_combout\) ) ) # ( 
-- !\recop|impl_control_unit|state.T2~q\ & ( (\recop|impl_control_unit|state.T1~DUPLICATE_q\ & \recop|impl_control_unit|alu_operation_signal\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_Selector1~1_combout\,
	datac => \recop|impl_control_unit|ALT_INV_state.T1~DUPLICATE_q\,
	datad => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(2),
	dataf => \recop|impl_control_unit|ALT_INV_state.T2~q\,
	combout => \recop|impl_control_unit|Selector1~0_combout\);

-- Location: FF_X47_Y23_N50
\recop|impl_control_unit|alu_operation_signal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_control_unit|Selector1~0_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|alu_operation_signal\(2));

-- Location: LABCELL_X50_Y23_N12
\recop|impl_datapath|impl_alu|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux27~1_combout\ = ( \recop|impl_control_unit|alu_operation_signal\(0) & ( (!\recop|impl_control_unit|alu_operation_signal\(1) & \recop|impl_control_unit|alu_operation_signal\(2)) ) ) # ( 
-- !\recop|impl_control_unit|alu_operation_signal\(0) & ( \recop|impl_control_unit|alu_operation_signal\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(1),
	datad => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(2),
	dataf => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(0),
	combout => \recop|impl_datapath|impl_alu|Mux27~1_combout\);

-- Location: LABCELL_X50_Y23_N45
\recop|impl_datapath|impl_alu|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux27~0_combout\ = ( \recop|impl_control_unit|alu_operation_signal\(0) & ( \recop|impl_control_unit|alu_operation_signal\(2) ) ) # ( !\recop|impl_control_unit|alu_operation_signal\(0) & ( 
-- (!\recop|impl_control_unit|alu_operation_signal\(1) & \recop|impl_control_unit|alu_operation_signal\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(1),
	datac => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(2),
	dataf => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(0),
	combout => \recop|impl_datapath|impl_alu|Mux27~0_combout\);

-- Location: MLABCELL_X52_Y24_N36
\recop|impl_datapath|impl_alu|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux18~0_combout\ = ( \recop|impl_datapath|impl_alu|Mux13~0_combout\ & ( \recop|impl_datapath|impl_alu|Mux27~0_combout\ & ( (!\recop|impl_datapath|impl_alu|Mux27~1_combout\ & 
-- (((!\recop|impl_control_unit|alu_sel_op1_signal\(1)) # (\recop|impl_datapath|impl_alu|operand_2[2]~1_combout\)))) # (\recop|impl_datapath|impl_alu|Mux27~1_combout\ & (\recop|impl_datapath|impl_alu|Add0~5_sumout\)) ) ) ) # ( 
-- !\recop|impl_datapath|impl_alu|Mux13~0_combout\ & ( \recop|impl_datapath|impl_alu|Mux27~0_combout\ & ( (!\recop|impl_datapath|impl_alu|Mux27~1_combout\ & ((\recop|impl_datapath|impl_alu|operand_2[2]~1_combout\))) # 
-- (\recop|impl_datapath|impl_alu|Mux27~1_combout\ & (\recop|impl_datapath|impl_alu|Add0~5_sumout\)) ) ) ) # ( \recop|impl_datapath|impl_alu|Mux13~0_combout\ & ( !\recop|impl_datapath|impl_alu|Mux27~0_combout\ & ( 
-- (\recop|impl_datapath|impl_alu|Mux27~1_combout\ & (\recop|impl_datapath|impl_alu|operand_2[2]~1_combout\ & !\recop|impl_control_unit|alu_sel_op1_signal\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000000000011101000111011101110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_alu|ALT_INV_Add0~5_sumout\,
	datab => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~1_combout\,
	datac => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[2]~1_combout\,
	datad => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datae => \recop|impl_datapath|impl_alu|ALT_INV_Mux13~0_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~0_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux18~0_combout\);

-- Location: LABCELL_X50_Y23_N21
\recop|impl_datapath|impl_alu|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux32~0_combout\ = ( !\recop|impl_control_unit|alu_operation_signal\(2) & ( \recop|impl_control_unit|alu_operation_signal\(1) & ( !\recop|impl_control_unit|alu_operation_signal\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(0),
	datae => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(2),
	dataf => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(1),
	combout => \recop|impl_datapath|impl_alu|Mux32~0_combout\);

-- Location: MLABCELL_X52_Y24_N0
\recop|impl_datapath|impl_alu|result[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|result\(2) = ( \recop|impl_datapath|impl_alu|result\(2) & ( \recop|impl_datapath|impl_alu|Mux32~0_combout\ ) ) # ( \recop|impl_datapath|impl_alu|result\(2) & ( !\recop|impl_datapath|impl_alu|Mux32~0_combout\ & ( 
-- \recop|impl_datapath|impl_alu|Mux18~0_combout\ ) ) ) # ( !\recop|impl_datapath|impl_alu|result\(2) & ( !\recop|impl_datapath|impl_alu|Mux32~0_combout\ & ( \recop|impl_datapath|impl_alu|Mux18~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_alu|ALT_INV_Mux18~0_combout\,
	datae => \recop|impl_datapath|impl_alu|ALT_INV_result\(2),
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Mux32~0_combout\,
	combout => \recop|impl_datapath|impl_alu|result\(2));

-- Location: LABCELL_X50_Y24_N24
\recop|impl_datapath|data_mem_in_data[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_data[2]~1_combout\ = ( \recop|impl_datapath|impl_ir|operand_signal\(2) & ( \recop|impl_datapath|impl_rf|Mux45~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_in_signal\(0)) # 
-- ((\recop|impl_datapath|impl_pc|pc_out_signal[2]~DUPLICATE_q\ & !\recop|impl_control_unit|dm_sel_in_signal\(1))) ) ) ) # ( !\recop|impl_datapath|impl_ir|operand_signal\(2) & ( \recop|impl_datapath|impl_rf|Mux45~4_combout\ & ( 
-- (!\recop|impl_control_unit|dm_sel_in_signal\(0) & ((\recop|impl_control_unit|dm_sel_in_signal\(1)))) # (\recop|impl_control_unit|dm_sel_in_signal\(0) & (\recop|impl_datapath|impl_pc|pc_out_signal[2]~DUPLICATE_q\ & 
-- !\recop|impl_control_unit|dm_sel_in_signal\(1))) ) ) ) # ( \recop|impl_datapath|impl_ir|operand_signal\(2) & ( !\recop|impl_datapath|impl_rf|Mux45~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_in_signal\(1) & 
-- ((!\recop|impl_control_unit|dm_sel_in_signal\(0)) # (\recop|impl_datapath|impl_pc|pc_out_signal[2]~DUPLICATE_q\))) ) ) ) # ( !\recop|impl_datapath|impl_ir|operand_signal\(2) & ( !\recop|impl_datapath|impl_rf|Mux45~4_combout\ & ( 
-- (\recop|impl_control_unit|dm_sel_in_signal\(0) & (\recop|impl_datapath|impl_pc|pc_out_signal[2]~DUPLICATE_q\ & !\recop|impl_control_unit|dm_sel_in_signal\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000110011110000000000000011110011001100111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(0),
	datac => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[2]~DUPLICATE_q\,
	datad => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(1),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(2),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux45~4_combout\,
	combout => \recop|impl_datapath|data_mem_in_data[2]~1_combout\);

-- Location: FF_X55_Y23_N20
\recop|impl_datapath|impl_rf|regs[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux12~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[8][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[8][3]~q\);

-- Location: FF_X56_Y22_N38
\recop|impl_datapath|impl_rf|regs[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux12~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[12][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[12][3]~q\);

-- Location: LABCELL_X55_Y23_N48
\recop|impl_datapath|impl_rf|regs~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs~0_combout\ = ( \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|Mux12~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux12~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs~0_combout\);

-- Location: FF_X55_Y23_N50
\recop|impl_datapath|impl_rf|regs[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[0][3]~q\);

-- Location: FF_X55_Y23_N59
\recop|impl_datapath|impl_rf|regs[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux12~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[4][3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[4][3]~q\);

-- Location: LABCELL_X55_Y23_N27
\recop|impl_datapath|impl_rf|Mux60~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux60~0_combout\ = ( \recop|impl_datapath|impl_rf|regs[4][3]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_rf|regs[12][3]~q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[4][3]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_rf|regs[12][3]~q\ & 
-- \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[4][3]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|regs[0][3]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[8][3]~q\)) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[4][3]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[0][3]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[8][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][3]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][3]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][3]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][3]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux60~0_combout\);

-- Location: FF_X51_Y23_N38
\recop|impl_datapath|impl_rf|regs[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux12~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[15][3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[15][3]~q\);

-- Location: LABCELL_X57_Y23_N0
\recop|impl_datapath|impl_rf|regs[7][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[7][3]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux12~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux12~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[7][3]~feeder_combout\);

-- Location: FF_X57_Y23_N2
\recop|impl_datapath|impl_rf|regs[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[7][3]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[7][3]~q\);

-- Location: FF_X57_Y21_N23
\recop|impl_datapath|impl_rf|regs[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux12~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[11][3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[11][3]~q\);

-- Location: LABCELL_X57_Y23_N54
\recop|impl_datapath|impl_rf|Mux60~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux60~3_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[3][3]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|regs[7][3]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[15][3]~q\)) ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( 
-- \recop|impl_datapath|impl_rf|regs[3][3]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\) # (\recop|impl_datapath|impl_rf|regs[11][3]~q\) ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[3][3]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[7][3]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[15][3]~q\)) ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_rf|regs[3][3]~q\ & ( (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- \recop|impl_datapath|impl_rf|regs[11][3]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][3]~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][3]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][3]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][3]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux60~3_combout\);

-- Location: LABCELL_X53_Y21_N48
\recop|impl_datapath|impl_rf|regs[5][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[5][3]~feeder_combout\ = \recop|impl_datapath|impl_rf|Mux12~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux12~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[5][3]~feeder_combout\);

-- Location: FF_X53_Y21_N50
\recop|impl_datapath|impl_rf|regs[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[5][3]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[5][3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[5][3]~q\);

-- Location: FF_X57_Y22_N32
\recop|impl_datapath|impl_rf|regs[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux12~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[9][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[9][3]~q\);

-- Location: FF_X56_Y22_N50
\recop|impl_datapath|impl_rf|regs[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux12~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[13][3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[13][3]~q\);

-- Location: FF_X56_Y23_N35
\recop|impl_datapath|impl_rf|regs[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux12~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[1][3]~q\);

-- Location: LABCELL_X56_Y21_N21
\recop|impl_datapath|impl_rf|Mux60~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux60~1_combout\ = ( \recop|impl_datapath|impl_rf|regs[13][3]~q\ & ( \recop|impl_datapath|impl_rf|regs[1][3]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(2) & ((!\recop|impl_datapath|impl_ir|rz_signal\(3)) # 
-- ((\recop|impl_datapath|impl_rf|regs[9][3]~q\)))) # (\recop|impl_datapath|impl_ir|rz_signal\(2) & (((\recop|impl_datapath|impl_rf|regs[5][3]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal\(3)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[13][3]~q\ & ( 
-- \recop|impl_datapath|impl_rf|regs[1][3]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(2) & ((!\recop|impl_datapath|impl_ir|rz_signal\(3)) # ((\recop|impl_datapath|impl_rf|regs[9][3]~q\)))) # (\recop|impl_datapath|impl_ir|rz_signal\(2) & 
-- (!\recop|impl_datapath|impl_ir|rz_signal\(3) & (\recop|impl_datapath|impl_rf|regs[5][3]~q\))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[13][3]~q\ & ( !\recop|impl_datapath|impl_rf|regs[1][3]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(2) & 
-- (\recop|impl_datapath|impl_ir|rz_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[9][3]~q\)))) # (\recop|impl_datapath|impl_ir|rz_signal\(2) & (((\recop|impl_datapath|impl_rf|regs[5][3]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal\(3)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[13][3]~q\ & ( !\recop|impl_datapath|impl_rf|regs[1][3]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(2) & (\recop|impl_datapath|impl_ir|rz_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[9][3]~q\)))) # 
-- (\recop|impl_datapath|impl_ir|rz_signal\(2) & (!\recop|impl_datapath|impl_ir|rz_signal\(3) & (\recop|impl_datapath|impl_rf|regs[5][3]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(2),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(3),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][3]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][3]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][3]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][3]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux60~1_combout\);

-- Location: FF_X52_Y22_N23
\recop|impl_datapath|impl_rf|regs[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux12~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[10][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[10][3]~q\);

-- Location: FF_X52_Y22_N29
\recop|impl_datapath|impl_rf|regs[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux12~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[6][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[6][3]~q\);

-- Location: MLABCELL_X52_Y22_N15
\recop|impl_datapath|impl_rf|regs[2][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[2][3]~feeder_combout\ = \recop|impl_datapath|impl_rf|Mux12~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux12~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[2][3]~feeder_combout\);

-- Location: FF_X52_Y22_N17
\recop|impl_datapath|impl_rf|regs[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[2][3]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[2][3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[2][3]~q\);

-- Location: FF_X56_Y22_N32
\recop|impl_datapath|impl_rf|regs[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux12~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[14][3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[14][3]~q\);

-- Location: MLABCELL_X52_Y22_N39
\recop|impl_datapath|impl_rf|Mux60~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux60~2_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[14][3]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[6][3]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[10][3]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( 
-- \recop|impl_datapath|impl_rf|regs[2][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][3]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][3]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][3]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][3]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux60~2_combout\);

-- Location: LABCELL_X55_Y23_N45
\recop|impl_datapath|impl_rf|Mux60~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux60~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux60~1_combout\ & ( \recop|impl_datapath|impl_rf|Mux60~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_ir|rz_signal\(0))) # (\recop|impl_datapath|impl_rf|Mux60~0_combout\))) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_ir|rz_signal\(0)) # 
-- (\recop|impl_datapath|impl_rf|Mux60~3_combout\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux60~1_combout\ & ( \recop|impl_datapath|impl_rf|Mux60~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|Mux60~0_combout\ & ((!\recop|impl_datapath|impl_ir|rz_signal\(0))))) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_ir|rz_signal\(0)) # 
-- (\recop|impl_datapath|impl_rf|Mux60~3_combout\)))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux60~1_combout\ & ( !\recop|impl_datapath|impl_rf|Mux60~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_ir|rz_signal\(0))) # (\recop|impl_datapath|impl_rf|Mux60~0_combout\))) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_rf|Mux60~3_combout\ & 
-- \recop|impl_datapath|impl_ir|rz_signal\(0))))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux60~1_combout\ & ( !\recop|impl_datapath|impl_rf|Mux60~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|Mux60~0_combout\ & ((!\recop|impl_datapath|impl_ir|rz_signal\(0))))) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_rf|Mux60~3_combout\ & 
-- \recop|impl_datapath|impl_ir|rz_signal\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux60~0_combout\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux60~3_combout\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux60~1_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux60~2_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux60~4_combout\);

-- Location: FF_X56_Y21_N13
\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_1\(2),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\);

-- Location: LABCELL_X56_Y22_N33
\recop|impl_datapath|impl_rf|Mux44~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux44~2_combout\ = ( \recop|impl_datapath|impl_rf|regs[10][3]~q\ & ( \recop|impl_datapath|impl_rf|regs[6][3]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_rf|regs[2][3]~q\) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(3))))) # (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_ir|rx_signal\(3))) # (\recop|impl_datapath|impl_rf|regs[14][3]~q\))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[10][3]~q\ & ( \recop|impl_datapath|impl_rf|regs[6][3]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_ir|rx_signal\(3) & \recop|impl_datapath|impl_rf|regs[2][3]~q\)))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_ir|rx_signal\(3))) # (\recop|impl_datapath|impl_rf|regs[14][3]~q\))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[10][3]~q\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[6][3]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_rf|regs[2][3]~q\) # (\recop|impl_datapath|impl_ir|rx_signal\(3))))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[14][3]~q\ & (\recop|impl_datapath|impl_ir|rx_signal\(3)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[10][3]~q\ & ( !\recop|impl_datapath|impl_rf|regs[6][3]~q\ 
-- & ( (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_ir|rx_signal\(3) & \recop|impl_datapath|impl_rf|regs[2][3]~q\)))) # (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[14][3]~q\ & (\recop|impl_datapath|impl_ir|rx_signal\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[2]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][3]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][3]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][3]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][3]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux44~2_combout\);

-- Location: LABCELL_X56_Y22_N39
\recop|impl_datapath|impl_rf|Mux44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux44~0_combout\ = ( \recop|impl_datapath|impl_rf|regs[4][3]~q\ & ( \recop|impl_datapath|impl_rf|regs[8][3]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_ir|rx_signal\(3)) # 
-- (\recop|impl_datapath|impl_rf|regs[0][3]~q\)))) # (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_ir|rx_signal\(3))) # (\recop|impl_datapath|impl_rf|regs[12][3]~q\))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[4][3]~q\ & ( \recop|impl_datapath|impl_rf|regs[8][3]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_ir|rx_signal\(3)) # (\recop|impl_datapath|impl_rf|regs[0][3]~q\)))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[12][3]~q\ & ((\recop|impl_datapath|impl_ir|rx_signal\(3))))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[4][3]~q\ & ( !\recop|impl_datapath|impl_rf|regs[8][3]~q\ 
-- & ( (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_rf|regs[0][3]~q\ & !\recop|impl_datapath|impl_ir|rx_signal\(3))))) # (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & 
-- (((!\recop|impl_datapath|impl_ir|rx_signal\(3))) # (\recop|impl_datapath|impl_rf|regs[12][3]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[4][3]~q\ & ( !\recop|impl_datapath|impl_rf|regs[8][3]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_rf|regs[0][3]~q\ & !\recop|impl_datapath|impl_ir|rx_signal\(3))))) # (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[12][3]~q\ & ((\recop|impl_datapath|impl_ir|rx_signal\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][3]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][3]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[2]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][3]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][3]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux44~0_combout\);

-- Location: LABCELL_X56_Y22_N51
\recop|impl_datapath|impl_rf|Mux44~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux44~1_combout\ = ( \recop|impl_datapath|impl_rf|regs[1][3]~q\ & ( \recop|impl_datapath|impl_rf|regs[5][3]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3)) # ((!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|regs[9][3]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[13][3]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[1][3]~q\ & ( 
-- \recop|impl_datapath|impl_rf|regs[5][3]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_ir|rx_signal\(3) & \recop|impl_datapath|impl_rf|regs[9][3]~q\)))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_ir|rx_signal\(3))) # (\recop|impl_datapath|impl_rf|regs[13][3]~q\))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[1][3]~q\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[5][3]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_ir|rx_signal\(3)) # (\recop|impl_datapath|impl_rf|regs[9][3]~q\)))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[13][3]~q\ & (\recop|impl_datapath|impl_ir|rx_signal\(3)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[1][3]~q\ & ( !\recop|impl_datapath|impl_rf|regs[5][3]~q\ & 
-- ( (\recop|impl_datapath|impl_ir|rx_signal\(3) & ((!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[9][3]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[13][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][3]~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[2]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][3]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][3]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][3]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux44~1_combout\);

-- Location: LABCELL_X57_Y21_N9
\recop|impl_datapath|impl_rf|Mux44~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux44~3_combout\ = ( \recop|impl_datapath|impl_ir|rx_signal\(3) & ( \recop|impl_datapath|impl_rf|regs[15][3]~q\ & ( (\recop|impl_datapath|impl_rf|regs[11][3]~q\) # (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\) ) ) ) 
-- # ( !\recop|impl_datapath|impl_ir|rx_signal\(3) & ( \recop|impl_datapath|impl_rf|regs[15][3]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[3][3]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[7][3]~q\))) ) ) ) # ( \recop|impl_datapath|impl_ir|rx_signal\(3) & ( !\recop|impl_datapath|impl_rf|regs[15][3]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & \recop|impl_datapath|impl_rf|regs[11][3]~q\) ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal\(3) & ( !\recop|impl_datapath|impl_rf|regs[15][3]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[3][3]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[7][3]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000001010101000100111001001110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[2]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][3]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][3]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][3]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][3]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux44~3_combout\);

-- Location: LABCELL_X56_Y22_N54
\recop|impl_datapath|impl_rf|Mux44~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux44~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux44~1_combout\ & ( \recop|impl_datapath|impl_rf|Mux44~3_combout\ & ( ((!\recop|impl_datapath|impl_ir|rx_signal\(1) & ((\recop|impl_datapath|impl_rf|Mux44~0_combout\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(1) & (\recop|impl_datapath|impl_rf|Mux44~2_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0)) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux44~1_combout\ & ( \recop|impl_datapath|impl_rf|Mux44~3_combout\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(1) & (((\recop|impl_datapath|impl_rf|Mux44~0_combout\ & !\recop|impl_datapath|impl_ir|rx_signal\(0))))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & (((\recop|impl_datapath|impl_ir|rx_signal\(0))) # 
-- (\recop|impl_datapath|impl_rf|Mux44~2_combout\))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux44~1_combout\ & ( !\recop|impl_datapath|impl_rf|Mux44~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & (((\recop|impl_datapath|impl_ir|rx_signal\(0)) 
-- # (\recop|impl_datapath|impl_rf|Mux44~0_combout\)))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & (\recop|impl_datapath|impl_rf|Mux44~2_combout\ & ((!\recop|impl_datapath|impl_ir|rx_signal\(0))))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux44~1_combout\ & ( !\recop|impl_datapath|impl_rf|Mux44~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((!\recop|impl_datapath|impl_ir|rx_signal\(1) & ((\recop|impl_datapath|impl_rf|Mux44~0_combout\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(1) & (\recop|impl_datapath|impl_rf|Mux44~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux44~2_combout\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux44~0_combout\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux44~1_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux44~3_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux44~4_combout\);

-- Location: LABCELL_X55_Y23_N3
\recop|impl_datapath|data_mem_in_addr[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_addr[3]~3_combout\ = ( \recop|impl_datapath|impl_ir|operand_signal\(3) & ( \recop|impl_datapath|impl_rf|Mux44~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(0)) # 
-- ((!\recop|impl_control_unit|dm_sel_addr_signal\(1) & ((\recop|impl_datapath|impl_pc|pc_out_signal\(3)))) # (\recop|impl_control_unit|dm_sel_addr_signal\(1) & (\recop|impl_datapath|impl_rf|Mux60~4_combout\))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|operand_signal\(3) & ( \recop|impl_datapath|impl_rf|Mux44~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(1) & (\recop|impl_control_unit|dm_sel_addr_signal\(0) & 
-- ((\recop|impl_datapath|impl_pc|pc_out_signal\(3))))) # (\recop|impl_control_unit|dm_sel_addr_signal\(1) & ((!\recop|impl_control_unit|dm_sel_addr_signal\(0)) # ((\recop|impl_datapath|impl_rf|Mux60~4_combout\)))) ) ) ) # ( 
-- \recop|impl_datapath|impl_ir|operand_signal\(3) & ( !\recop|impl_datapath|impl_rf|Mux44~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(1) & ((!\recop|impl_control_unit|dm_sel_addr_signal\(0)) # 
-- ((\recop|impl_datapath|impl_pc|pc_out_signal\(3))))) # (\recop|impl_control_unit|dm_sel_addr_signal\(1) & (\recop|impl_control_unit|dm_sel_addr_signal\(0) & (\recop|impl_datapath|impl_rf|Mux60~4_combout\))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|operand_signal\(3) & ( !\recop|impl_datapath|impl_rf|Mux44~4_combout\ & ( (\recop|impl_control_unit|dm_sel_addr_signal\(0) & ((!\recop|impl_control_unit|dm_sel_addr_signal\(1) & 
-- ((\recop|impl_datapath|impl_pc|pc_out_signal\(3)))) # (\recop|impl_control_unit|dm_sel_addr_signal\(1) & (\recop|impl_datapath|impl_rf|Mux60~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(1),
	datab => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(0),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux60~4_combout\,
	datad => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(3),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(3),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux44~4_combout\,
	combout => \recop|impl_datapath|data_mem_in_addr[3]~3_combout\);

-- Location: FF_X48_Y21_N52
\recop|impl_datapath|fetch_inst_2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sclr => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_3~q\,
	sload => VCC,
	ena => \recop|impl_datapath|fetch_inst_2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_2\(4));

-- Location: FF_X51_Y22_N32
\recop|impl_datapath|impl_ir|operand_signal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_2\(4),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|operand_signal\(4));

-- Location: FF_X51_Y22_N31
\recop|impl_datapath|impl_ir|operand_signal[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_2\(4),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|operand_signal[4]~DUPLICATE_q\);

-- Location: LABCELL_X55_Y22_N24
\recop|impl_datapath|data_mem_in_data[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_data[4]~4_combout\ = ( \recop|impl_datapath|impl_ir|operand_signal[4]~DUPLICATE_q\ & ( (!\recop|impl_control_unit|dm_sel_in_signal\(0) & ((!\recop|impl_control_unit|dm_sel_in_signal\(1)) # 
-- ((\recop|impl_datapath|impl_rf|Mux43~4_combout\)))) # (\recop|impl_control_unit|dm_sel_in_signal\(0) & (!\recop|impl_control_unit|dm_sel_in_signal\(1) & (\recop|impl_datapath|impl_pc|pc_out_signal[4]~DUPLICATE_q\))) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|operand_signal[4]~DUPLICATE_q\ & ( (!\recop|impl_control_unit|dm_sel_in_signal\(0) & (\recop|impl_control_unit|dm_sel_in_signal\(1) & ((\recop|impl_datapath|impl_rf|Mux43~4_combout\)))) # 
-- (\recop|impl_control_unit|dm_sel_in_signal\(0) & (!\recop|impl_control_unit|dm_sel_in_signal\(1) & (\recop|impl_datapath|impl_pc|pc_out_signal[4]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010001100101011101000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(0),
	datab => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(1),
	datac => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[4]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux43~4_combout\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal[4]~DUPLICATE_q\,
	combout => \recop|impl_datapath|data_mem_in_data[4]~4_combout\);

-- Location: FF_X51_Y22_N53
\recop|impl_datapath|impl_ir|operand_signal[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_2\(5),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|operand_signal\(5));

-- Location: MLABCELL_X52_Y22_N54
\recop|impl_datapath|impl_alu|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux10~0_combout\ = ( \recop|impl_control_unit|alu_sel_op1_signal\(0) & ( \recop|impl_datapath|impl_rf|Mux42~4_combout\ & ( \recop|impl_datapath|impl_ir|operand_signal[5]~DUPLICATE_q\ ) ) ) # ( 
-- !\recop|impl_control_unit|alu_sel_op1_signal\(0) & ( \recop|impl_datapath|impl_rf|Mux42~4_combout\ ) ) # ( \recop|impl_control_unit|alu_sel_op1_signal\(0) & ( !\recop|impl_datapath|impl_rf|Mux42~4_combout\ & ( 
-- \recop|impl_datapath|impl_ir|operand_signal[5]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal[5]~DUPLICATE_q\,
	datae => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(0),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux42~4_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux10~0_combout\);

-- Location: FF_X56_Y22_N26
\recop|impl_datapath|impl_rf|regs[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux10~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[14][3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[14][5]~q\);

-- Location: FF_X53_Y21_N56
\recop|impl_datapath|impl_rf|regs[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux10~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[10][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[10][5]~q\);

-- Location: FF_X56_Y24_N53
\recop|impl_datapath|impl_rf|regs[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux10~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[6][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[6][5]~q\);

-- Location: FF_X55_Y22_N34
\recop|impl_datapath|impl_rf|regs[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux10~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[2][3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[2][5]~q\);

-- Location: LABCELL_X53_Y21_N9
\recop|impl_datapath|impl_rf|Mux58~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux58~2_combout\ = ( \recop|impl_datapath|impl_rf|regs[6][5]~q\ & ( \recop|impl_datapath|impl_rf|regs[2][5]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(3)) # ((!\recop|impl_datapath|impl_ir|rz_signal\(2) & 
-- ((\recop|impl_datapath|impl_rf|regs[10][5]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal\(2) & (\recop|impl_datapath|impl_rf|regs[14][5]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[6][5]~q\ & ( \recop|impl_datapath|impl_rf|regs[2][5]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rz_signal\(2) & ((!\recop|impl_datapath|impl_ir|rz_signal\(3)) # ((\recop|impl_datapath|impl_rf|regs[10][5]~q\)))) # (\recop|impl_datapath|impl_ir|rz_signal\(2) & (\recop|impl_datapath|impl_ir|rz_signal\(3) & 
-- (\recop|impl_datapath|impl_rf|regs[14][5]~q\))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[6][5]~q\ & ( !\recop|impl_datapath|impl_rf|regs[2][5]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(2) & (\recop|impl_datapath|impl_ir|rz_signal\(3) & 
-- ((\recop|impl_datapath|impl_rf|regs[10][5]~q\)))) # (\recop|impl_datapath|impl_ir|rz_signal\(2) & ((!\recop|impl_datapath|impl_ir|rz_signal\(3)) # ((\recop|impl_datapath|impl_rf|regs[14][5]~q\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[6][5]~q\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[2][5]~q\ & ( (\recop|impl_datapath|impl_ir|rz_signal\(3) & ((!\recop|impl_datapath|impl_ir|rz_signal\(2) & ((\recop|impl_datapath|impl_rf|regs[10][5]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal\(2) & 
-- (\recop|impl_datapath|impl_rf|regs[14][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(2),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(3),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][5]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][5]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][5]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][5]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux58~2_combout\);

-- Location: LABCELL_X57_Y22_N39
\recop|impl_datapath|impl_rf|regs[9][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[9][5]~feeder_combout\ = \recop|impl_datapath|impl_rf|Mux10~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux10~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[9][5]~feeder_combout\);

-- Location: FF_X57_Y22_N41
\recop|impl_datapath|impl_rf|regs[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[9][5]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[9][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[9][5]~q\);

-- Location: FF_X56_Y22_N2
\recop|impl_datapath|impl_rf|regs[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux10~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[13][3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[13][5]~q\);

-- Location: LABCELL_X56_Y23_N39
\recop|impl_datapath|impl_rf|regs[1][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[1][5]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux10~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux10~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[1][5]~feeder_combout\);

-- Location: FF_X56_Y23_N41
\recop|impl_datapath|impl_rf|regs[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[1][5]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[1][5]~q\);

-- Location: LABCELL_X53_Y21_N27
\recop|impl_datapath|impl_rf|Mux58~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux58~1_combout\ = ( \recop|impl_datapath|impl_rf|regs[13][5]~q\ & ( \recop|impl_datapath|impl_rf|regs[1][5]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(2) & ((!\recop|impl_datapath|impl_ir|rz_signal\(3)) # 
-- ((\recop|impl_datapath|impl_rf|regs[9][5]~q\)))) # (\recop|impl_datapath|impl_ir|rz_signal\(2) & (((\recop|impl_datapath|impl_rf|regs[5][5]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal\(3)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[13][5]~q\ & ( 
-- \recop|impl_datapath|impl_rf|regs[1][5]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(2) & ((!\recop|impl_datapath|impl_ir|rz_signal\(3)) # ((\recop|impl_datapath|impl_rf|regs[9][5]~q\)))) # (\recop|impl_datapath|impl_ir|rz_signal\(2) & 
-- (!\recop|impl_datapath|impl_ir|rz_signal\(3) & (\recop|impl_datapath|impl_rf|regs[5][5]~q\))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[13][5]~q\ & ( !\recop|impl_datapath|impl_rf|regs[1][5]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(2) & 
-- (\recop|impl_datapath|impl_ir|rz_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[9][5]~q\)))) # (\recop|impl_datapath|impl_ir|rz_signal\(2) & (((\recop|impl_datapath|impl_rf|regs[5][5]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal\(3)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[13][5]~q\ & ( !\recop|impl_datapath|impl_rf|regs[1][5]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(2) & (\recop|impl_datapath|impl_ir|rz_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[9][5]~q\)))) # 
-- (\recop|impl_datapath|impl_ir|rz_signal\(2) & (!\recop|impl_datapath|impl_ir|rz_signal\(3) & (\recop|impl_datapath|impl_rf|regs[5][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(2),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(3),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][5]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][5]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][5]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][5]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux58~1_combout\);

-- Location: FF_X53_Y20_N34
\recop|impl_datapath|impl_rf|regs[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux10~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[8][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[8][5]~q\);

-- Location: LABCELL_X55_Y23_N9
\recop|impl_datapath|impl_rf|regs~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs~20_combout\ = ( \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|Mux10~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux10~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs~20_combout\);

-- Location: FF_X55_Y23_N11
\recop|impl_datapath|impl_rf|regs[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs~20_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[0][5]~q\);

-- Location: FF_X53_Y21_N2
\recop|impl_datapath|impl_rf|regs[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux10~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[4][3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[4][5]~q\);

-- Location: FF_X56_Y22_N59
\recop|impl_datapath|impl_rf|regs[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux10~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[12][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[12][5]~q\);

-- Location: LABCELL_X53_Y21_N42
\recop|impl_datapath|impl_rf|Mux58~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux58~0_combout\ = ( \recop|impl_datapath|impl_rf|regs[4][5]~q\ & ( \recop|impl_datapath|impl_rf|regs[12][5]~q\ & ( ((!\recop|impl_datapath|impl_ir|rz_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[0][5]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rz_signal\(3) & (\recop|impl_datapath|impl_rf|regs[8][5]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal\(2)) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[4][5]~q\ & ( \recop|impl_datapath|impl_rf|regs[12][5]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rz_signal\(2) & ((!\recop|impl_datapath|impl_ir|rz_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[0][5]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal\(3) & (\recop|impl_datapath|impl_rf|regs[8][5]~q\)))) # 
-- (\recop|impl_datapath|impl_ir|rz_signal\(2) & (((\recop|impl_datapath|impl_ir|rz_signal\(3))))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[4][5]~q\ & ( !\recop|impl_datapath|impl_rf|regs[12][5]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(2) & 
-- ((!\recop|impl_datapath|impl_ir|rz_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[0][5]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal\(3) & (\recop|impl_datapath|impl_rf|regs[8][5]~q\)))) # (\recop|impl_datapath|impl_ir|rz_signal\(2) & 
-- (((!\recop|impl_datapath|impl_ir|rz_signal\(3))))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[4][5]~q\ & ( !\recop|impl_datapath|impl_rf|regs[12][5]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(2) & ((!\recop|impl_datapath|impl_ir|rz_signal\(3) & 
-- ((\recop|impl_datapath|impl_rf|regs[0][5]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal\(3) & (\recop|impl_datapath|impl_rf|regs[8][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][5]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][5]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(2),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(3),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][5]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][5]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux58~0_combout\);

-- Location: FF_X50_Y22_N50
\recop|impl_datapath|impl_rf|regs[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux10~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[7][5]~q\);

-- Location: FF_X51_Y22_N20
\recop|impl_datapath|impl_rf|regs[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux10~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[15][3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[15][5]~q\);

-- Location: FF_X50_Y22_N44
\recop|impl_datapath|impl_rf|regs[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux10~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[3][3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[3][5]~q\);

-- Location: FF_X50_Y22_N20
\recop|impl_datapath|impl_rf|regs[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux10~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[11][3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[11][5]~q\);

-- Location: LABCELL_X50_Y22_N39
\recop|impl_datapath|impl_rf|Mux58~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux58~3_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal\(2) & ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[15][5]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal\(2) & 
-- ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[11][5]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal\(2) & ( !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( 
-- \recop|impl_datapath|impl_rf|regs[7][5]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal\(2) & ( !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[3][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][5]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][5]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][5]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][5]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(2),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux58~3_combout\);

-- Location: LABCELL_X53_Y21_N12
\recop|impl_datapath|impl_rf|Mux58~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux58~4_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|Mux58~3_combout\ & ( (\recop|impl_datapath|impl_rf|Mux58~1_combout\) # 
-- (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\) ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|Mux58~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|Mux58~0_combout\))) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux58~2_combout\)) ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_rf|Mux58~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & \recop|impl_datapath|impl_rf|Mux58~1_combout\) ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_rf|Mux58~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|Mux58~0_combout\))) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|Mux58~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000010100000101000010001101110110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux58~2_combout\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux58~1_combout\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux58~0_combout\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux58~3_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux58~4_combout\);

-- Location: LABCELL_X53_Y23_N15
\recop|impl_datapath|impl_alu|operand_2[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|operand_2[5]~5_combout\ = ( \recop|impl_datapath|impl_rf|Mux42~4_combout\ & ( (!\recop|impl_control_unit|alu_sel_op2_signal~q\) # (\recop|impl_datapath|impl_rf|Mux58~4_combout\) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux42~4_combout\ & ( (\recop|impl_control_unit|alu_sel_op2_signal~q\ & \recop|impl_datapath|impl_rf|Mux58~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_control_unit|ALT_INV_alu_sel_op2_signal~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux58~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux42~4_combout\,
	combout => \recop|impl_datapath|impl_alu|operand_2[5]~5_combout\);

-- Location: LABCELL_X56_Y23_N48
\recop|impl_datapath|impl_alu|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux11~0_combout\ = ( \recop|impl_datapath|impl_rf|Mux43~4_combout\ & ( (!\recop|impl_control_unit|alu_sel_op1_signal\(0)) # (\recop|impl_datapath|impl_ir|operand_signal[4]~DUPLICATE_q\) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux43~4_combout\ & ( (\recop|impl_control_unit|alu_sel_op1_signal\(0) & \recop|impl_datapath|impl_ir|operand_signal[4]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(0),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal[4]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux43~4_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux11~0_combout\);

-- Location: LABCELL_X56_Y23_N3
\recop|impl_datapath|impl_alu|operand_2[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|operand_2[4]~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux59~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux43~4_combout\ ) ) # ( !\recop|impl_datapath|impl_rf|Mux59~4_combout\ & ( 
-- \recop|impl_datapath|impl_rf|Mux43~4_combout\ & ( !\recop|impl_control_unit|alu_sel_op2_signal~q\ ) ) ) # ( \recop|impl_datapath|impl_rf|Mux59~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux43~4_combout\ & ( \recop|impl_control_unit|alu_sel_op2_signal~q\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_control_unit|ALT_INV_alu_sel_op2_signal~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux59~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux43~4_combout\,
	combout => \recop|impl_datapath|impl_alu|operand_2[4]~4_combout\);

-- Location: LABCELL_X55_Y23_N15
\recop|impl_datapath|impl_alu|operand_2[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|operand_2[3]~0_combout\ = ( \recop|impl_datapath|impl_rf|Mux44~4_combout\ & ( (!\recop|impl_control_unit|alu_sel_op2_signal~q\) # (\recop|impl_datapath|impl_rf|Mux60~4_combout\) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux44~4_combout\ & ( (\recop|impl_control_unit|alu_sel_op2_signal~q\ & \recop|impl_datapath|impl_rf|Mux60~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_control_unit|ALT_INV_alu_sel_op2_signal~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux60~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux44~4_combout\,
	combout => \recop|impl_datapath|impl_alu|operand_2[3]~0_combout\);

-- Location: LABCELL_X55_Y24_N18
\recop|impl_datapath|impl_alu|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux12~0_combout\ = ( \recop|impl_datapath|impl_ir|operand_signal\(3) & ( \recop|impl_datapath|impl_rf|Mux44~4_combout\ ) ) # ( !\recop|impl_datapath|impl_ir|operand_signal\(3) & ( \recop|impl_datapath|impl_rf|Mux44~4_combout\ 
-- & ( !\recop|impl_control_unit|alu_sel_op1_signal\(0) ) ) ) # ( \recop|impl_datapath|impl_ir|operand_signal\(3) & ( !\recop|impl_datapath|impl_rf|Mux44~4_combout\ & ( \recop|impl_control_unit|alu_sel_op1_signal\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(0),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(3),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux44~4_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux12~0_combout\);

-- Location: MLABCELL_X52_Y23_N12
\recop|impl_datapath|impl_alu|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Add0~1_sumout\ = SUM(( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux12~0_combout\) # (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( 
-- \recop|impl_datapath|impl_alu|operand_2[3]~0_combout\ ) + ( \recop|impl_datapath|impl_alu|Add0~6\ ))
-- \recop|impl_datapath|impl_alu|Add0~2\ = CARRY(( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux12~0_combout\) # (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( 
-- \recop|impl_datapath|impl_alu|operand_2[3]~0_combout\ ) + ( \recop|impl_datapath|impl_alu|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(0),
	datab => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datac => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[3]~0_combout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_Mux12~0_combout\,
	cin => \recop|impl_datapath|impl_alu|Add0~6\,
	sumout => \recop|impl_datapath|impl_alu|Add0~1_sumout\,
	cout => \recop|impl_datapath|impl_alu|Add0~2\);

-- Location: MLABCELL_X52_Y23_N15
\recop|impl_datapath|impl_alu|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Add0~21_sumout\ = SUM(( \recop|impl_datapath|impl_alu|operand_2[4]~4_combout\ ) + ( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux11~0_combout\) # 
-- (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( \recop|impl_datapath|impl_alu|Add0~2\ ))
-- \recop|impl_datapath|impl_alu|Add0~22\ = CARRY(( \recop|impl_datapath|impl_alu|operand_2[4]~4_combout\ ) + ( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux11~0_combout\) # 
-- (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( \recop|impl_datapath|impl_alu|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001101010011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(0),
	datab => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datac => \recop|impl_datapath|impl_alu|ALT_INV_Mux11~0_combout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[4]~4_combout\,
	cin => \recop|impl_datapath|impl_alu|Add0~2\,
	sumout => \recop|impl_datapath|impl_alu|Add0~21_sumout\,
	cout => \recop|impl_datapath|impl_alu|Add0~22\);

-- Location: MLABCELL_X52_Y23_N18
\recop|impl_datapath|impl_alu|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Add0~25_sumout\ = SUM(( \recop|impl_datapath|impl_alu|operand_2[5]~5_combout\ ) + ( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux10~0_combout\) # 
-- (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( \recop|impl_datapath|impl_alu|Add0~22\ ))
-- \recop|impl_datapath|impl_alu|Add0~26\ = CARRY(( \recop|impl_datapath|impl_alu|operand_2[5]~5_combout\ ) + ( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux10~0_combout\) # 
-- (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( \recop|impl_datapath|impl_alu|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110001101100011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datab => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(0),
	datac => \recop|impl_datapath|impl_alu|ALT_INV_Mux10~0_combout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[5]~5_combout\,
	cin => \recop|impl_datapath|impl_alu|Add0~22\,
	sumout => \recop|impl_datapath|impl_alu|Add0~25_sumout\,
	cout => \recop|impl_datapath|impl_alu|Add0~26\);

-- Location: LABCELL_X53_Y23_N57
\recop|impl_datapath|impl_alu|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux21~0_combout\ = ( \recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( \recop|impl_control_unit|alu_sel_op1_signal\(1) & ( (\recop|impl_datapath|impl_alu|Add0~25_sumout\ & \recop|impl_datapath|impl_alu|Mux27~0_combout\) ) ) 
-- ) # ( !\recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( \recop|impl_control_unit|alu_sel_op1_signal\(1) & ( (\recop|impl_datapath|impl_alu|operand_2[5]~5_combout\ & \recop|impl_datapath|impl_alu|Mux27~0_combout\) ) ) ) # ( 
-- \recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( !\recop|impl_control_unit|alu_sel_op1_signal\(1) & ( (!\recop|impl_datapath|impl_alu|Mux27~0_combout\ & (\recop|impl_datapath|impl_alu|Mux10~0_combout\ & 
-- ((\recop|impl_datapath|impl_alu|operand_2[5]~5_combout\)))) # (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & (((\recop|impl_datapath|impl_alu|Add0~25_sumout\)))) ) ) ) # ( !\recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( 
-- !\recop|impl_control_unit|alu_sel_op1_signal\(1) & ( (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & ((\recop|impl_datapath|impl_alu|operand_2[5]~5_combout\) # (\recop|impl_datapath|impl_alu|Mux10~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000001010011001100000000000011110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_alu|ALT_INV_Mux10~0_combout\,
	datab => \recop|impl_datapath|impl_alu|ALT_INV_Add0~25_sumout\,
	datac => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[5]~5_combout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~0_combout\,
	datae => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~1_combout\,
	dataf => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	combout => \recop|impl_datapath|impl_alu|Mux21~0_combout\);

-- Location: LABCELL_X53_Y23_N39
\recop|impl_datapath|impl_alu|result[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|result\(5) = ( \recop|impl_datapath|impl_alu|Mux32~0_combout\ & ( \recop|impl_datapath|impl_alu|result\(5) ) ) # ( !\recop|impl_datapath|impl_alu|Mux32~0_combout\ & ( \recop|impl_datapath|impl_alu|Mux21~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_alu|ALT_INV_result\(5),
	datad => \recop|impl_datapath|impl_alu|ALT_INV_Mux21~0_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Mux32~0_combout\,
	combout => \recop|impl_datapath|impl_alu|result\(5));

-- Location: FF_X53_Y25_N8
\recop|impl_datapath|impl_pc|pc_out_signal[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pc|Mux8~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pc|pc_out_signal[6]~DUPLICATE_q\);

-- Location: FF_X55_Y22_N8
\recop|impl_datapath|impl_rf|regs[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux9~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[2][3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[2][6]~q\);

-- Location: FF_X55_Y22_N38
\recop|impl_datapath|impl_rf|regs[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux9~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[1][6]~q\);

-- Location: LABCELL_X55_Y23_N12
\recop|impl_datapath|impl_rf|regs~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs~21_combout\ = ( \recop|impl_datapath|impl_rf|Mux9~0_combout\ & ( \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux9~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs~21_combout\);

-- Location: FF_X55_Y23_N14
\recop|impl_datapath|impl_rf|regs[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs~21_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[0][6]~q\);

-- Location: LABCELL_X55_Y22_N0
\recop|impl_datapath|impl_rf|Mux57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux57~0_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_ir|rz_signal\(1) & ( \recop|impl_datapath|impl_rf|regs[3][6]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( 
-- \recop|impl_datapath|impl_ir|rz_signal\(1) & ( \recop|impl_datapath|impl_rf|regs[2][6]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( !\recop|impl_datapath|impl_ir|rz_signal\(1) & ( \recop|impl_datapath|impl_rf|regs[1][6]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( !\recop|impl_datapath|impl_ir|rz_signal\(1) & ( \recop|impl_datapath|impl_rf|regs[0][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][6]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][6]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][6]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][6]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(1),
	combout => \recop|impl_datapath|impl_rf|Mux57~0_combout\);

-- Location: FF_X51_Y22_N2
\recop|impl_datapath|impl_rf|regs[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux9~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[5][3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[5][6]~q\);

-- Location: FF_X50_Y21_N50
\recop|impl_datapath|impl_rf|regs[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux9~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[6][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[6][6]~q\);

-- Location: FF_X50_Y21_N35
\recop|impl_datapath|impl_rf|regs[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux9~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[4][3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[4][6]~q\);

-- Location: FF_X50_Y22_N38
\recop|impl_datapath|impl_rf|regs[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux9~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[7][6]~q\);

-- Location: LABCELL_X51_Y22_N3
\recop|impl_datapath|impl_rf|Mux57~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux57~1_combout\ = ( \recop|impl_datapath|impl_rf|regs[7][6]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_ir|rz_signal\(1)) # (\recop|impl_datapath|impl_rf|regs[5][6]~q\) ) ) ) # 
-- ( !\recop|impl_datapath|impl_rf|regs[7][6]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_rf|regs[5][6]~q\ & !\recop|impl_datapath|impl_ir|rz_signal\(1)) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[7][6]~q\ & 
-- ( !\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(1) & ((\recop|impl_datapath|impl_rf|regs[4][6]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal\(1) & (\recop|impl_datapath|impl_rf|regs[6][6]~q\)) ) ) 
-- ) # ( !\recop|impl_datapath|impl_rf|regs[7][6]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(1) & ((\recop|impl_datapath|impl_rf|regs[4][6]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal\(1) 
-- & (\recop|impl_datapath|impl_rf|regs[6][6]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][6]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][6]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(1),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][6]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][6]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux57~1_combout\);

-- Location: FF_X53_Y20_N2
\recop|impl_datapath|impl_rf|regs[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux9~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[8][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[8][6]~q\);

-- Location: FF_X53_Y20_N8
\recop|impl_datapath|impl_rf|regs[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux9~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[10][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[10][6]~q\);

-- Location: LABCELL_X50_Y20_N48
\recop|impl_datapath|impl_rf|regs[9][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[9][6]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux9~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux9~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[9][6]~feeder_combout\);

-- Location: FF_X50_Y20_N50
\recop|impl_datapath|impl_rf|regs[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[9][6]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[9][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[9][6]~q\);

-- Location: FF_X53_Y20_N26
\recop|impl_datapath|impl_rf|regs[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux9~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[11][3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[11][6]~q\);

-- Location: LABCELL_X53_Y20_N27
\recop|impl_datapath|impl_rf|Mux57~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux57~2_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[11][6]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[9][6]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[10][6]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[8][6]~q\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][6]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][6]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][6]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][6]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	combout => \recop|impl_datapath|impl_rf|Mux57~2_combout\);

-- Location: FF_X56_Y22_N8
\recop|impl_datapath|impl_rf|regs[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux9~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[13][3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[13][6]~q\);

-- Location: FF_X56_Y22_N14
\recop|impl_datapath|impl_rf|regs[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux9~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[14][3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[14][6]~q\);

-- Location: FF_X56_Y22_N47
\recop|impl_datapath|impl_rf|regs[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux9~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[12][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[12][6]~q\);

-- Location: FF_X53_Y23_N29
\recop|impl_datapath|impl_rf|regs[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|Mux9~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[15][3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[15][6]~q\);

-- Location: LABCELL_X56_Y22_N9
\recop|impl_datapath|impl_rf|Mux57~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux57~3_combout\ = ( \recop|impl_datapath|impl_rf|regs[12][6]~q\ & ( \recop|impl_datapath|impl_rf|regs[15][6]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(0) & (((!\recop|impl_datapath|impl_ir|rz_signal\(1)) # 
-- (\recop|impl_datapath|impl_rf|regs[14][6]~q\)))) # (\recop|impl_datapath|impl_ir|rz_signal\(0) & (((\recop|impl_datapath|impl_ir|rz_signal\(1))) # (\recop|impl_datapath|impl_rf|regs[13][6]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[12][6]~q\ & ( 
-- \recop|impl_datapath|impl_rf|regs[15][6]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(0) & (((\recop|impl_datapath|impl_rf|regs[14][6]~q\ & \recop|impl_datapath|impl_ir|rz_signal\(1))))) # (\recop|impl_datapath|impl_ir|rz_signal\(0) & 
-- (((\recop|impl_datapath|impl_ir|rz_signal\(1))) # (\recop|impl_datapath|impl_rf|regs[13][6]~q\))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[12][6]~q\ & ( !\recop|impl_datapath|impl_rf|regs[15][6]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(0) & 
-- (((!\recop|impl_datapath|impl_ir|rz_signal\(1)) # (\recop|impl_datapath|impl_rf|regs[14][6]~q\)))) # (\recop|impl_datapath|impl_ir|rz_signal\(0) & (\recop|impl_datapath|impl_rf|regs[13][6]~q\ & ((!\recop|impl_datapath|impl_ir|rz_signal\(1))))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[12][6]~q\ & ( !\recop|impl_datapath|impl_rf|regs[15][6]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(0) & (((\recop|impl_datapath|impl_rf|regs[14][6]~q\ & \recop|impl_datapath|impl_ir|rz_signal\(1))))) # 
-- (\recop|impl_datapath|impl_ir|rz_signal\(0) & (\recop|impl_datapath|impl_rf|regs[13][6]~q\ & ((!\recop|impl_datapath|impl_ir|rz_signal\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][6]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][6]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(1),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][6]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][6]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux57~3_combout\);

-- Location: MLABCELL_X52_Y22_N48
\recop|impl_datapath|impl_rf|Mux57~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux57~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux57~2_combout\ & ( \recop|impl_datapath|impl_rf|Mux57~3_combout\ & ( ((!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|Mux57~0_combout\)) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|Mux57~1_combout\)))) # (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux57~2_combout\ & ( \recop|impl_datapath|impl_rf|Mux57~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|Mux57~0_combout\))) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_rf|Mux57~1_combout\)) # (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\))) ) ) ) # ( 
-- \recop|impl_datapath|impl_rf|Mux57~2_combout\ & ( !\recop|impl_datapath|impl_rf|Mux57~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_rf|Mux57~0_combout\)) # 
-- (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\))) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|Mux57~1_combout\)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux57~2_combout\ & ( !\recop|impl_datapath|impl_rf|Mux57~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|Mux57~0_combout\)) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|Mux57~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux57~0_combout\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux57~1_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux57~2_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux57~3_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux57~4_combout\);

-- Location: LABCELL_X53_Y22_N24
\recop|impl_datapath|impl_alu|operand_2[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|operand_2[6]~6_combout\ = ( \recop|impl_datapath|impl_rf|Mux41~4_combout\ & ( (!\recop|impl_control_unit|alu_sel_op2_signal~q\) # (\recop|impl_datapath|impl_rf|Mux57~4_combout\) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux41~4_combout\ & ( (\recop|impl_control_unit|alu_sel_op2_signal~q\ & \recop|impl_datapath|impl_rf|Mux57~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_control_unit|ALT_INV_alu_sel_op2_signal~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux57~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux41~4_combout\,
	combout => \recop|impl_datapath|impl_alu|operand_2[6]~6_combout\);

-- Location: LABCELL_X53_Y23_N30
\recop|impl_datapath|impl_alu|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux9~0_combout\ = ( \recop|impl_datapath|impl_rf|Mux41~4_combout\ & ( (!\recop|impl_control_unit|alu_sel_op1_signal\(0)) # (\recop|impl_datapath|impl_ir|operand_signal\(6)) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux41~4_combout\ & ( (\recop|impl_datapath|impl_ir|operand_signal\(6) & \recop|impl_control_unit|alu_sel_op1_signal\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(6),
	datad => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(0),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux41~4_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux9~0_combout\);

-- Location: MLABCELL_X52_Y23_N21
\recop|impl_datapath|impl_alu|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Add0~29_sumout\ = SUM(( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux9~0_combout\) # (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( 
-- \recop|impl_datapath|impl_alu|operand_2[6]~6_combout\ ) + ( \recop|impl_datapath|impl_alu|Add0~26\ ))
-- \recop|impl_datapath|impl_alu|Add0~30\ = CARRY(( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux9~0_combout\) # (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( 
-- \recop|impl_datapath|impl_alu|operand_2[6]~6_combout\ ) + ( \recop|impl_datapath|impl_alu|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datab => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(0),
	datac => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[6]~6_combout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_Mux9~0_combout\,
	cin => \recop|impl_datapath|impl_alu|Add0~26\,
	sumout => \recop|impl_datapath|impl_alu|Add0~29_sumout\,
	cout => \recop|impl_datapath|impl_alu|Add0~30\);

-- Location: LABCELL_X53_Y23_N9
\recop|impl_datapath|impl_alu|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux22~0_combout\ = ( \recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( \recop|impl_datapath|impl_alu|Add0~29_sumout\ & ( ((\recop|impl_datapath|impl_alu|operand_2[6]~6_combout\ & 
-- (\recop|impl_datapath|impl_alu|Mux9~0_combout\ & !\recop|impl_control_unit|alu_sel_op1_signal\(1)))) # (\recop|impl_datapath|impl_alu|Mux27~0_combout\) ) ) ) # ( !\recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( 
-- \recop|impl_datapath|impl_alu|Add0~29_sumout\ & ( (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & (((\recop|impl_datapath|impl_alu|Mux9~0_combout\ & !\recop|impl_control_unit|alu_sel_op1_signal\(1))) # 
-- (\recop|impl_datapath|impl_alu|operand_2[6]~6_combout\))) ) ) ) # ( \recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( !\recop|impl_datapath|impl_alu|Add0~29_sumout\ & ( (\recop|impl_datapath|impl_alu|operand_2[6]~6_combout\ & 
-- (\recop|impl_datapath|impl_alu|Mux9~0_combout\ & (!\recop|impl_control_unit|alu_sel_op1_signal\(1) & !\recop|impl_datapath|impl_alu|Mux27~0_combout\))) ) ) ) # ( !\recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( 
-- !\recop|impl_datapath|impl_alu|Add0~29_sumout\ & ( (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & (((\recop|impl_datapath|impl_alu|Mux9~0_combout\ & !\recop|impl_control_unit|alu_sel_op1_signal\(1))) # 
-- (\recop|impl_datapath|impl_alu|operand_2[6]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110101000100000000000000000000011101010001000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[6]~6_combout\,
	datab => \recop|impl_datapath|impl_alu|ALT_INV_Mux9~0_combout\,
	datac => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datad => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~0_combout\,
	datae => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~1_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Add0~29_sumout\,
	combout => \recop|impl_datapath|impl_alu|Mux22~0_combout\);

-- Location: LABCELL_X53_Y23_N24
\recop|impl_datapath|impl_alu|result[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|result\(6) = ( \recop|impl_datapath|impl_alu|Mux22~0_combout\ & ( (!\recop|impl_datapath|impl_alu|Mux32~0_combout\) # (\recop|impl_datapath|impl_alu|result\(6)) ) ) # ( !\recop|impl_datapath|impl_alu|Mux22~0_combout\ & ( 
-- (\recop|impl_datapath|impl_alu|Mux32~0_combout\ & \recop|impl_datapath|impl_alu|result\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_alu|ALT_INV_Mux32~0_combout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_result\(6),
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Mux22~0_combout\,
	combout => \recop|impl_datapath|impl_alu|result\(6));

-- Location: LABCELL_X55_Y22_N30
\recop|impl_datapath|data_mem_in_data[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_data[6]~6_combout\ = ( \recop|impl_datapath|impl_pc|pc_out_signal[6]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|Mux41~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_in_signal\(1) & 
-- ((\recop|impl_control_unit|dm_sel_in_signal\(0)) # (\recop|impl_datapath|impl_ir|operand_signal\(6)))) # (\recop|impl_control_unit|dm_sel_in_signal\(1) & ((!\recop|impl_control_unit|dm_sel_in_signal\(0)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pc|pc_out_signal[6]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|Mux41~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_in_signal\(0) & ((\recop|impl_control_unit|dm_sel_in_signal\(1)) # 
-- (\recop|impl_datapath|impl_ir|operand_signal\(6)))) ) ) ) # ( \recop|impl_datapath|impl_pc|pc_out_signal[6]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_rf|Mux41~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_in_signal\(1) & 
-- ((\recop|impl_control_unit|dm_sel_in_signal\(0)) # (\recop|impl_datapath|impl_ir|operand_signal\(6)))) ) ) ) # ( !\recop|impl_datapath|impl_pc|pc_out_signal[6]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_rf|Mux41~4_combout\ & ( 
-- (\recop|impl_datapath|impl_ir|operand_signal\(6) & (!\recop|impl_control_unit|dm_sel_in_signal\(1) & !\recop|impl_control_unit|dm_sel_in_signal\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010011000100110001110000011100000111110001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(6),
	datab => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(1),
	datac => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(0),
	datae => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[6]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux41~4_combout\,
	combout => \recop|impl_datapath|data_mem_in_data[6]~6_combout\);

-- Location: FF_X48_Y21_N40
\recop|impl_datapath|fetch_inst_2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sclr => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_3~q\,
	sload => VCC,
	ena => \recop|impl_datapath|fetch_inst_2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_2\(7));

-- Location: FF_X51_Y22_N35
\recop|impl_datapath|impl_ir|operand_signal[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_2\(7),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|operand_signal\(7));

-- Location: FF_X50_Y22_N5
\recop|impl_datapath|impl_rf|regs[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux8~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[7][7]~q\);

-- Location: FF_X50_Y22_N8
\recop|impl_datapath|impl_rf|regs[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux8~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[11][3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[11][7]~q\);

-- Location: FF_X53_Y23_N20
\recop|impl_datapath|impl_rf|regs[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux8~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[15][3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[15][7]~q\);

-- Location: FF_X50_Y22_N17
\recop|impl_datapath|impl_rf|regs[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux8~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[3][3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[3][7]~q\);

-- Location: LABCELL_X50_Y22_N57
\recop|impl_datapath|impl_rf|Mux56~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux56~3_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal\(2) & ( \recop|impl_datapath|impl_rf|regs[3][7]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[7][7]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[15][7]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal\(2) & ( \recop|impl_datapath|impl_rf|regs[3][7]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\) # (\recop|impl_datapath|impl_rf|regs[11][7]~q\) ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal\(2) & ( !\recop|impl_datapath|impl_rf|regs[3][7]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[7][7]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[15][7]~q\))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rz_signal\(2) & ( !\recop|impl_datapath|impl_rf|regs[3][7]~q\ & ( (\recop|impl_datapath|impl_rf|regs[11][7]~q\ & \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010000111111111111001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][7]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][7]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][7]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(2),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][7]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux56~3_combout\);

-- Location: FF_X52_Y22_N38
\recop|impl_datapath|impl_rf|regs[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux8~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[6][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[6][7]~q\);

-- Location: FF_X52_Y22_N11
\recop|impl_datapath|impl_rf|regs[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux8~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[2][3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[2][7]~q\);

-- Location: FF_X53_Y22_N8
\recop|impl_datapath|impl_rf|regs[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux8~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[10][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[10][7]~q\);

-- Location: MLABCELL_X52_Y22_N33
\recop|impl_datapath|impl_rf|Mux56~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux56~2_combout\ = ( \recop|impl_datapath|impl_rf|regs[10][7]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[6][7]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[14][7]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[10][7]~q\ & ( 
-- \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[6][7]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|regs[14][7]~q\))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[10][7]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_rf|regs[2][7]~q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[10][7]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_rf|regs[2][7]~q\ & 
-- !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][7]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][7]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][7]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][7]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux56~2_combout\);

-- Location: FF_X55_Y23_N2
\recop|impl_datapath|impl_rf|regs[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux8~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[8][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[8][7]~q\);

-- Location: LABCELL_X55_Y23_N30
\recop|impl_datapath|impl_rf|regs~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs~22_combout\ = ( \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|Mux8~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux8~0_combout\,
	datae => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|regs~22_combout\);

-- Location: FF_X55_Y23_N32
\recop|impl_datapath|impl_rf|regs[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs~22_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[0][7]~q\);

-- Location: FF_X55_Y23_N56
\recop|impl_datapath|impl_rf|regs[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux8~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[4][3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[4][7]~q\);

-- Location: FF_X53_Y22_N20
\recop|impl_datapath|impl_rf|regs[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux8~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[12][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[12][7]~q\);

-- Location: LABCELL_X55_Y23_N36
\recop|impl_datapath|impl_rf|Mux56~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux56~0_combout\ = ( \recop|impl_datapath|impl_rf|regs[12][7]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_rf|regs[4][7]~q\) # 
-- (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[12][7]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- \recop|impl_datapath|impl_rf|regs[4][7]~q\) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[12][7]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|regs[0][7]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[8][7]~q\)) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[12][7]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[0][7]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[8][7]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][7]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][7]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][7]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][7]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux56~0_combout\);

-- Location: FF_X57_Y20_N2
\recop|impl_datapath|impl_rf|regs[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux8~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[9][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[9][7]~q\);

-- Location: LABCELL_X57_Y20_N18
\recop|impl_datapath|impl_rf|regs[1][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[1][7]~feeder_combout\ = \recop|impl_datapath|impl_rf|Mux8~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux8~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[1][7]~feeder_combout\);

-- Location: FF_X57_Y20_N20
\recop|impl_datapath|impl_rf|regs[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[1][7]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[1][7]~q\);

-- Location: LABCELL_X57_Y20_N27
\recop|impl_datapath|impl_rf|regs[5][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[5][7]~feeder_combout\ = \recop|impl_datapath|impl_rf|Mux8~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux8~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[5][7]~feeder_combout\);

-- Location: FF_X57_Y20_N29
\recop|impl_datapath|impl_rf|regs[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[5][7]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[5][3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[5][7]~q\);

-- Location: LABCELL_X56_Y20_N12
\recop|impl_datapath|impl_rf|regs[13][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[13][7]~feeder_combout\ = \recop|impl_datapath|impl_rf|Mux8~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux8~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[13][7]~feeder_combout\);

-- Location: FF_X56_Y20_N14
\recop|impl_datapath|impl_rf|regs[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[13][7]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[13][3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[13][7]~q\);

-- Location: LABCELL_X57_Y20_N57
\recop|impl_datapath|impl_rf|Mux56~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux56~1_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[13][7]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[9][7]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[5][7]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( 
-- \recop|impl_datapath|impl_rf|regs[1][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][7]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][7]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][7]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][7]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux56~1_combout\);

-- Location: MLABCELL_X52_Y22_N3
\recop|impl_datapath|impl_rf|Mux56~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux56~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux56~0_combout\ & ( \recop|impl_datapath|impl_rf|Mux56~1_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\) # 
-- ((!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|Mux56~2_combout\))) # (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux56~3_combout\))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux56~0_combout\ & ( \recop|impl_datapath|impl_rf|Mux56~1_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & 
-- \recop|impl_datapath|impl_rf|Mux56~2_combout\)))) # (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\)) # (\recop|impl_datapath|impl_rf|Mux56~3_combout\))) ) ) ) # ( 
-- \recop|impl_datapath|impl_rf|Mux56~0_combout\ & ( !\recop|impl_datapath|impl_rf|Mux56~1_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_rf|Mux56~2_combout\)))) # (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux56~3_combout\ & (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux56~0_combout\ & ( !\recop|impl_datapath|impl_rf|Mux56~1_combout\ & ( (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|Mux56~2_combout\))) # (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux56~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux56~3_combout\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux56~2_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux56~0_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux56~1_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux56~4_combout\);

-- Location: LABCELL_X53_Y22_N9
\recop|impl_datapath|data_mem_in_addr[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_addr[7]~7_combout\ = ( \recop|impl_datapath|impl_rf|Mux40~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux56~4_combout\ & ( ((!\recop|impl_control_unit|dm_sel_addr_signal\(0) & 
-- (\recop|impl_datapath|impl_ir|operand_signal\(7))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0) & ((\recop|impl_datapath|impl_pc|pc_out_signal[7]~DUPLICATE_q\)))) # (\recop|impl_control_unit|dm_sel_addr_signal\(1)) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux40~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux56~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(1) & ((!\recop|impl_control_unit|dm_sel_addr_signal\(0) & 
-- (\recop|impl_datapath|impl_ir|operand_signal\(7))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0) & ((\recop|impl_datapath|impl_pc|pc_out_signal[7]~DUPLICATE_q\))))) # (\recop|impl_control_unit|dm_sel_addr_signal\(1) & 
-- (((\recop|impl_control_unit|dm_sel_addr_signal\(0))))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux40~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux56~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(1) & 
-- ((!\recop|impl_control_unit|dm_sel_addr_signal\(0) & (\recop|impl_datapath|impl_ir|operand_signal\(7))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0) & ((\recop|impl_datapath|impl_pc|pc_out_signal[7]~DUPLICATE_q\))))) # 
-- (\recop|impl_control_unit|dm_sel_addr_signal\(1) & (((!\recop|impl_control_unit|dm_sel_addr_signal\(0))))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux40~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux56~4_combout\ & ( 
-- (!\recop|impl_control_unit|dm_sel_addr_signal\(1) & ((!\recop|impl_control_unit|dm_sel_addr_signal\(0) & (\recop|impl_datapath|impl_ir|operand_signal\(7))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0) & 
-- ((\recop|impl_datapath|impl_pc|pc_out_signal[7]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(7),
	datab => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[7]~DUPLICATE_q\,
	datac => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(1),
	datad => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(0),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux40~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux56~4_combout\,
	combout => \recop|impl_datapath|data_mem_in_addr[7]~7_combout\);

-- Location: MLABCELL_X52_Y22_N18
\recop|impl_datapath|data_mem_in_data[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_data[8]~8_combout\ = ( \recop|impl_control_unit|dm_sel_in_signal\(0) & ( \recop|impl_datapath|impl_ir|operand_signal\(8) & ( (\recop|impl_datapath|impl_pc|pc_out_signal\(8) & !\recop|impl_control_unit|dm_sel_in_signal\(1)) 
-- ) ) ) # ( !\recop|impl_control_unit|dm_sel_in_signal\(0) & ( \recop|impl_datapath|impl_ir|operand_signal\(8) & ( (!\recop|impl_control_unit|dm_sel_in_signal\(1)) # (\recop|impl_datapath|impl_rf|Mux39~4_combout\) ) ) ) # ( 
-- \recop|impl_control_unit|dm_sel_in_signal\(0) & ( !\recop|impl_datapath|impl_ir|operand_signal\(8) & ( (\recop|impl_datapath|impl_pc|pc_out_signal\(8) & !\recop|impl_control_unit|dm_sel_in_signal\(1)) ) ) ) # ( 
-- !\recop|impl_control_unit|dm_sel_in_signal\(0) & ( !\recop|impl_datapath|impl_ir|operand_signal\(8) & ( (\recop|impl_datapath|impl_rf|Mux39~4_combout\ & \recop|impl_control_unit|dm_sel_in_signal\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010000000011111111000011110101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(8),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux39~4_combout\,
	datad => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(1),
	datae => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(0),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(8),
	combout => \recop|impl_datapath|data_mem_in_data[8]~8_combout\);

-- Location: FF_X48_Y21_N16
\recop|impl_datapath|fetch_inst_2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sclr => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_3~q\,
	sload => VCC,
	ena => \recop|impl_datapath|fetch_inst_2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_2\(9));

-- Location: FF_X53_Y25_N37
\recop|impl_datapath|impl_ir|operand_signal[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_2\(9),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|operand_signal[9]~DUPLICATE_q\);

-- Location: LABCELL_X51_Y21_N45
\recop|impl_datapath|impl_rf|regs~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs~24_combout\ = ( \recop|impl_datapath|impl_rf|Mux6~0_combout\ & ( \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux6~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs~24_combout\);

-- Location: FF_X51_Y21_N47
\recop|impl_datapath|impl_rf|regs[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs~24_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[0][9]~q\);

-- Location: FF_X53_Y21_N8
\recop|impl_datapath|impl_rf|regs[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux6~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[4][3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[4][9]~q\);

-- Location: FF_X56_Y21_N44
\recop|impl_datapath|impl_rf|regs[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux6~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[12][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[12][9]~q\);

-- Location: LABCELL_X53_Y21_N57
\recop|impl_datapath|impl_rf|Mux54~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux54~0_combout\ = ( \recop|impl_datapath|impl_rf|regs[12][9]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_ir|rz_signal\(3)) # (\recop|impl_datapath|impl_rf|regs[4][9]~q\) ) ) ) 
-- # ( !\recop|impl_datapath|impl_rf|regs[12][9]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_rf|regs[4][9]~q\ & !\recop|impl_datapath|impl_ir|rz_signal\(3)) ) ) ) # ( 
-- \recop|impl_datapath|impl_rf|regs[12][9]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(3) & (\recop|impl_datapath|impl_rf|regs[0][9]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal\(3) & 
-- ((\recop|impl_datapath|impl_rf|regs[8][9]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[12][9]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(3) & 
-- (\recop|impl_datapath|impl_rf|regs[0][9]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[8][9]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][9]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][9]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][9]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(3),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][9]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux54~0_combout\);

-- Location: FF_X51_Y21_N14
\recop|impl_datapath|impl_rf|regs[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux6~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[1][9]~q\);

-- Location: LABCELL_X50_Y20_N57
\recop|impl_datapath|impl_rf|regs[9][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[9][9]~feeder_combout\ = \recop|impl_datapath|impl_rf|Mux6~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux6~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[9][9]~feeder_combout\);

-- Location: FF_X50_Y20_N58
\recop|impl_datapath|impl_rf|regs[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[9][9]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[9][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[9][9]~q\);

-- Location: FF_X51_Y23_N11
\recop|impl_datapath|impl_rf|regs[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux6~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[13][3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[13][9]~q\);

-- Location: FF_X51_Y21_N11
\recop|impl_datapath|impl_rf|regs[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux6~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[5][3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[5][9]~q\);

-- Location: LABCELL_X51_Y21_N6
\recop|impl_datapath|impl_rf|Mux54~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux54~1_combout\ = ( \recop|impl_datapath|impl_rf|regs[13][9]~q\ & ( \recop|impl_datapath|impl_rf|regs[5][9]~q\ & ( ((!\recop|impl_datapath|impl_ir|rz_signal\(3) & (\recop|impl_datapath|impl_rf|regs[1][9]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rz_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[9][9]~q\)))) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[13][9]~q\ & ( \recop|impl_datapath|impl_rf|regs[5][9]~q\ 
-- & ( (!\recop|impl_datapath|impl_ir|rz_signal\(3) & (((\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\)) # (\recop|impl_datapath|impl_rf|regs[1][9]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal\(3) & (((\recop|impl_datapath|impl_rf|regs[9][9]~q\ & 
-- !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\)))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[13][9]~q\ & ( !\recop|impl_datapath|impl_rf|regs[5][9]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(3) & 
-- (\recop|impl_datapath|impl_rf|regs[1][9]~q\ & ((!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\)))) # (\recop|impl_datapath|impl_ir|rz_signal\(3) & (((\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_rf|regs[9][9]~q\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[13][9]~q\ & ( !\recop|impl_datapath|impl_rf|regs[5][9]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- ((!\recop|impl_datapath|impl_ir|rz_signal\(3) & (\recop|impl_datapath|impl_rf|regs[1][9]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[9][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(3),
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][9]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][9]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][9]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][9]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux54~1_combout\);

-- Location: FF_X56_Y24_N56
\recop|impl_datapath|impl_rf|regs[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux6~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[6][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[6][9]~q\);

-- Location: FF_X56_Y24_N44
\recop|impl_datapath|impl_rf|regs[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux6~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[10][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[10][9]~q\);

-- Location: FF_X56_Y24_N11
\recop|impl_datapath|impl_rf|regs[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux6~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[14][3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[14][9]~q\);

-- Location: FF_X53_Y24_N50
\recop|impl_datapath|impl_rf|regs[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux6~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[2][3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[2][9]~q\);

-- Location: LABCELL_X56_Y24_N57
\recop|impl_datapath|impl_rf|Mux54~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux54~2_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[14][9]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[10][9]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[6][9]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( 
-- \recop|impl_datapath|impl_rf|regs[2][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][9]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][9]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][9]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][9]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux54~2_combout\);

-- Location: FF_X57_Y21_N44
\recop|impl_datapath|impl_rf|regs[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux6~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[3][3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[3][9]~q\);

-- Location: FF_X57_Y21_N20
\recop|impl_datapath|impl_rf|regs[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux6~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[11][3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[11][9]~q\);

-- Location: FF_X57_Y21_N38
\recop|impl_datapath|impl_rf|regs[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux6~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[7][9]~q\);

-- Location: LABCELL_X56_Y20_N36
\recop|impl_datapath|impl_rf|regs[15][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[15][9]~feeder_combout\ = \recop|impl_datapath|impl_rf|Mux6~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux6~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[15][9]~feeder_combout\);

-- Location: FF_X56_Y20_N38
\recop|impl_datapath|impl_rf|regs[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[15][9]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[15][3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[15][9]~q\);

-- Location: LABCELL_X57_Y21_N51
\recop|impl_datapath|impl_rf|Mux54~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux54~3_combout\ = ( \recop|impl_datapath|impl_rf|regs[7][9]~q\ & ( \recop|impl_datapath|impl_rf|regs[15][9]~q\ & ( ((!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[3][9]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[11][9]~q\)))) # (\recop|impl_datapath|impl_ir|rz_signal\(2)) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[7][9]~q\ & ( 
-- \recop|impl_datapath|impl_rf|regs[15][9]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(2) & ((!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[3][9]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[11][9]~q\))))) # (\recop|impl_datapath|impl_ir|rz_signal\(2) & (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\)) ) ) ) # ( 
-- \recop|impl_datapath|impl_rf|regs[7][9]~q\ & ( !\recop|impl_datapath|impl_rf|regs[15][9]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(2) & ((!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[3][9]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[11][9]~q\))))) # (\recop|impl_datapath|impl_ir|rz_signal\(2) & (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\)) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[7][9]~q\ & ( !\recop|impl_datapath|impl_rf|regs[15][9]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(2) & ((!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[3][9]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[11][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(2),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][9]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][9]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][9]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][9]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux54~3_combout\);

-- Location: LABCELL_X53_Y21_N18
\recop|impl_datapath|impl_rf|Mux54~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux54~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux54~2_combout\ & ( \recop|impl_datapath|impl_rf|Mux54~3_combout\ & ( ((!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|Mux54~0_combout\)) # (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|Mux54~1_combout\)))) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux54~2_combout\ & ( \recop|impl_datapath|impl_rf|Mux54~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux54~0_combout\ & 
-- (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\))) # (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_rf|Mux54~1_combout\) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- \recop|impl_datapath|impl_rf|Mux54~2_combout\ & ( !\recop|impl_datapath|impl_rf|Mux54~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\)) # 
-- (\recop|impl_datapath|impl_rf|Mux54~0_combout\))) # (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & \recop|impl_datapath|impl_rf|Mux54~1_combout\)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux54~2_combout\ & ( !\recop|impl_datapath|impl_rf|Mux54~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|Mux54~0_combout\)) # (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|Mux54~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux54~0_combout\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux54~1_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux54~2_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux54~3_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux54~4_combout\);

-- Location: LABCELL_X53_Y21_N3
\recop|impl_datapath|data_mem_in_addr[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_addr[9]~9_combout\ = ( \recop|impl_datapath|impl_rf|Mux38~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux54~4_combout\ & ( ((!\recop|impl_control_unit|dm_sel_addr_signal\(0) & 
-- ((\recop|impl_datapath|impl_ir|operand_signal[9]~DUPLICATE_q\))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0) & (\recop|impl_datapath|impl_pc|pc_out_signal\(9)))) # (\recop|impl_control_unit|dm_sel_addr_signal\(1)) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux38~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux54~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(0) & (((\recop|impl_datapath|impl_ir|operand_signal[9]~DUPLICATE_q\ & 
-- !\recop|impl_control_unit|dm_sel_addr_signal\(1))))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0) & (((\recop|impl_control_unit|dm_sel_addr_signal\(1))) # (\recop|impl_datapath|impl_pc|pc_out_signal\(9)))) ) ) ) # ( 
-- \recop|impl_datapath|impl_rf|Mux38~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux54~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(0) & (((\recop|impl_control_unit|dm_sel_addr_signal\(1)) # 
-- (\recop|impl_datapath|impl_ir|operand_signal[9]~DUPLICATE_q\)))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0) & (\recop|impl_datapath|impl_pc|pc_out_signal\(9) & ((!\recop|impl_control_unit|dm_sel_addr_signal\(1))))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux38~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux54~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(1) & ((!\recop|impl_control_unit|dm_sel_addr_signal\(0) & 
-- ((\recop|impl_datapath|impl_ir|operand_signal[9]~DUPLICATE_q\))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0) & (\recop|impl_datapath|impl_pc|pc_out_signal\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(9),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal[9]~DUPLICATE_q\,
	datac => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(0),
	datad => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(1),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux38~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux54~4_combout\,
	combout => \recop|impl_datapath|data_mem_in_addr[9]~9_combout\);

-- Location: LABCELL_X50_Y22_N51
\recop|impl_datapath|impl_rf|regs[7][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[7][10]~feeder_combout\ = \recop|impl_datapath|impl_rf|Mux5~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux5~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[7][10]~feeder_combout\);

-- Location: FF_X50_Y22_N53
\recop|impl_datapath|impl_rf|regs[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[7][10]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[7][10]~q\);

-- Location: FF_X50_Y21_N32
\recop|impl_datapath|impl_rf|regs[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux5~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[4][3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[4][10]~q\);

-- Location: FF_X50_Y21_N47
\recop|impl_datapath|impl_rf|regs[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux5~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[6][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[6][10]~q\);

-- Location: FF_X51_Y22_N14
\recop|impl_datapath|impl_rf|regs[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux5~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[5][3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[5][10]~q\);

-- Location: LABCELL_X50_Y22_N0
\recop|impl_datapath|impl_rf|Mux53~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux53~1_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal\(1) & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[7][10]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal\(1) & ( 
-- \recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[5][10]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal\(1) & ( !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[6][10]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rz_signal\(1) & ( !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[4][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][10]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][10]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][10]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][10]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(1),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	combout => \recop|impl_datapath|impl_rf|Mux53~1_combout\);

-- Location: FF_X52_Y21_N14
\recop|impl_datapath|impl_rf|regs[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux5~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[3][3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[3][10]~q\);

-- Location: LABCELL_X51_Y21_N54
\recop|impl_datapath|impl_rf|regs[1][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[1][10]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux5~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[1][10]~feeder_combout\);

-- Location: FF_X51_Y21_N56
\recop|impl_datapath|impl_rf|regs[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[1][10]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[1][10]~q\);

-- Location: FF_X52_Y22_N7
\recop|impl_datapath|impl_rf|regs[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux5~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[2][3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[2][10]~q\);

-- Location: LABCELL_X51_Y21_N42
\recop|impl_datapath|impl_rf|regs~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs~25_combout\ = ( \recop|impl_datapath|impl_rf|Mux5~0_combout\ & ( \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux5~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs~25_combout\);

-- Location: FF_X51_Y21_N44
\recop|impl_datapath|impl_rf|regs[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs~25_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[0][10]~q\);

-- Location: LABCELL_X50_Y21_N51
\recop|impl_datapath|impl_rf|Mux53~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux53~0_combout\ = ( \recop|impl_datapath|impl_rf|regs[0][10]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|regs[2][10]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[3][10]~q\)) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[0][10]~q\ & ( 
-- \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[2][10]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[3][10]~q\)) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[0][10]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_rf|regs[1][10]~q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[0][10]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & 
-- \recop|impl_datapath|impl_rf|regs[1][10]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][10]~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][10]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][10]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][10]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux53~0_combout\);

-- Location: LABCELL_X53_Y20_N21
\recop|impl_datapath|impl_rf|regs[10][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[10][10]~feeder_combout\ = \recop|impl_datapath|impl_rf|Mux5~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux5~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[10][10]~feeder_combout\);

-- Location: FF_X53_Y20_N23
\recop|impl_datapath|impl_rf|regs[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[10][10]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[10][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[10][10]~q\);

-- Location: FF_X51_Y20_N53
\recop|impl_datapath|impl_rf|regs[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux5~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[9][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[9][10]~q\);

-- Location: FF_X50_Y20_N44
\recop|impl_datapath|impl_rf|regs[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux5~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[11][3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[11][10]~q\);

-- Location: FF_X53_Y20_N53
\recop|impl_datapath|impl_rf|regs[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux5~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[8][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[8][10]~q\);

-- Location: LABCELL_X51_Y20_N48
\recop|impl_datapath|impl_rf|Mux53~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux53~2_combout\ = ( \recop|impl_datapath|impl_rf|regs[8][10]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[9][10]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[11][10]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[8][10]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( 
-- (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[9][10]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[11][10]~q\))) ) ) ) # ( 
-- \recop|impl_datapath|impl_rf|regs[8][10]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\) # (\recop|impl_datapath|impl_rf|regs[10][10]~q\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[8][10]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & \recop|impl_datapath|impl_rf|regs[10][10]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][10]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][10]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][10]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][10]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	combout => \recop|impl_datapath|impl_rf|Mux53~2_combout\);

-- Location: FF_X51_Y23_N47
\recop|impl_datapath|impl_rf|regs[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux5~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[13][3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[13][10]~q\);

-- Location: FF_X51_Y23_N2
\recop|impl_datapath|impl_rf|regs[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux5~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[14][3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[14][10]~q\);

-- Location: FF_X53_Y22_N53
\recop|impl_datapath|impl_rf|regs[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux5~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[12][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[12][10]~q\);

-- Location: LABCELL_X50_Y23_N48
\recop|impl_datapath|impl_rf|Mux53~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux53~3_combout\ = ( \recop|impl_datapath|impl_rf|regs[12][10]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( (!\recop|impl_datapath|impl_ir|rz_signal\(1) & (\recop|impl_datapath|impl_rf|regs[13][10]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rz_signal\(1) & ((\recop|impl_datapath|impl_rf|regs[15][10]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[12][10]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( (!\recop|impl_datapath|impl_ir|rz_signal\(1) & 
-- (\recop|impl_datapath|impl_rf|regs[13][10]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal\(1) & ((\recop|impl_datapath|impl_rf|regs[15][10]~q\))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[12][10]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( 
-- (!\recop|impl_datapath|impl_ir|rz_signal\(1)) # (\recop|impl_datapath|impl_rf|regs[14][10]~q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[12][10]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( (\recop|impl_datapath|impl_rf|regs[14][10]~q\ & 
-- \recop|impl_datapath|impl_ir|rz_signal\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][10]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][10]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][10]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(1),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][10]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	combout => \recop|impl_datapath|impl_rf|Mux53~3_combout\);

-- Location: LABCELL_X51_Y22_N15
\recop|impl_datapath|impl_rf|Mux53~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux53~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux53~2_combout\ & ( \recop|impl_datapath|impl_rf|Mux53~3_combout\ & ( ((!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|Mux53~0_combout\))) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux53~1_combout\))) # (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux53~2_combout\ & ( \recop|impl_datapath|impl_rf|Mux53~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- \recop|impl_datapath|impl_rf|Mux53~0_combout\)))) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\)) # (\recop|impl_datapath|impl_rf|Mux53~1_combout\))) ) ) ) # ( 
-- \recop|impl_datapath|impl_rf|Mux53~2_combout\ & ( !\recop|impl_datapath|impl_rf|Mux53~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_rf|Mux53~0_combout\) # 
-- (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\)))) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux53~1_combout\ & (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux53~2_combout\ & ( !\recop|impl_datapath|impl_rf|Mux53~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|Mux53~0_combout\))) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux53~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux53~1_combout\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux53~0_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux53~2_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux53~3_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux53~4_combout\);

-- Location: MLABCELL_X52_Y25_N54
\recop|impl_datapath|data_mem_in_addr[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_addr[10]~10_combout\ = ( \recop|impl_datapath|impl_rf|Mux37~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux53~4_combout\ & ( ((!\recop|impl_control_unit|dm_sel_addr_signal\(0) & 
-- (\recop|impl_datapath|impl_ir|operand_signal\(10))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0) & ((\recop|impl_datapath|impl_pc|pc_out_signal\(10))))) # (\recop|impl_control_unit|dm_sel_addr_signal\(1)) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux37~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux53~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(1) & ((!\recop|impl_control_unit|dm_sel_addr_signal\(0) & 
-- (\recop|impl_datapath|impl_ir|operand_signal\(10))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0) & ((\recop|impl_datapath|impl_pc|pc_out_signal\(10)))))) # (\recop|impl_control_unit|dm_sel_addr_signal\(1) & 
-- (((\recop|impl_control_unit|dm_sel_addr_signal\(0))))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux37~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux53~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(1) & 
-- ((!\recop|impl_control_unit|dm_sel_addr_signal\(0) & (\recop|impl_datapath|impl_ir|operand_signal\(10))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0) & ((\recop|impl_datapath|impl_pc|pc_out_signal\(10)))))) # 
-- (\recop|impl_control_unit|dm_sel_addr_signal\(1) & (((!\recop|impl_control_unit|dm_sel_addr_signal\(0))))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux37~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux53~4_combout\ & ( 
-- (!\recop|impl_control_unit|dm_sel_addr_signal\(1) & ((!\recop|impl_control_unit|dm_sel_addr_signal\(0) & (\recop|impl_datapath|impl_ir|operand_signal\(10))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0) & 
-- ((\recop|impl_datapath|impl_pc|pc_out_signal\(10)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(10),
	datab => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(10),
	datac => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(1),
	datad => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(0),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux37~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux53~4_combout\,
	combout => \recop|impl_datapath|data_mem_in_addr[10]~10_combout\);

-- Location: LABCELL_X55_Y24_N51
\recop|impl_datapath|data_mem_in_data[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_data[11]~11_combout\ = ( \recop|impl_datapath|impl_rf|Mux36~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_in_signal\(0) & (((\recop|impl_datapath|impl_ir|operand_signal\(11)) # 
-- (\recop|impl_control_unit|dm_sel_in_signal\(1))))) # (\recop|impl_control_unit|dm_sel_in_signal\(0) & (\recop|impl_datapath|impl_pc|pc_out_signal\(11) & (!\recop|impl_control_unit|dm_sel_in_signal\(1)))) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux36~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_in_signal\(1) & ((!\recop|impl_control_unit|dm_sel_in_signal\(0) & ((\recop|impl_datapath|impl_ir|operand_signal\(11)))) # (\recop|impl_control_unit|dm_sel_in_signal\(0) 
-- & (\recop|impl_datapath|impl_pc|pc_out_signal\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010000101100000001101010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(0),
	datab => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(11),
	datac => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(1),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(11),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux36~4_combout\,
	combout => \recop|impl_datapath|data_mem_in_data[11]~11_combout\);

-- Location: M10K_X58_Y25_N0
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop:recop|datapath:impl_datapath|data_mem:impl_dm|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|impl_control_unit|dm_write_signal~q\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LABCELL_X53_Y24_N3
\recop|impl_datapath|impl_alu|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux4~0_combout\ = ( \recop|impl_control_unit|alu_sel_op1_signal\(0) & ( \recop|impl_datapath|impl_rf|Mux36~4_combout\ & ( \recop|impl_datapath|impl_ir|operand_signal\(11) ) ) ) # ( 
-- !\recop|impl_control_unit|alu_sel_op1_signal\(0) & ( \recop|impl_datapath|impl_rf|Mux36~4_combout\ ) ) # ( \recop|impl_control_unit|alu_sel_op1_signal\(0) & ( !\recop|impl_datapath|impl_rf|Mux36~4_combout\ & ( 
-- \recop|impl_datapath|impl_ir|operand_signal\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(11),
	datae => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(0),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux36~4_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux4~0_combout\);

-- Location: LABCELL_X57_Y24_N48
\recop|impl_datapath|impl_rf|regs[13][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[13][11]~feeder_combout\ = \recop|impl_datapath|impl_rf|Mux4~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux4~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[13][11]~feeder_combout\);

-- Location: FF_X57_Y24_N50
\recop|impl_datapath|impl_rf|regs[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[13][11]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[13][3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[13][11]~q\);

-- Location: LABCELL_X57_Y24_N9
\recop|impl_datapath|impl_rf|regs[5][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[5][11]~feeder_combout\ = \recop|impl_datapath|impl_rf|Mux4~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux4~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[5][11]~feeder_combout\);

-- Location: FF_X57_Y24_N11
\recop|impl_datapath|impl_rf|regs[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[5][11]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[5][3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[5][11]~q\);

-- Location: LABCELL_X57_Y24_N36
\recop|impl_datapath|impl_rf|regs[1][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[1][11]~feeder_combout\ = \recop|impl_datapath|impl_rf|Mux4~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux4~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[1][11]~feeder_combout\);

-- Location: FF_X57_Y24_N38
\recop|impl_datapath|impl_rf|regs[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[1][11]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[1][11]~q\);

-- Location: FF_X57_Y20_N53
\recop|impl_datapath|impl_rf|regs[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux4~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[9][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[9][11]~q\);

-- Location: LABCELL_X57_Y24_N30
\recop|impl_datapath|impl_rf|Mux52~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux52~1_combout\ = ( \recop|impl_datapath|impl_rf|regs[9][11]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_rf|regs[13][11]~q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[9][11]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_rf|regs[13][11]~q\ & 
-- \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[9][11]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|regs[1][11]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[5][11]~q\)) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[9][11]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[1][11]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[5][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][11]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][11]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][11]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][11]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux52~1_combout\);

-- Location: FF_X56_Y24_N32
\recop|impl_datapath|impl_rf|regs[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux4~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[14][3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[14][11]~q\);

-- Location: FF_X56_Y24_N50
\recop|impl_datapath|impl_rf|regs[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux4~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[6][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[6][11]~q\);

-- Location: LABCELL_X55_Y24_N45
\recop|impl_datapath|impl_rf|regs[10][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[10][11]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux4~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[10][11]~feeder_combout\);

-- Location: FF_X55_Y24_N47
\recop|impl_datapath|impl_rf|regs[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[10][11]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[10][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[10][11]~q\);

-- Location: LABCELL_X56_Y24_N24
\recop|impl_datapath|impl_rf|Mux52~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux52~2_combout\ = ( \recop|impl_datapath|impl_rf|regs[10][11]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_rf|regs[14][11]~q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[10][11]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_rf|regs[14][11]~q\ & 
-- \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[10][11]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[2][11]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[6][11]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[10][11]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[2][11]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|regs[6][11]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][11]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][11]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][11]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][11]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux52~2_combout\);

-- Location: FF_X55_Y21_N50
\recop|impl_datapath|impl_rf|regs[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux4~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[3][3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[3][11]~q\);

-- Location: FF_X55_Y21_N20
\recop|impl_datapath|impl_rf|regs[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux4~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[7][11]~q\);

-- Location: FF_X53_Y24_N26
\recop|impl_datapath|impl_rf|regs[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux4~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[11][3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[11][11]~q\);

-- Location: FF_X53_Y24_N38
\recop|impl_datapath|impl_rf|regs[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux4~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[15][3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[15][11]~q\);

-- Location: LABCELL_X55_Y21_N21
\recop|impl_datapath|impl_rf|Mux52~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux52~3_combout\ = ( \recop|impl_datapath|impl_rf|regs[11][11]~q\ & ( \recop|impl_datapath|impl_rf|regs[15][11]~q\ & ( ((!\recop|impl_datapath|impl_ir|rz_signal\(2) & (\recop|impl_datapath|impl_rf|regs[3][11]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rz_signal\(2) & ((\recop|impl_datapath|impl_rf|regs[7][11]~q\)))) # (\recop|impl_datapath|impl_ir|rz_signal\(3)) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[11][11]~q\ & ( \recop|impl_datapath|impl_rf|regs[15][11]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rz_signal\(3) & ((!\recop|impl_datapath|impl_ir|rz_signal\(2) & (\recop|impl_datapath|impl_rf|regs[3][11]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal\(2) & ((\recop|impl_datapath|impl_rf|regs[7][11]~q\))))) # 
-- (\recop|impl_datapath|impl_ir|rz_signal\(3) & (((\recop|impl_datapath|impl_ir|rz_signal\(2))))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[11][11]~q\ & ( !\recop|impl_datapath|impl_rf|regs[15][11]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(3) & 
-- ((!\recop|impl_datapath|impl_ir|rz_signal\(2) & (\recop|impl_datapath|impl_rf|regs[3][11]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal\(2) & ((\recop|impl_datapath|impl_rf|regs[7][11]~q\))))) # (\recop|impl_datapath|impl_ir|rz_signal\(3) & 
-- (((!\recop|impl_datapath|impl_ir|rz_signal\(2))))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[11][11]~q\ & ( !\recop|impl_datapath|impl_rf|regs[15][11]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(3) & ((!\recop|impl_datapath|impl_ir|rz_signal\(2) & 
-- (\recop|impl_datapath|impl_rf|regs[3][11]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal\(2) & ((\recop|impl_datapath|impl_rf|regs[7][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][11]~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(3),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(2),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][11]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][11]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][11]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux52~3_combout\);

-- Location: FF_X55_Y20_N2
\recop|impl_datapath|impl_rf|regs[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux4~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[4][3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[4][11]~q\);

-- Location: LABCELL_X56_Y20_N42
\recop|impl_datapath|impl_rf|regs~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs~26_combout\ = ( \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|Mux4~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux4~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs~26_combout\);

-- Location: FF_X56_Y20_N44
\recop|impl_datapath|impl_rf|regs[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs~26_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[0][11]~q\);

-- Location: LABCELL_X53_Y20_N3
\recop|impl_datapath|impl_rf|regs[8][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[8][11]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux4~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[8][11]~feeder_combout\);

-- Location: FF_X53_Y20_N4
\recop|impl_datapath|impl_rf|regs[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[8][11]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[8][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[8][11]~q\);

-- Location: FF_X55_Y20_N38
\recop|impl_datapath|impl_rf|regs[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux4~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[12][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[12][11]~q\);

-- Location: LABCELL_X55_Y20_N3
\recop|impl_datapath|impl_rf|Mux52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux52~0_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[12][11]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[4][11]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[8][11]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( 
-- \recop|impl_datapath|impl_rf|regs[0][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][11]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][11]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][11]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][11]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux52~0_combout\);

-- Location: LABCELL_X53_Y24_N42
\recop|impl_datapath|impl_rf|Mux52~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux52~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux52~3_combout\ & ( \recop|impl_datapath|impl_rf|Mux52~0_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & 
-- (((!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\) # (\recop|impl_datapath|impl_rf|Mux52~2_combout\)))) # (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\)) # 
-- (\recop|impl_datapath|impl_rf|Mux52~1_combout\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux52~3_combout\ & ( \recop|impl_datapath|impl_rf|Mux52~0_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & 
-- (((!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\) # (\recop|impl_datapath|impl_rf|Mux52~2_combout\)))) # (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux52~1_combout\ & 
-- (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux52~3_combout\ & ( !\recop|impl_datapath|impl_rf|Mux52~0_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & \recop|impl_datapath|impl_rf|Mux52~2_combout\)))) # (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\)) # 
-- (\recop|impl_datapath|impl_rf|Mux52~1_combout\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux52~3_combout\ & ( !\recop|impl_datapath|impl_rf|Mux52~0_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & \recop|impl_datapath|impl_rf|Mux52~2_combout\)))) # (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux52~1_combout\ & 
-- (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux52~1_combout\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux52~2_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux52~3_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux52~0_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux52~4_combout\);

-- Location: LABCELL_X53_Y24_N51
\recop|impl_datapath|impl_alu|operand_2[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|operand_2[11]~11_combout\ = ( \recop|impl_control_unit|alu_sel_op2_signal~q\ & ( \recop|impl_datapath|impl_rf|Mux52~4_combout\ ) ) # ( !\recop|impl_control_unit|alu_sel_op2_signal~q\ & ( 
-- \recop|impl_datapath|impl_rf|Mux52~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux36~4_combout\ ) ) ) # ( !\recop|impl_control_unit|alu_sel_op2_signal~q\ & ( !\recop|impl_datapath|impl_rf|Mux52~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux36~4_combout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux36~4_combout\,
	datae => \recop|impl_control_unit|ALT_INV_alu_sel_op2_signal~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux52~4_combout\,
	combout => \recop|impl_datapath|impl_alu|operand_2[11]~11_combout\);

-- Location: MLABCELL_X52_Y21_N57
\recop|impl_datapath|impl_alu|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux5~0_combout\ = ( \recop|impl_control_unit|alu_sel_op1_signal\(0) & ( \recop|impl_datapath|impl_rf|Mux37~4_combout\ & ( \recop|impl_datapath|impl_ir|operand_signal\(10) ) ) ) # ( 
-- !\recop|impl_control_unit|alu_sel_op1_signal\(0) & ( \recop|impl_datapath|impl_rf|Mux37~4_combout\ ) ) # ( \recop|impl_control_unit|alu_sel_op1_signal\(0) & ( !\recop|impl_datapath|impl_rf|Mux37~4_combout\ & ( 
-- \recop|impl_datapath|impl_ir|operand_signal\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(10),
	datae => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(0),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux37~4_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux5~0_combout\);

-- Location: LABCELL_X51_Y23_N21
\recop|impl_datapath|impl_alu|operand_2[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|operand_2[10]~10_combout\ = ( \recop|impl_datapath|impl_rf|Mux53~4_combout\ & ( (\recop|impl_datapath|impl_rf|Mux37~4_combout\) # (\recop|impl_control_unit|alu_sel_op2_signal~q\) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux53~4_combout\ & ( (!\recop|impl_control_unit|alu_sel_op2_signal~q\ & \recop|impl_datapath|impl_rf|Mux37~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_control_unit|ALT_INV_alu_sel_op2_signal~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux37~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux53~4_combout\,
	combout => \recop|impl_datapath|impl_alu|operand_2[10]~10_combout\);

-- Location: LABCELL_X53_Y21_N30
\recop|impl_datapath|impl_alu|operand_2[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|operand_2[9]~9_combout\ = ( \recop|impl_datapath|impl_rf|Mux38~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux54~4_combout\ ) ) # ( !\recop|impl_datapath|impl_rf|Mux38~4_combout\ & ( 
-- \recop|impl_datapath|impl_rf|Mux54~4_combout\ & ( \recop|impl_control_unit|alu_sel_op2_signal~q\ ) ) ) # ( \recop|impl_datapath|impl_rf|Mux38~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux54~4_combout\ & ( !\recop|impl_control_unit|alu_sel_op2_signal~q\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_control_unit|ALT_INV_alu_sel_op2_signal~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux38~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux54~4_combout\,
	combout => \recop|impl_datapath|impl_alu|operand_2[9]~9_combout\);

-- Location: FF_X53_Y25_N38
\recop|impl_datapath|impl_ir|operand_signal[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_2\(9),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|operand_signal\(9));

-- Location: LABCELL_X50_Y23_N0
\recop|impl_datapath|impl_alu|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux6~0_combout\ = ( \recop|impl_datapath|impl_ir|operand_signal\(9) & ( \recop|impl_datapath|impl_rf|Mux38~4_combout\ ) ) # ( !\recop|impl_datapath|impl_ir|operand_signal\(9) & ( \recop|impl_datapath|impl_rf|Mux38~4_combout\ 
-- & ( !\recop|impl_control_unit|alu_sel_op1_signal\(0) ) ) ) # ( \recop|impl_datapath|impl_ir|operand_signal\(9) & ( !\recop|impl_datapath|impl_rf|Mux38~4_combout\ & ( \recop|impl_control_unit|alu_sel_op1_signal\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(0),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(9),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux38~4_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux6~0_combout\);

-- Location: FF_X51_Y21_N53
\recop|impl_datapath|impl_rf|regs[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux7~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[1][8]~q\);

-- Location: FF_X55_Y21_N56
\recop|impl_datapath|impl_rf|regs[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux7~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[3][3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[3][8]~q\);

-- Location: FF_X52_Y21_N32
\recop|impl_datapath|impl_rf|regs[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux7~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[2][3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[2][8]~q\);

-- Location: MLABCELL_X52_Y19_N24
\recop|impl_datapath|impl_rf|regs~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs~23_combout\ = ( \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|Mux7~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~2_combout\,
	combout => \recop|impl_datapath|impl_rf|regs~23_combout\);

-- Location: FF_X52_Y19_N26
\recop|impl_datapath|impl_rf|regs[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs~23_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[0][8]~q\);

-- Location: LABCELL_X51_Y21_N48
\recop|impl_datapath|impl_rf|Mux55~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux55~0_combout\ = ( \recop|impl_datapath|impl_rf|regs[2][8]~q\ & ( \recop|impl_datapath|impl_rf|regs[0][8]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(0)) # ((!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[1][8]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[3][8]~q\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[2][8]~q\ & ( \recop|impl_datapath|impl_rf|regs[0][8]~q\ 
-- & ( (!\recop|impl_datapath|impl_ir|rz_signal\(0) & (((!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\)))) # (\recop|impl_datapath|impl_ir|rz_signal\(0) & ((!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[1][8]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[3][8]~q\))))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[2][8]~q\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[0][8]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(0) & (((\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\)))) # (\recop|impl_datapath|impl_ir|rz_signal\(0) & 
-- ((!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[1][8]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[3][8]~q\))))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[2][8]~q\ & ( !\recop|impl_datapath|impl_rf|regs[0][8]~q\ & ( (\recop|impl_datapath|impl_ir|rz_signal\(0) & ((!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[1][8]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[3][8]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][8]~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][8]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][8]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][8]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux55~0_combout\);

-- Location: FF_X53_Y21_N41
\recop|impl_datapath|impl_rf|regs[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux7~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[4][3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[4][8]~q\);

-- Location: FF_X55_Y21_N8
\recop|impl_datapath|impl_rf|regs[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux7~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[5][3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[5][8]~q\);

-- Location: FF_X55_Y21_N38
\recop|impl_datapath|impl_rf|regs[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux7~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[7][8]~q\);

-- Location: FF_X50_Y21_N29
\recop|impl_datapath|impl_rf|regs[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux7~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[6][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[6][8]~q\);

-- Location: LABCELL_X55_Y21_N9
\recop|impl_datapath|impl_rf|Mux55~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux55~1_combout\ = ( \recop|impl_datapath|impl_rf|regs[6][8]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_rf|regs[7][8]~q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[6][8]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & 
-- \recop|impl_datapath|impl_rf|regs[7][8]~q\) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[6][8]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[4][8]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[5][8]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[6][8]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[4][8]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|regs[5][8]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][8]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][8]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][8]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][8]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux55~1_combout\);

-- Location: FF_X52_Y20_N56
\recop|impl_datapath|impl_rf|regs[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux7~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[13][3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[13][8]~q\);

-- Location: LABCELL_X55_Y20_N57
\recop|impl_datapath|impl_rf|regs[12][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[12][8]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux7~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~2_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[12][8]~feeder_combout\);

-- Location: FF_X55_Y20_N59
\recop|impl_datapath|impl_rf|regs[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[12][8]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[12][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[12][8]~q\);

-- Location: FF_X52_Y20_N26
\recop|impl_datapath|impl_rf|regs[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux7~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[14][3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[14][8]~q\);

-- Location: FF_X53_Y23_N47
\recop|impl_datapath|impl_rf|regs[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux7~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[15][3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[15][8]~q\);

-- Location: MLABCELL_X52_Y20_N21
\recop|impl_datapath|impl_rf|Mux55~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux55~3_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[15][8]~q\ & ( (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\) # (\recop|impl_datapath|impl_rf|regs[13][8]~q\) ) ) ) 
-- # ( !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[15][8]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[12][8]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[14][8]~q\))) ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( !\recop|impl_datapath|impl_rf|regs[15][8]~q\ & ( 
-- (\recop|impl_datapath|impl_rf|regs[13][8]~q\ & !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\) ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( !\recop|impl_datapath|impl_rf|regs[15][8]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[12][8]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[14][8]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010001000100010000001100001111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][8]~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][8]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][8]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][8]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux55~3_combout\);

-- Location: LABCELL_X53_Y19_N51
\recop|impl_datapath|impl_rf|regs[8][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[8][8]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux7~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~2_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[8][8]~feeder_combout\);

-- Location: FF_X53_Y19_N53
\recop|impl_datapath|impl_rf|regs[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[8][8]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[8][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[8][8]~q\);

-- Location: MLABCELL_X52_Y19_N57
\recop|impl_datapath|impl_rf|regs[10][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[10][8]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux7~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~2_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[10][8]~feeder_combout\);

-- Location: FF_X52_Y19_N59
\recop|impl_datapath|impl_rf|regs[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[10][8]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[10][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[10][8]~q\);

-- Location: LABCELL_X53_Y19_N57
\recop|impl_datapath|impl_rf|regs[9][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[9][8]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux7~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~2_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[9][8]~feeder_combout\);

-- Location: FF_X53_Y19_N59
\recop|impl_datapath|impl_rf|regs[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[9][8]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[9][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[9][8]~q\);

-- Location: MLABCELL_X52_Y19_N18
\recop|impl_datapath|impl_rf|Mux55~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux55~2_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[11][8]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[9][8]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[10][8]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[8][8]~q\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][8]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][8]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][8]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][8]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	combout => \recop|impl_datapath|impl_rf|Mux55~2_combout\);

-- Location: LABCELL_X51_Y21_N30
\recop|impl_datapath|impl_rf|Mux55~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux55~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux55~3_combout\ & ( \recop|impl_datapath|impl_rf|Mux55~2_combout\ & ( ((!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|Mux55~0_combout\)) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|Mux55~1_combout\)))) # (\recop|impl_datapath|impl_ir|rz_signal\(3)) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux55~3_combout\ & ( \recop|impl_datapath|impl_rf|Mux55~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_ir|rz_signal\(3))) # 
-- (\recop|impl_datapath|impl_rf|Mux55~0_combout\))) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_ir|rz_signal\(3) & \recop|impl_datapath|impl_rf|Mux55~1_combout\)))) ) ) ) # ( 
-- \recop|impl_datapath|impl_rf|Mux55~3_combout\ & ( !\recop|impl_datapath|impl_rf|Mux55~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux55~0_combout\ & 
-- (!\recop|impl_datapath|impl_ir|rz_signal\(3)))) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_rf|Mux55~1_combout\) # (\recop|impl_datapath|impl_ir|rz_signal\(3))))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux55~3_combout\ & ( !\recop|impl_datapath|impl_rf|Mux55~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(3) & ((!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|Mux55~0_combout\)) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|Mux55~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux55~0_combout\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(3),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux55~1_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux55~3_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux55~2_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux55~4_combout\);

-- Location: LABCELL_X51_Y21_N21
\recop|impl_datapath|impl_alu|operand_2[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|operand_2[8]~8_combout\ = ( \recop|impl_datapath|impl_rf|Mux39~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux55~4_combout\ ) ) # ( !\recop|impl_datapath|impl_rf|Mux39~4_combout\ & ( 
-- \recop|impl_datapath|impl_rf|Mux55~4_combout\ & ( \recop|impl_control_unit|alu_sel_op2_signal~q\ ) ) ) # ( \recop|impl_datapath|impl_rf|Mux39~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux55~4_combout\ & ( !\recop|impl_control_unit|alu_sel_op2_signal~q\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_control_unit|ALT_INV_alu_sel_op2_signal~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux39~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux55~4_combout\,
	combout => \recop|impl_datapath|impl_alu|operand_2[8]~8_combout\);

-- Location: LABCELL_X50_Y23_N42
\recop|impl_datapath|impl_alu|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux7~0_combout\ = ( \recop|impl_datapath|impl_rf|Mux39~4_combout\ & ( (!\recop|impl_control_unit|alu_sel_op1_signal\(0)) # (\recop|impl_datapath|impl_ir|operand_signal\(8)) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux39~4_combout\ & ( (\recop|impl_control_unit|alu_sel_op1_signal\(0) & \recop|impl_datapath|impl_ir|operand_signal\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(0),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(8),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux39~4_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux7~0_combout\);

-- Location: LABCELL_X51_Y22_N33
\recop|impl_datapath|impl_alu|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux8~0_combout\ = ( \recop|impl_datapath|impl_ir|operand_signal\(7) & ( \recop|impl_datapath|impl_rf|Mux40~4_combout\ ) ) # ( !\recop|impl_datapath|impl_ir|operand_signal\(7) & ( \recop|impl_datapath|impl_rf|Mux40~4_combout\ 
-- & ( !\recop|impl_control_unit|alu_sel_op1_signal\(0) ) ) ) # ( \recop|impl_datapath|impl_ir|operand_signal\(7) & ( !\recop|impl_datapath|impl_rf|Mux40~4_combout\ & ( \recop|impl_control_unit|alu_sel_op1_signal\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(0),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(7),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux40~4_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux8~0_combout\);

-- Location: LABCELL_X53_Y22_N12
\recop|impl_datapath|impl_alu|operand_2[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|operand_2[7]~7_combout\ = ( \recop|impl_datapath|impl_rf|Mux56~4_combout\ & ( (\recop|impl_control_unit|alu_sel_op2_signal~q\) # (\recop|impl_datapath|impl_rf|Mux40~4_combout\) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux56~4_combout\ & ( (\recop|impl_datapath|impl_rf|Mux40~4_combout\ & !\recop|impl_control_unit|alu_sel_op2_signal~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux40~4_combout\,
	datad => \recop|impl_control_unit|ALT_INV_alu_sel_op2_signal~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux56~4_combout\,
	combout => \recop|impl_datapath|impl_alu|operand_2[7]~7_combout\);

-- Location: MLABCELL_X52_Y23_N24
\recop|impl_datapath|impl_alu|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Add0~33_sumout\ = SUM(( \recop|impl_datapath|impl_alu|operand_2[7]~7_combout\ ) + ( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux8~0_combout\) # 
-- (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( \recop|impl_datapath|impl_alu|Add0~30\ ))
-- \recop|impl_datapath|impl_alu|Add0~34\ = CARRY(( \recop|impl_datapath|impl_alu|operand_2[7]~7_combout\ ) + ( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux8~0_combout\) # 
-- (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( \recop|impl_datapath|impl_alu|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110001101100011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datab => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(0),
	datac => \recop|impl_datapath|impl_alu|ALT_INV_Mux8~0_combout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[7]~7_combout\,
	cin => \recop|impl_datapath|impl_alu|Add0~30\,
	sumout => \recop|impl_datapath|impl_alu|Add0~33_sumout\,
	cout => \recop|impl_datapath|impl_alu|Add0~34\);

-- Location: MLABCELL_X52_Y23_N27
\recop|impl_datapath|impl_alu|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Add0~37_sumout\ = SUM(( \recop|impl_datapath|impl_alu|operand_2[8]~8_combout\ ) + ( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux7~0_combout\) # 
-- (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( \recop|impl_datapath|impl_alu|Add0~34\ ))
-- \recop|impl_datapath|impl_alu|Add0~38\ = CARRY(( \recop|impl_datapath|impl_alu|operand_2[8]~8_combout\ ) + ( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux7~0_combout\) # 
-- (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( \recop|impl_datapath|impl_alu|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000110011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datab => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(0),
	datad => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[8]~8_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Mux7~0_combout\,
	cin => \recop|impl_datapath|impl_alu|Add0~34\,
	sumout => \recop|impl_datapath|impl_alu|Add0~37_sumout\,
	cout => \recop|impl_datapath|impl_alu|Add0~38\);

-- Location: MLABCELL_X52_Y23_N30
\recop|impl_datapath|impl_alu|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Add0~41_sumout\ = SUM(( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux6~0_combout\) # (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( 
-- \recop|impl_datapath|impl_alu|operand_2[9]~9_combout\ ) + ( \recop|impl_datapath|impl_alu|Add0~38\ ))
-- \recop|impl_datapath|impl_alu|Add0~42\ = CARRY(( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux6~0_combout\) # (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( 
-- \recop|impl_datapath|impl_alu|operand_2[9]~9_combout\ ) + ( \recop|impl_datapath|impl_alu|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datab => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(0),
	datac => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[9]~9_combout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_Mux6~0_combout\,
	cin => \recop|impl_datapath|impl_alu|Add0~38\,
	sumout => \recop|impl_datapath|impl_alu|Add0~41_sumout\,
	cout => \recop|impl_datapath|impl_alu|Add0~42\);

-- Location: MLABCELL_X52_Y23_N33
\recop|impl_datapath|impl_alu|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Add0~45_sumout\ = SUM(( \recop|impl_datapath|impl_alu|operand_2[10]~10_combout\ ) + ( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux5~0_combout\) # 
-- (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( \recop|impl_datapath|impl_alu|Add0~42\ ))
-- \recop|impl_datapath|impl_alu|Add0~46\ = CARRY(( \recop|impl_datapath|impl_alu|operand_2[10]~10_combout\ ) + ( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux5~0_combout\) # 
-- (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( \recop|impl_datapath|impl_alu|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110001101100011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datab => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(0),
	datac => \recop|impl_datapath|impl_alu|ALT_INV_Mux5~0_combout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[10]~10_combout\,
	cin => \recop|impl_datapath|impl_alu|Add0~42\,
	sumout => \recop|impl_datapath|impl_alu|Add0~45_sumout\,
	cout => \recop|impl_datapath|impl_alu|Add0~46\);

-- Location: MLABCELL_X52_Y23_N36
\recop|impl_datapath|impl_alu|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Add0~49_sumout\ = SUM(( \recop|impl_datapath|impl_alu|operand_2[11]~11_combout\ ) + ( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux4~0_combout\) # 
-- (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( \recop|impl_datapath|impl_alu|Add0~46\ ))
-- \recop|impl_datapath|impl_alu|Add0~50\ = CARRY(( \recop|impl_datapath|impl_alu|operand_2[11]~11_combout\ ) + ( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux4~0_combout\) # 
-- (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( \recop|impl_datapath|impl_alu|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001101010011000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(0),
	datab => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datac => \recop|impl_datapath|impl_alu|ALT_INV_Mux4~0_combout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[11]~11_combout\,
	cin => \recop|impl_datapath|impl_alu|Add0~46\,
	sumout => \recop|impl_datapath|impl_alu|Add0~49_sumout\,
	cout => \recop|impl_datapath|impl_alu|Add0~50\);

-- Location: LABCELL_X53_Y24_N6
\recop|impl_datapath|impl_alu|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux27~2_combout\ = ( \recop|impl_datapath|impl_alu|Mux4~0_combout\ & ( \recop|impl_datapath|impl_alu|operand_2[11]~11_combout\ & ( (!\recop|impl_datapath|impl_alu|Mux27~1_combout\ & 
-- (((\recop|impl_datapath|impl_alu|Mux27~0_combout\)))) # (\recop|impl_datapath|impl_alu|Mux27~1_combout\ & ((!\recop|impl_datapath|impl_alu|Mux27~0_combout\ & ((!\recop|impl_control_unit|alu_sel_op1_signal\(1)))) # 
-- (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & (\recop|impl_datapath|impl_alu|Add0~49_sumout\)))) ) ) ) # ( !\recop|impl_datapath|impl_alu|Mux4~0_combout\ & ( \recop|impl_datapath|impl_alu|operand_2[11]~11_combout\ & ( 
-- (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & ((!\recop|impl_datapath|impl_alu|Mux27~1_combout\) # (\recop|impl_datapath|impl_alu|Add0~49_sumout\))) ) ) ) # ( \recop|impl_datapath|impl_alu|Mux4~0_combout\ & ( 
-- !\recop|impl_datapath|impl_alu|operand_2[11]~11_combout\ & ( (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & ((!\recop|impl_datapath|impl_alu|Mux27~1_combout\ & ((!\recop|impl_control_unit|alu_sel_op1_signal\(1)))) # 
-- (\recop|impl_datapath|impl_alu|Mux27~1_combout\ & (\recop|impl_datapath|impl_alu|Add0~49_sumout\)))) ) ) ) # ( !\recop|impl_datapath|impl_alu|Mux4~0_combout\ & ( !\recop|impl_datapath|impl_alu|operand_2[11]~11_combout\ & ( 
-- (\recop|impl_datapath|impl_alu|Mux27~1_combout\ & (\recop|impl_datapath|impl_alu|Add0~49_sumout\ & \recop|impl_datapath|impl_alu|Mux27~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000001011000100000000101110110101000010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~1_combout\,
	datab => \recop|impl_datapath|impl_alu|ALT_INV_Add0~49_sumout\,
	datac => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datad => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~0_combout\,
	datae => \recop|impl_datapath|impl_alu|ALT_INV_Mux4~0_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[11]~11_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux27~2_combout\);

-- Location: LABCELL_X53_Y24_N39
\recop|impl_datapath|impl_alu|result[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|result\(11) = ( \recop|impl_datapath|impl_alu|Mux32~0_combout\ & ( \recop|impl_datapath|impl_alu|Mux27~2_combout\ & ( \recop|impl_datapath|impl_alu|result\(11) ) ) ) # ( !\recop|impl_datapath|impl_alu|Mux32~0_combout\ & ( 
-- \recop|impl_datapath|impl_alu|Mux27~2_combout\ ) ) # ( \recop|impl_datapath|impl_alu|Mux32~0_combout\ & ( !\recop|impl_datapath|impl_alu|Mux27~2_combout\ & ( \recop|impl_datapath|impl_alu|result\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_alu|ALT_INV_result\(11),
	datae => \recop|impl_datapath|impl_alu|ALT_INV_Mux32~0_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~2_combout\,
	combout => \recop|impl_datapath|impl_alu|result\(11));

-- Location: LABCELL_X53_Y24_N33
\recop|impl_datapath|impl_rf|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux4~0_combout\ = ( \recop|impl_datapath|impl_alu|result\(11) & ( (!\recop|impl_datapath|impl_rf|Mux7~1_combout\ & (((\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(11) & 
-- \recop|impl_datapath|impl_rf|Mux7~0_combout\)))) # (\recop|impl_datapath|impl_rf|Mux7~1_combout\ & (((!\recop|impl_datapath|impl_rf|Mux7~0_combout\)) # (\recop|impl_datapath|impl_ir|operand_signal\(11)))) ) ) # ( !\recop|impl_datapath|impl_alu|result\(11) 
-- & ( (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & ((!\recop|impl_datapath|impl_rf|Mux7~1_combout\ & ((\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(11)))) # (\recop|impl_datapath|impl_rf|Mux7~1_combout\ & 
-- (\recop|impl_datapath|impl_ir|operand_signal\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101101010101000110110101010100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~1_combout\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(11),
	datac => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~0_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_result\(11),
	combout => \recop|impl_datapath|impl_rf|Mux4~0_combout\);

-- Location: LABCELL_X55_Y24_N57
\recop|impl_datapath|impl_rf|regs[2][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[2][11]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux4~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[2][11]~feeder_combout\);

-- Location: FF_X55_Y24_N59
\recop|impl_datapath|impl_rf|regs[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[2][11]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[2][3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[2][11]~q\);

-- Location: LABCELL_X56_Y24_N33
\recop|impl_datapath|impl_rf|Mux36~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux36~2_combout\ = ( \recop|impl_datapath|impl_rf|regs[10][11]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[6][11]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(3) & (\recop|impl_datapath|impl_rf|regs[14][11]~q\)) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[10][11]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[6][11]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(3) & (\recop|impl_datapath|impl_rf|regs[14][11]~q\)) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[10][11]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_ir|rx_signal\(3)) # (\recop|impl_datapath|impl_rf|regs[2][11]~q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[10][11]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_rf|regs[2][11]~q\ & !\recop|impl_datapath|impl_ir|rx_signal\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][11]~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][11]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][11]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][11]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[2]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux36~2_combout\);

-- Location: LABCELL_X57_Y24_N12
\recop|impl_datapath|impl_rf|Mux36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux36~1_combout\ = ( \recop|impl_datapath|impl_rf|regs[9][11]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal\(3) & ( (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\) # (\recop|impl_datapath|impl_rf|regs[13][11]~q\) ) ) 
-- ) # ( !\recop|impl_datapath|impl_rf|regs[9][11]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal\(3) & ( (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & \recop|impl_datapath|impl_rf|regs[13][11]~q\) ) ) ) # ( 
-- \recop|impl_datapath|impl_rf|regs[9][11]~q\ & ( !\recop|impl_datapath|impl_ir|rx_signal\(3) & ( (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[1][11]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[5][11]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[9][11]~q\ & ( !\recop|impl_datapath|impl_ir|rx_signal\(3) & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[1][11]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[5][11]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][11]~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[2]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][11]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][11]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][11]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	combout => \recop|impl_datapath|impl_rf|Mux36~1_combout\);

-- Location: LABCELL_X53_Y24_N27
\recop|impl_datapath|impl_rf|Mux36~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux36~3_combout\ = ( \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[11][11]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3) & (\recop|impl_datapath|impl_rf|regs[7][11]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[15][11]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[11][11]~q\ & ( 
-- (\recop|impl_datapath|impl_rf|regs[3][11]~q\) # (\recop|impl_datapath|impl_ir|rx_signal\(3)) ) ) ) # ( \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_rf|regs[11][11]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(3) & (\recop|impl_datapath|impl_rf|regs[7][11]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[15][11]~q\))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_rf|regs[11][11]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3) & \recop|impl_datapath|impl_rf|regs[3][11]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000010100101111101110111011101110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][11]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][11]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][11]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[2]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][11]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux36~3_combout\);

-- Location: LABCELL_X55_Y20_N39
\recop|impl_datapath|impl_rf|Mux36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux36~0_combout\ = ( \recop|impl_datapath|impl_ir|rx_signal\(3) & ( \recop|impl_datapath|impl_ir|rx_signal\(2) & ( \recop|impl_datapath|impl_rf|regs[12][11]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal\(3) & ( 
-- \recop|impl_datapath|impl_ir|rx_signal\(2) & ( \recop|impl_datapath|impl_rf|regs[4][11]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rx_signal\(3) & ( !\recop|impl_datapath|impl_ir|rx_signal\(2) & ( \recop|impl_datapath|impl_rf|regs[8][11]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rx_signal\(3) & ( !\recop|impl_datapath|impl_ir|rx_signal\(2) & ( \recop|impl_datapath|impl_rf|regs[0][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][11]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][11]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][11]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][11]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(2),
	combout => \recop|impl_datapath|impl_rf|Mux36~0_combout\);

-- Location: LABCELL_X53_Y24_N12
\recop|impl_datapath|impl_rf|Mux36~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux36~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux36~3_combout\ & ( \recop|impl_datapath|impl_rf|Mux36~0_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- (((!\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\)) # (\recop|impl_datapath|impl_rf|Mux36~2_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & (((\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_rf|Mux36~1_combout\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux36~3_combout\ & ( \recop|impl_datapath|impl_rf|Mux36~0_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- (((!\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\)) # (\recop|impl_datapath|impl_rf|Mux36~2_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & (((\recop|impl_datapath|impl_rf|Mux36~1_combout\ & 
-- !\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\)))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux36~3_combout\ & ( !\recop|impl_datapath|impl_rf|Mux36~0_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- (\recop|impl_datapath|impl_rf|Mux36~2_combout\ & ((\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\)))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & (((\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_rf|Mux36~1_combout\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux36~3_combout\ & ( !\recop|impl_datapath|impl_rf|Mux36~0_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- (\recop|impl_datapath|impl_rf|Mux36~2_combout\ & ((\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\)))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & (((\recop|impl_datapath|impl_rf|Mux36~1_combout\ & 
-- !\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux36~2_combout\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux36~1_combout\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[1]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux36~3_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux36~0_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux36~4_combout\);

-- Location: LABCELL_X55_Y24_N30
\recop|impl_datapath|data_mem_in_addr[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_addr[11]~11_combout\ = ( \recop|impl_control_unit|dm_sel_addr_signal\(0) & ( \recop|impl_datapath|impl_rf|Mux52~4_combout\ & ( (\recop|impl_control_unit|dm_sel_addr_signal\(1)) # 
-- (\recop|impl_datapath|impl_pc|pc_out_signal\(11)) ) ) ) # ( !\recop|impl_control_unit|dm_sel_addr_signal\(0) & ( \recop|impl_datapath|impl_rf|Mux52~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(1) & 
-- (\recop|impl_datapath|impl_ir|operand_signal\(11))) # (\recop|impl_control_unit|dm_sel_addr_signal\(1) & ((\recop|impl_datapath|impl_rf|Mux36~4_combout\))) ) ) ) # ( \recop|impl_control_unit|dm_sel_addr_signal\(0) & ( 
-- !\recop|impl_datapath|impl_rf|Mux52~4_combout\ & ( (\recop|impl_datapath|impl_pc|pc_out_signal\(11) & !\recop|impl_control_unit|dm_sel_addr_signal\(1)) ) ) ) # ( !\recop|impl_control_unit|dm_sel_addr_signal\(0) & ( 
-- !\recop|impl_datapath|impl_rf|Mux52~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(1) & (\recop|impl_datapath|impl_ir|operand_signal\(11))) # (\recop|impl_control_unit|dm_sel_addr_signal\(1) & 
-- ((\recop|impl_datapath|impl_rf|Mux36~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111001100110000000001010101000011110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(11),
	datab => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(11),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux36~4_combout\,
	datad => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(1),
	datae => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(0),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux52~4_combout\,
	combout => \recop|impl_datapath|data_mem_in_addr[11]~11_combout\);

-- Location: LABCELL_X55_Y22_N27
\recop|impl_datapath|data_mem_in_data[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_data[9]~9_combout\ = ( \recop|impl_datapath|impl_rf|Mux38~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_in_signal\(0) & (((\recop|impl_datapath|impl_ir|operand_signal[9]~DUPLICATE_q\)) # 
-- (\recop|impl_control_unit|dm_sel_in_signal\(1)))) # (\recop|impl_control_unit|dm_sel_in_signal\(0) & (!\recop|impl_control_unit|dm_sel_in_signal\(1) & (\recop|impl_datapath|impl_pc|pc_out_signal\(9)))) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux38~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_in_signal\(1) & ((!\recop|impl_control_unit|dm_sel_in_signal\(0) & ((\recop|impl_datapath|impl_ir|operand_signal[9]~DUPLICATE_q\))) # 
-- (\recop|impl_control_unit|dm_sel_in_signal\(0) & (\recop|impl_datapath|impl_pc|pc_out_signal\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(0),
	datab => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(1),
	datac => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(9),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal[9]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux38~4_combout\,
	combout => \recop|impl_datapath|data_mem_in_data[9]~9_combout\);

-- Location: M10K_X58_Y21_N0
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop:recop|datapath:impl_datapath|data_mem:impl_dm|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|impl_control_unit|dm_write_signal~q\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LABCELL_X53_Y23_N42
\recop|impl_datapath|impl_alu|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux24~0_combout\ = ( \recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( \recop|impl_datapath|impl_alu|Add0~37_sumout\ & ( ((!\recop|impl_control_unit|alu_sel_op1_signal\(1) & (\recop|impl_datapath|impl_alu|Mux7~0_combout\ & 
-- \recop|impl_datapath|impl_alu|operand_2[8]~8_combout\))) # (\recop|impl_datapath|impl_alu|Mux27~0_combout\) ) ) ) # ( !\recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( \recop|impl_datapath|impl_alu|Add0~37_sumout\ & ( 
-- (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & (((!\recop|impl_control_unit|alu_sel_op1_signal\(1) & \recop|impl_datapath|impl_alu|Mux7~0_combout\)) # (\recop|impl_datapath|impl_alu|operand_2[8]~8_combout\))) ) ) ) # ( 
-- \recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( !\recop|impl_datapath|impl_alu|Add0~37_sumout\ & ( (!\recop|impl_datapath|impl_alu|Mux27~0_combout\ & (!\recop|impl_control_unit|alu_sel_op1_signal\(1) & (\recop|impl_datapath|impl_alu|Mux7~0_combout\ & 
-- \recop|impl_datapath|impl_alu|operand_2[8]~8_combout\))) ) ) ) # ( !\recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( !\recop|impl_datapath|impl_alu|Add0~37_sumout\ & ( (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & 
-- (((!\recop|impl_control_unit|alu_sel_op1_signal\(1) & \recop|impl_datapath|impl_alu|Mux7~0_combout\)) # (\recop|impl_datapath|impl_alu|operand_2[8]~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001010101000000000000100000000100010101010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~0_combout\,
	datab => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datac => \recop|impl_datapath|impl_alu|ALT_INV_Mux7~0_combout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[8]~8_combout\,
	datae => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~1_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Add0~37_sumout\,
	combout => \recop|impl_datapath|impl_alu|Mux24~0_combout\);

-- Location: LABCELL_X53_Y23_N0
\recop|impl_datapath|impl_alu|result[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|result\(8) = ( \recop|impl_datapath|impl_alu|Mux24~0_combout\ & ( (!\recop|impl_datapath|impl_alu|Mux32~0_combout\) # (\recop|impl_datapath|impl_alu|result\(8)) ) ) # ( !\recop|impl_datapath|impl_alu|Mux24~0_combout\ & ( 
-- (\recop|impl_datapath|impl_alu|Mux32~0_combout\ & \recop|impl_datapath|impl_alu|result\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_alu|ALT_INV_Mux32~0_combout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_result\(8),
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Mux24~0_combout\,
	combout => \recop|impl_datapath|impl_alu|result\(8));

-- Location: LABCELL_X53_Y23_N3
\recop|impl_datapath|impl_rf|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux7~2_combout\ = ( \recop|impl_datapath|impl_ir|operand_signal\(8) & ( (!\recop|impl_datapath|impl_rf|Mux7~0_combout\ & (((\recop|impl_datapath|impl_alu|result\(8) & \recop|impl_datapath|impl_rf|Mux7~1_combout\)))) # 
-- (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & (((\recop|impl_datapath|impl_rf|Mux7~1_combout\)) # (\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(8)))) ) ) # ( !\recop|impl_datapath|impl_ir|operand_signal\(8) & ( 
-- (!\recop|impl_datapath|impl_rf|Mux7~0_combout\ & (((\recop|impl_datapath|impl_alu|result\(8) & \recop|impl_datapath|impl_rf|Mux7~1_combout\)))) # (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & 
-- (\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(8) & ((!\recop|impl_datapath|impl_rf|Mux7~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011000000000101001111110000010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \recop|impl_datapath|impl_alu|ALT_INV_result\(8),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~0_combout\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~1_combout\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(8),
	combout => \recop|impl_datapath|impl_rf|Mux7~2_combout\);

-- Location: MLABCELL_X52_Y19_N0
\recop|impl_datapath|impl_rf|regs[11][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[11][8]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux7~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~2_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[11][8]~feeder_combout\);

-- Location: FF_X52_Y19_N2
\recop|impl_datapath|impl_rf|regs[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[11][8]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[11][3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[11][8]~q\);

-- Location: MLABCELL_X52_Y19_N36
\recop|impl_datapath|impl_rf|Mux39~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux39~2_combout\ = ( \recop|impl_datapath|impl_ir|rx_signal\(1) & ( \recop|impl_datapath|impl_ir|rx_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[11][8]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal\(1) & ( 
-- \recop|impl_datapath|impl_ir|rx_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[9][8]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rx_signal\(1) & ( !\recop|impl_datapath|impl_ir|rx_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[10][8]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rx_signal\(1) & ( !\recop|impl_datapath|impl_ir|rx_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[8][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][8]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][8]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][8]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][8]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	combout => \recop|impl_datapath|impl_rf|Mux39~2_combout\);

-- Location: MLABCELL_X52_Y20_N57
\recop|impl_datapath|impl_rf|Mux39~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux39~3_combout\ = ( \recop|impl_datapath|impl_rf|regs[13][8]~q\ & ( \recop|impl_datapath|impl_rf|regs[15][8]~q\ & ( ((!\recop|impl_datapath|impl_ir|rx_signal\(1) & ((\recop|impl_datapath|impl_rf|regs[12][8]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(1) & (\recop|impl_datapath|impl_rf|regs[14][8]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0)) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[13][8]~q\ & ( \recop|impl_datapath|impl_rf|regs[15][8]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((!\recop|impl_datapath|impl_ir|rx_signal\(1) & ((\recop|impl_datapath|impl_rf|regs[12][8]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & (\recop|impl_datapath|impl_rf|regs[14][8]~q\)))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(0) & (((\recop|impl_datapath|impl_ir|rx_signal\(1))))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[13][8]~q\ & ( !\recop|impl_datapath|impl_rf|regs[15][8]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- ((!\recop|impl_datapath|impl_ir|rx_signal\(1) & ((\recop|impl_datapath|impl_rf|regs[12][8]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & (\recop|impl_datapath|impl_rf|regs[14][8]~q\)))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- (((!\recop|impl_datapath|impl_ir|rx_signal\(1))))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[13][8]~q\ & ( !\recop|impl_datapath|impl_rf|regs[15][8]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((!\recop|impl_datapath|impl_ir|rx_signal\(1) & 
-- ((\recop|impl_datapath|impl_rf|regs[12][8]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & (\recop|impl_datapath|impl_rf|regs[14][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][8]~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][8]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][8]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][8]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux39~3_combout\);

-- Location: LABCELL_X55_Y21_N39
\recop|impl_datapath|impl_rf|Mux39~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux39~1_combout\ = ( \recop|impl_datapath|impl_rf|regs[6][8]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal\(0) & ( (!\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[5][8]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[7][8]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[6][8]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal\(0) & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[5][8]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[7][8]~q\))) ) ) ) # ( 
-- \recop|impl_datapath|impl_rf|regs[6][8]~q\ & ( !\recop|impl_datapath|impl_ir|rx_signal\(0) & ( (\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\) # (\recop|impl_datapath|impl_rf|regs[4][8]~q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[6][8]~q\ & 
-- ( !\recop|impl_datapath|impl_ir|rx_signal\(0) & ( (\recop|impl_datapath|impl_rf|regs[4][8]~q\ & !\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][8]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][8]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[1]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][8]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][8]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	combout => \recop|impl_datapath|impl_rf|Mux39~1_combout\);

-- Location: LABCELL_X55_Y21_N57
\recop|impl_datapath|impl_rf|Mux39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux39~0_combout\ = ( \recop|impl_datapath|impl_rf|regs[0][8]~q\ & ( \recop|impl_datapath|impl_rf|regs[2][8]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0)) # ((!\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|regs[1][8]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[3][8]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[0][8]~q\ & ( \recop|impl_datapath|impl_rf|regs[2][8]~q\ 
-- & ( (!\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_rf|regs[1][8]~q\ & \recop|impl_datapath|impl_ir|rx_signal\(0))))) # (\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & 
-- (((!\recop|impl_datapath|impl_ir|rx_signal\(0))) # (\recop|impl_datapath|impl_rf|regs[3][8]~q\))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[0][8]~q\ & ( !\recop|impl_datapath|impl_rf|regs[2][8]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_ir|rx_signal\(0)) # (\recop|impl_datapath|impl_rf|regs[1][8]~q\)))) # (\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[3][8]~q\ & ((\recop|impl_datapath|impl_ir|rx_signal\(0))))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[0][8]~q\ & ( !\recop|impl_datapath|impl_rf|regs[2][8]~q\ & ( (\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- ((!\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[1][8]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[3][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][8]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][8]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[1]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][8]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][8]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux39~0_combout\);

-- Location: LABCELL_X51_Y21_N36
\recop|impl_datapath|impl_rf|Mux39~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux39~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux39~1_combout\ & ( \recop|impl_datapath|impl_rf|Mux39~0_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\) # ((!\recop|impl_datapath|impl_ir|rx_signal\(2) 
-- & (\recop|impl_datapath|impl_rf|Mux39~2_combout\)) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & ((\recop|impl_datapath|impl_rf|Mux39~3_combout\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux39~1_combout\ & ( 
-- \recop|impl_datapath|impl_rf|Mux39~0_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(2) & ((!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\) # ((\recop|impl_datapath|impl_rf|Mux39~2_combout\)))) # (\recop|impl_datapath|impl_ir|rx_signal\(2) 
-- & (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|Mux39~3_combout\)))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux39~1_combout\ & ( !\recop|impl_datapath|impl_rf|Mux39~0_combout\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(2) & (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux39~2_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & 
-- ((!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\) # ((\recop|impl_datapath|impl_rf|Mux39~3_combout\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux39~1_combout\ & ( !\recop|impl_datapath|impl_rf|Mux39~0_combout\ & ( 
-- (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_ir|rx_signal\(2) & (\recop|impl_datapath|impl_rf|Mux39~2_combout\)) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & ((\recop|impl_datapath|impl_rf|Mux39~3_combout\))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(2),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[3]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux39~2_combout\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux39~3_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux39~1_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux39~0_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux39~4_combout\);

-- Location: LABCELL_X50_Y21_N24
\recop|impl_datapath|data_mem_in_addr[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_addr[8]~8_combout\ = ( \recop|impl_datapath|impl_rf|Mux39~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux55~4_combout\ & ( ((!\recop|impl_control_unit|dm_sel_addr_signal\(0) & 
-- ((\recop|impl_datapath|impl_ir|operand_signal\(8)))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0) & (\recop|impl_datapath|impl_pc|pc_out_signal\(8)))) # (\recop|impl_control_unit|dm_sel_addr_signal\(1)) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux39~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux55~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(1) & ((!\recop|impl_control_unit|dm_sel_addr_signal\(0) & 
-- ((\recop|impl_datapath|impl_ir|operand_signal\(8)))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0) & (\recop|impl_datapath|impl_pc|pc_out_signal\(8))))) # (\recop|impl_control_unit|dm_sel_addr_signal\(1) & 
-- (((\recop|impl_control_unit|dm_sel_addr_signal\(0))))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux39~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux55~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(1) & 
-- ((!\recop|impl_control_unit|dm_sel_addr_signal\(0) & ((\recop|impl_datapath|impl_ir|operand_signal\(8)))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0) & (\recop|impl_datapath|impl_pc|pc_out_signal\(8))))) # 
-- (\recop|impl_control_unit|dm_sel_addr_signal\(1) & (((!\recop|impl_control_unit|dm_sel_addr_signal\(0))))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux39~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux55~4_combout\ & ( 
-- (!\recop|impl_control_unit|dm_sel_addr_signal\(1) & ((!\recop|impl_control_unit|dm_sel_addr_signal\(0) & ((\recop|impl_datapath|impl_ir|operand_signal\(8)))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0) & 
-- (\recop|impl_datapath|impl_pc|pc_out_signal\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(8),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(8),
	datac => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(1),
	datad => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(0),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux39~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux55~4_combout\,
	combout => \recop|impl_datapath|data_mem_in_addr[8]~8_combout\);

-- Location: LABCELL_X53_Y22_N15
\recop|impl_datapath|data_mem_in_data[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_data[7]~7_combout\ = ( \recop|impl_datapath|impl_ir|operand_signal\(7) & ( (!\recop|impl_control_unit|dm_sel_in_signal\(1) & (((!\recop|impl_control_unit|dm_sel_in_signal\(0)) # 
-- (\recop|impl_datapath|impl_pc|pc_out_signal[7]~DUPLICATE_q\)))) # (\recop|impl_control_unit|dm_sel_in_signal\(1) & (\recop|impl_datapath|impl_rf|Mux40~4_combout\ & ((!\recop|impl_control_unit|dm_sel_in_signal\(0))))) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|operand_signal\(7) & ( (!\recop|impl_control_unit|dm_sel_in_signal\(1) & (((\recop|impl_datapath|impl_pc|pc_out_signal[7]~DUPLICATE_q\ & \recop|impl_control_unit|dm_sel_in_signal\(0))))) # 
-- (\recop|impl_control_unit|dm_sel_in_signal\(1) & (\recop|impl_datapath|impl_rf|Mux40~4_combout\ & ((!\recop|impl_control_unit|dm_sel_in_signal\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011000011110101001100001111010100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux40~4_combout\,
	datab => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[7]~DUPLICATE_q\,
	datac => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(1),
	datad => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(0),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(7),
	combout => \recop|impl_datapath|data_mem_in_data[7]~7_combout\);

-- Location: M10K_X58_Y23_N0
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop:recop|datapath:impl_datapath|data_mem:impl_dm|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|impl_control_unit|dm_write_signal~q\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LABCELL_X53_Y23_N27
\recop|impl_datapath|impl_rf|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux9~0_combout\ = ( \recop|impl_datapath|impl_ir|operand_signal\(6) & ( (!\recop|impl_datapath|impl_rf|Mux7~0_combout\ & (\recop|impl_datapath|impl_alu|result\(6) & ((\recop|impl_datapath|impl_rf|Mux7~1_combout\)))) # 
-- (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & (((\recop|impl_datapath|impl_rf|Mux7~1_combout\) # (\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(6))))) ) ) # ( !\recop|impl_datapath|impl_ir|operand_signal\(6) & ( 
-- (!\recop|impl_datapath|impl_rf|Mux7~0_combout\ & (\recop|impl_datapath|impl_alu|result\(6) & ((\recop|impl_datapath|impl_rf|Mux7~1_combout\)))) # (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & 
-- (((\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(6) & !\recop|impl_datapath|impl_rf|Mux7~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101000000000011010111110000001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_alu|ALT_INV_result\(6),
	datab => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~0_combout\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~1_combout\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(6),
	combout => \recop|impl_datapath|impl_rf|Mux9~0_combout\);

-- Location: FF_X55_Y22_N56
\recop|impl_datapath|impl_rf|regs[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux9~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[3][3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[3][6]~q\);

-- Location: LABCELL_X55_Y22_N57
\recop|impl_datapath|impl_rf|Mux41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux41~0_combout\ = ( \recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rx_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[3][6]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rx_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[1][6]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_ir|rx_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[2][6]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_ir|rx_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[0][6]~q\ ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][6]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][6]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][6]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][6]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[1]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	combout => \recop|impl_datapath|impl_rf|Mux41~0_combout\);

-- Location: LABCELL_X56_Y22_N15
\recop|impl_datapath|impl_rf|Mux41~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux41~3_combout\ = ( \recop|impl_datapath|impl_rf|regs[15][6]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal\(1) & ( (\recop|impl_datapath|impl_ir|rx_signal\(0)) # (\recop|impl_datapath|impl_rf|regs[14][6]~q\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[15][6]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal\(1) & ( (\recop|impl_datapath|impl_rf|regs[14][6]~q\ & !\recop|impl_datapath|impl_ir|rx_signal\(0)) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[15][6]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rx_signal\(1) & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[12][6]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[13][6]~q\)) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[15][6]~q\ & ( !\recop|impl_datapath|impl_ir|rx_signal\(1) & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[12][6]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- (\recop|impl_datapath|impl_rf|regs[13][6]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][6]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][6]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][6]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][6]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	combout => \recop|impl_datapath|impl_rf|Mux41~3_combout\);

-- Location: LABCELL_X51_Y22_N27
\recop|impl_datapath|impl_rf|Mux41~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux41~1_combout\ = ( \recop|impl_datapath|impl_rf|regs[6][6]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal\(1) & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0)) # (\recop|impl_datapath|impl_rf|regs[7][6]~q\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[6][6]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal\(1) & ( (\recop|impl_datapath|impl_ir|rx_signal\(0) & \recop|impl_datapath|impl_rf|regs[7][6]~q\) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[6][6]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rx_signal\(1) & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[4][6]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[5][6]~q\)) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[6][6]~q\ & ( !\recop|impl_datapath|impl_ir|rx_signal\(1) & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[4][6]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- (\recop|impl_datapath|impl_rf|regs[5][6]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][6]~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][6]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][6]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][6]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	combout => \recop|impl_datapath|impl_rf|Mux41~1_combout\);

-- Location: LABCELL_X53_Y20_N30
\recop|impl_datapath|impl_rf|Mux41~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux41~2_combout\ = ( \recop|impl_datapath|impl_rf|regs[9][6]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal\(0) & ( (!\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\) # (\recop|impl_datapath|impl_rf|regs[11][6]~q\) ) ) ) 
-- # ( !\recop|impl_datapath|impl_rf|regs[9][6]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal\(0) & ( (\recop|impl_datapath|impl_rf|regs[11][6]~q\ & \recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[9][6]~q\ 
-- & ( !\recop|impl_datapath|impl_ir|rx_signal\(0) & ( (!\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[8][6]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|regs[10][6]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[9][6]~q\ & ( !\recop|impl_datapath|impl_ir|rx_signal\(0) & ( (!\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[8][6]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[10][6]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][6]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][6]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[1]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][6]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][6]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	combout => \recop|impl_datapath|impl_rf|Mux41~2_combout\);

-- Location: LABCELL_X55_Y22_N9
\recop|impl_datapath|impl_rf|Mux41~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux41~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux41~1_combout\ & ( \recop|impl_datapath|impl_rf|Mux41~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_rf|Mux41~0_combout\)) # (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\))) # (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\) # 
-- ((\recop|impl_datapath|impl_rf|Mux41~3_combout\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux41~1_combout\ & ( \recop|impl_datapath|impl_rf|Mux41~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_rf|Mux41~0_combout\)) # (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\))) # (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|Mux41~3_combout\)))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux41~1_combout\ & ( !\recop|impl_datapath|impl_rf|Mux41~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & 
-- (!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux41~0_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\) # 
-- ((\recop|impl_datapath|impl_rf|Mux41~3_combout\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux41~1_combout\ & ( !\recop|impl_datapath|impl_rf|Mux41~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & 
-- (!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux41~0_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|Mux41~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[2]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[3]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux41~0_combout\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux41~3_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux41~1_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux41~2_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux41~4_combout\);

-- Location: LABCELL_X55_Y22_N12
\recop|impl_datapath|data_mem_in_addr[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_addr[6]~6_combout\ = ( \recop|impl_control_unit|dm_sel_addr_signal\(0) & ( \recop|impl_datapath|impl_rf|Mux57~4_combout\ & ( (\recop|impl_control_unit|dm_sel_addr_signal\(1)) # 
-- (\recop|impl_datapath|impl_pc|pc_out_signal[6]~DUPLICATE_q\) ) ) ) # ( !\recop|impl_control_unit|dm_sel_addr_signal\(0) & ( \recop|impl_datapath|impl_rf|Mux57~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(1) & 
-- ((\recop|impl_datapath|impl_ir|operand_signal\(6)))) # (\recop|impl_control_unit|dm_sel_addr_signal\(1) & (\recop|impl_datapath|impl_rf|Mux41~4_combout\)) ) ) ) # ( \recop|impl_control_unit|dm_sel_addr_signal\(0) & ( 
-- !\recop|impl_datapath|impl_rf|Mux57~4_combout\ & ( (\recop|impl_datapath|impl_pc|pc_out_signal[6]~DUPLICATE_q\ & !\recop|impl_control_unit|dm_sel_addr_signal\(1)) ) ) ) # ( !\recop|impl_control_unit|dm_sel_addr_signal\(0) & ( 
-- !\recop|impl_datapath|impl_rf|Mux57~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(1) & ((\recop|impl_datapath|impl_ir|operand_signal\(6)))) # (\recop|impl_control_unit|dm_sel_addr_signal\(1) & 
-- (\recop|impl_datapath|impl_rf|Mux41~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011010101010000000000001111001100110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[6]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux41~4_combout\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(6),
	datad => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(1),
	datae => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(0),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux57~4_combout\,
	combout => \recop|impl_datapath|data_mem_in_addr[6]~6_combout\);

-- Location: LABCELL_X50_Y22_N45
\recop|impl_datapath|data_mem_in_data[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_data[5]~5_combout\ = ( \recop|impl_datapath|impl_ir|operand_signal[5]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|Mux42~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_in_signal\(0)) # 
-- ((\recop|impl_datapath|impl_pc|pc_out_signal\(5) & !\recop|impl_control_unit|dm_sel_in_signal\(1))) ) ) ) # ( !\recop|impl_datapath|impl_ir|operand_signal[5]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|Mux42~4_combout\ & ( 
-- (!\recop|impl_control_unit|dm_sel_in_signal\(0) & ((\recop|impl_control_unit|dm_sel_in_signal\(1)))) # (\recop|impl_control_unit|dm_sel_in_signal\(0) & (\recop|impl_datapath|impl_pc|pc_out_signal\(5) & !\recop|impl_control_unit|dm_sel_in_signal\(1))) ) ) 
-- ) # ( \recop|impl_datapath|impl_ir|operand_signal[5]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_rf|Mux42~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_in_signal\(1) & ((!\recop|impl_control_unit|dm_sel_in_signal\(0)) # 
-- (\recop|impl_datapath|impl_pc|pc_out_signal\(5)))) ) ) ) # ( !\recop|impl_datapath|impl_ir|operand_signal[5]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_rf|Mux42~4_combout\ & ( (\recop|impl_control_unit|dm_sel_in_signal\(0) & 
-- (\recop|impl_datapath|impl_pc|pc_out_signal\(5) & !\recop|impl_control_unit|dm_sel_in_signal\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000101110110000000000010001101010101011101110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(0),
	datab => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(5),
	datad => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(1),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal[5]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux42~4_combout\,
	combout => \recop|impl_datapath|data_mem_in_data[5]~5_combout\);

-- Location: M10K_X49_Y22_N0
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop:recop|datapath:impl_datapath|data_mem:impl_dm|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|impl_control_unit|dm_write_signal~q\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y22_N54
\recop|impl_datapath|impl_rf|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux10~0_combout\ = ( \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(5) & ( \recop|impl_datapath|impl_rf|Mux7~1_combout\ & ( (!\recop|impl_datapath|impl_rf|Mux7~0_combout\ & 
-- ((\recop|impl_datapath|impl_alu|result\(5)))) # (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & (\recop|impl_datapath|impl_ir|operand_signal\(5))) ) ) ) # ( !\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(5) & ( 
-- \recop|impl_datapath|impl_rf|Mux7~1_combout\ & ( (!\recop|impl_datapath|impl_rf|Mux7~0_combout\ & ((\recop|impl_datapath|impl_alu|result\(5)))) # (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & (\recop|impl_datapath|impl_ir|operand_signal\(5))) ) ) ) # ( 
-- \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(5) & ( !\recop|impl_datapath|impl_rf|Mux7~1_combout\ & ( \recop|impl_datapath|impl_rf|Mux7~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(5),
	datab => \recop|impl_datapath|impl_alu|ALT_INV_result\(5),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~0_combout\,
	datae => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~1_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux10~0_combout\);

-- Location: FF_X53_Y21_N26
\recop|impl_datapath|impl_rf|regs[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux10~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[5][3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[5][5]~q\);

-- Location: LABCELL_X56_Y22_N3
\recop|impl_datapath|impl_rf|Mux42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux42~1_combout\ = ( \recop|impl_datapath|impl_rf|regs[13][5]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_ir|rx_signal\(3)) # (\recop|impl_datapath|impl_rf|regs[5][5]~q\) ) ) ) 
-- # ( !\recop|impl_datapath|impl_rf|regs[13][5]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_rf|regs[5][5]~q\ & !\recop|impl_datapath|impl_ir|rx_signal\(3)) ) ) ) # ( 
-- \recop|impl_datapath|impl_rf|regs[13][5]~q\ & ( !\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3) & (\recop|impl_datapath|impl_rf|regs[1][5]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal\(3) & 
-- ((\recop|impl_datapath|impl_rf|regs[9][5]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[13][5]~q\ & ( !\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3) & 
-- (\recop|impl_datapath|impl_rf|regs[1][5]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[9][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][5]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][5]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][5]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][5]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[2]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux42~1_combout\);

-- Location: LABCELL_X56_Y22_N42
\recop|impl_datapath|impl_rf|Mux42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux42~0_combout\ = ( \recop|impl_datapath|impl_rf|regs[4][5]~q\ & ( \recop|impl_datapath|impl_rf|regs[8][5]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_ir|rx_signal\(3)) # 
-- (\recop|impl_datapath|impl_rf|regs[0][5]~q\)))) # (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_ir|rx_signal\(3))) # (\recop|impl_datapath|impl_rf|regs[12][5]~q\))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[4][5]~q\ & ( \recop|impl_datapath|impl_rf|regs[8][5]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_ir|rx_signal\(3)) # (\recop|impl_datapath|impl_rf|regs[0][5]~q\)))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[12][5]~q\ & ((\recop|impl_datapath|impl_ir|rx_signal\(3))))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[4][5]~q\ & ( !\recop|impl_datapath|impl_rf|regs[8][5]~q\ 
-- & ( (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_rf|regs[0][5]~q\ & !\recop|impl_datapath|impl_ir|rx_signal\(3))))) # (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & 
-- (((!\recop|impl_datapath|impl_ir|rx_signal\(3))) # (\recop|impl_datapath|impl_rf|regs[12][5]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[4][5]~q\ & ( !\recop|impl_datapath|impl_rf|regs[8][5]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_rf|regs[0][5]~q\ & !\recop|impl_datapath|impl_ir|rx_signal\(3))))) # (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[12][5]~q\ & ((\recop|impl_datapath|impl_ir|rx_signal\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[2]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][5]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][5]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][5]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][5]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux42~0_combout\);

-- Location: LABCELL_X56_Y22_N27
\recop|impl_datapath|impl_rf|Mux42~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux42~2_combout\ = ( \recop|impl_datapath|impl_rf|regs[10][5]~q\ & ( \recop|impl_datapath|impl_rf|regs[6][5]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3) & (((\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\)) # 
-- (\recop|impl_datapath|impl_rf|regs[2][5]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(3) & (((!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\) # (\recop|impl_datapath|impl_rf|regs[14][5]~q\)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[10][5]~q\ & ( \recop|impl_datapath|impl_rf|regs[6][5]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3) & (((\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\)) # (\recop|impl_datapath|impl_rf|regs[2][5]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(3) & (((\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & \recop|impl_datapath|impl_rf|regs[14][5]~q\)))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[10][5]~q\ & ( !\recop|impl_datapath|impl_rf|regs[6][5]~q\ 
-- & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3) & (\recop|impl_datapath|impl_rf|regs[2][5]~q\ & (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(3) & 
-- (((!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\) # (\recop|impl_datapath|impl_rf|regs[14][5]~q\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[10][5]~q\ & ( !\recop|impl_datapath|impl_rf|regs[6][5]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(3) & (\recop|impl_datapath|impl_rf|regs[2][5]~q\ & (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(3) & 
-- (((\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & \recop|impl_datapath|impl_rf|regs[14][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][5]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[2]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][5]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][5]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][5]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux42~2_combout\);

-- Location: LABCELL_X50_Y22_N21
\recop|impl_datapath|impl_rf|Mux42~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux42~3_combout\ = ( \recop|impl_datapath|impl_ir|rx_signal\(2) & ( \recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[15][5]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal\(2) & 
-- ( \recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[11][5]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rx_signal\(2) & ( !\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ( 
-- \recop|impl_datapath|impl_rf|regs[7][5]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal\(2) & ( !\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[3][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][5]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][5]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][5]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][5]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(2),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[3]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux42~3_combout\);

-- Location: LABCELL_X56_Y22_N18
\recop|impl_datapath|impl_rf|Mux42~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux42~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux42~2_combout\ & ( \recop|impl_datapath|impl_rf|Mux42~3_combout\ & ( ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|Mux42~0_combout\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|Mux42~1_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal\(1)) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux42~2_combout\ & ( \recop|impl_datapath|impl_rf|Mux42~3_combout\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(1) & ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|Mux42~0_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|Mux42~1_combout\)))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(1) & (\recop|impl_datapath|impl_ir|rx_signal\(0))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux42~2_combout\ & ( !\recop|impl_datapath|impl_rf|Mux42~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & 
-- ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|Mux42~0_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|Mux42~1_combout\)))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(0))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux42~2_combout\ & ( !\recop|impl_datapath|impl_rf|Mux42~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- ((\recop|impl_datapath|impl_rf|Mux42~0_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|Mux42~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux42~1_combout\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux42~0_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux42~2_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux42~3_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux42~4_combout\);

-- Location: LABCELL_X55_Y22_N42
\recop|impl_datapath|data_mem_in_addr[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_addr[5]~5_combout\ = ( \recop|impl_control_unit|dm_sel_addr_signal\(0) & ( \recop|impl_datapath|impl_rf|Mux58~4_combout\ & ( (\recop|impl_control_unit|dm_sel_addr_signal\(1)) # 
-- (\recop|impl_datapath|impl_pc|pc_out_signal\(5)) ) ) ) # ( !\recop|impl_control_unit|dm_sel_addr_signal\(0) & ( \recop|impl_datapath|impl_rf|Mux58~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(1) & 
-- (\recop|impl_datapath|impl_ir|operand_signal[5]~DUPLICATE_q\)) # (\recop|impl_control_unit|dm_sel_addr_signal\(1) & ((\recop|impl_datapath|impl_rf|Mux42~4_combout\))) ) ) ) # ( \recop|impl_control_unit|dm_sel_addr_signal\(0) & ( 
-- !\recop|impl_datapath|impl_rf|Mux58~4_combout\ & ( (\recop|impl_datapath|impl_pc|pc_out_signal\(5) & !\recop|impl_control_unit|dm_sel_addr_signal\(1)) ) ) ) # ( !\recop|impl_control_unit|dm_sel_addr_signal\(0) & ( 
-- !\recop|impl_datapath|impl_rf|Mux58~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(1) & (\recop|impl_datapath|impl_ir|operand_signal[5]~DUPLICATE_q\)) # (\recop|impl_control_unit|dm_sel_addr_signal\(1) & 
-- ((\recop|impl_datapath|impl_rf|Mux42~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010001000100010000001100001111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(5),
	datab => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(1),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal[5]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux42~4_combout\,
	datae => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(0),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux58~4_combout\,
	combout => \recop|impl_datapath|data_mem_in_addr[5]~5_combout\);

-- Location: LABCELL_X51_Y23_N54
\recop|impl_datapath|impl_alu|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux20~0_combout\ = ( \recop|impl_datapath|impl_alu|operand_2[4]~4_combout\ & ( \recop|impl_datapath|impl_alu|Mux27~0_combout\ & ( (!\recop|impl_datapath|impl_alu|Mux27~1_combout\) # 
-- (\recop|impl_datapath|impl_alu|Add0~21_sumout\) ) ) ) # ( !\recop|impl_datapath|impl_alu|operand_2[4]~4_combout\ & ( \recop|impl_datapath|impl_alu|Mux27~0_combout\ & ( (!\recop|impl_datapath|impl_alu|Mux27~1_combout\ & 
-- (((\recop|impl_datapath|impl_alu|Mux11~0_combout\ & !\recop|impl_control_unit|alu_sel_op1_signal\(1))))) # (\recop|impl_datapath|impl_alu|Mux27~1_combout\ & (\recop|impl_datapath|impl_alu|Add0~21_sumout\)) ) ) ) # ( 
-- \recop|impl_datapath|impl_alu|operand_2[4]~4_combout\ & ( !\recop|impl_datapath|impl_alu|Mux27~0_combout\ & ( (\recop|impl_datapath|impl_alu|Mux27~1_combout\ & (\recop|impl_datapath|impl_alu|Mux11~0_combout\ & 
-- !\recop|impl_control_unit|alu_sel_op1_signal\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000000000011101000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_alu|ALT_INV_Add0~21_sumout\,
	datab => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~1_combout\,
	datac => \recop|impl_datapath|impl_alu|ALT_INV_Mux11~0_combout\,
	datad => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datae => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[4]~4_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~0_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux20~0_combout\);

-- Location: LABCELL_X51_Y23_N36
\recop|impl_datapath|impl_alu|result[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|result\(4) = (!\recop|impl_datapath|impl_alu|Mux32~0_combout\ & (\recop|impl_datapath|impl_alu|Mux20~0_combout\)) # (\recop|impl_datapath|impl_alu|Mux32~0_combout\ & ((\recop|impl_datapath|impl_alu|result\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_alu|ALT_INV_Mux32~0_combout\,
	datab => \recop|impl_datapath|impl_alu|ALT_INV_Mux20~0_combout\,
	datac => \recop|impl_datapath|impl_alu|ALT_INV_result\(4),
	combout => \recop|impl_datapath|impl_alu|result\(4));

-- Location: LABCELL_X51_Y22_N45
\recop|impl_datapath|impl_rf|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux11~0_combout\ = ( \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(4) & ( \recop|impl_datapath|impl_alu|result\(4) & ( (!\recop|impl_datapath|impl_rf|Mux7~1_combout\ & 
-- ((\recop|impl_datapath|impl_rf|Mux7~0_combout\))) # (\recop|impl_datapath|impl_rf|Mux7~1_combout\ & ((!\recop|impl_datapath|impl_rf|Mux7~0_combout\) # (\recop|impl_datapath|impl_ir|operand_signal\(4)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(4) & ( \recop|impl_datapath|impl_alu|result\(4) & ( (\recop|impl_datapath|impl_rf|Mux7~1_combout\ & ((!\recop|impl_datapath|impl_rf|Mux7~0_combout\) # 
-- (\recop|impl_datapath|impl_ir|operand_signal\(4)))) ) ) ) # ( \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(4) & ( !\recop|impl_datapath|impl_alu|result\(4) & ( (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & 
-- ((!\recop|impl_datapath|impl_rf|Mux7~1_combout\) # (\recop|impl_datapath|impl_ir|operand_signal\(4)))) ) ) ) # ( !\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(4) & ( !\recop|impl_datapath|impl_alu|result\(4) & ( 
-- (\recop|impl_datapath|impl_rf|Mux7~1_combout\ & (\recop|impl_datapath|impl_ir|operand_signal\(4) & \recop|impl_datapath|impl_rf|Mux7~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000001011101101010101000100010101010110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~1_combout\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(4),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~0_combout\,
	datae => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_result\(4),
	combout => \recop|impl_datapath|impl_rf|Mux11~0_combout\);

-- Location: FF_X55_Y22_N20
\recop|impl_datapath|impl_rf|regs[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux11~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[3][3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[3][4]~q\);

-- Location: FF_X55_Y22_N47
\recop|impl_datapath|impl_rf|regs[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux11~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[2][3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[2][4]~q\);

-- Location: FF_X55_Y22_N50
\recop|impl_datapath|impl_rf|regs[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux11~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[1][4]~q\);

-- Location: LABCELL_X56_Y20_N27
\recop|impl_datapath|impl_rf|regs~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs~19_combout\ = ( \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|Mux11~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux11~0_combout\,
	datae => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|regs~19_combout\);

-- Location: FF_X56_Y20_N29
\recop|impl_datapath|impl_rf|regs[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs~19_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[0][4]~q\);

-- Location: LABCELL_X55_Y22_N51
\recop|impl_datapath|impl_rf|Mux59~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux59~0_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[0][4]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(1) & ((\recop|impl_datapath|impl_rf|regs[1][4]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rz_signal\(1) & (\recop|impl_datapath|impl_rf|regs[3][4]~q\)) ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[0][4]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(1)) # 
-- (\recop|impl_datapath|impl_rf|regs[2][4]~q\) ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( !\recop|impl_datapath|impl_rf|regs[0][4]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(1) & ((\recop|impl_datapath|impl_rf|regs[1][4]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rz_signal\(1) & (\recop|impl_datapath|impl_rf|regs[3][4]~q\)) ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( !\recop|impl_datapath|impl_rf|regs[0][4]~q\ & ( (\recop|impl_datapath|impl_rf|regs[2][4]~q\ & 
-- \recop|impl_datapath|impl_ir|rz_signal\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][4]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][4]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(1),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][4]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][4]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux59~0_combout\);

-- Location: FF_X55_Y20_N35
\recop|impl_datapath|impl_rf|regs[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux11~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[12][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[12][4]~q\);

-- Location: FF_X51_Y20_N47
\recop|impl_datapath|impl_rf|regs[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux11~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[14][3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[14][4]~q\);

-- Location: LABCELL_X55_Y20_N12
\recop|impl_datapath|impl_rf|regs[13][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[13][4]~feeder_combout\ = \recop|impl_datapath|impl_rf|Mux11~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux11~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[13][4]~feeder_combout\);

-- Location: FF_X55_Y20_N14
\recop|impl_datapath|impl_rf|regs[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[13][4]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[13][3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[13][4]~q\);

-- Location: FF_X51_Y22_N11
\recop|impl_datapath|impl_rf|regs[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux11~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[15][3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[15][4]~q\);

-- Location: LABCELL_X55_Y20_N42
\recop|impl_datapath|impl_rf|Mux59~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux59~3_combout\ = ( \recop|impl_datapath|impl_rf|regs[15][4]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_rf|regs[14][4]~q\) # 
-- (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[15][4]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & 
-- \recop|impl_datapath|impl_rf|regs[14][4]~q\) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[15][4]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[12][4]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[13][4]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[15][4]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[12][4]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|regs[13][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][4]~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][4]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][4]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][4]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux59~3_combout\);

-- Location: FF_X55_Y21_N14
\recop|impl_datapath|impl_rf|regs[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux11~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[7][4]~q\);

-- Location: FF_X55_Y21_N44
\recop|impl_datapath|impl_rf|regs[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux11~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[5][3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[5][4]~q\);

-- Location: FF_X55_Y20_N23
\recop|impl_datapath|impl_rf|regs[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux11~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[4][3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[4][4]~q\);

-- Location: FF_X50_Y21_N5
\recop|impl_datapath|impl_rf|regs[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux11~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[6][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[6][4]~q\);

-- Location: LABCELL_X55_Y21_N27
\recop|impl_datapath|impl_rf|Mux59~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux59~1_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[6][4]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_rf|regs[7][4]~q\) ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[6][4]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|regs[4][4]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[5][4]~q\)) ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[6][4]~q\ & ( (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & \recop|impl_datapath|impl_rf|regs[7][4]~q\) ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[6][4]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[4][4]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[5][4]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000100010001000100000101101011111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][4]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][4]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][4]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][4]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux59~1_combout\);

-- Location: LABCELL_X53_Y20_N57
\recop|impl_datapath|impl_rf|regs[8][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[8][4]~feeder_combout\ = \recop|impl_datapath|impl_rf|Mux11~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux11~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[8][4]~feeder_combout\);

-- Location: FF_X53_Y20_N59
\recop|impl_datapath|impl_rf|regs[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[8][4]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[8][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[8][4]~q\);

-- Location: FF_X53_Y20_N14
\recop|impl_datapath|impl_rf|regs[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux11~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[11][3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[11][4]~q\);

-- Location: FF_X53_Y20_N44
\recop|impl_datapath|impl_rf|regs[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux11~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[10][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[10][4]~q\);

-- Location: LABCELL_X50_Y20_N6
\recop|impl_datapath|impl_rf|regs[9][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[9][4]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux11~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux11~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[9][4]~feeder_combout\);

-- Location: FF_X50_Y20_N8
\recop|impl_datapath|impl_rf|regs[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[9][4]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[9][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[9][4]~q\);

-- Location: LABCELL_X53_Y20_N45
\recop|impl_datapath|impl_rf|Mux59~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux59~2_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[11][4]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[9][4]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[10][4]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[8][4]~q\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][4]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][4]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][4]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][4]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	combout => \recop|impl_datapath|impl_rf|Mux59~2_combout\);

-- Location: LABCELL_X56_Y23_N54
\recop|impl_datapath|impl_rf|Mux59~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux59~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux59~1_combout\ & ( \recop|impl_datapath|impl_rf|Mux59~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_rf|Mux59~0_combout\)) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\))) # (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\) # 
-- ((\recop|impl_datapath|impl_rf|Mux59~3_combout\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux59~1_combout\ & ( \recop|impl_datapath|impl_rf|Mux59~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux59~0_combout\))) # (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\) # 
-- ((\recop|impl_datapath|impl_rf|Mux59~3_combout\)))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux59~1_combout\ & ( !\recop|impl_datapath|impl_rf|Mux59~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_rf|Mux59~0_combout\)) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\))) # (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|Mux59~3_combout\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux59~1_combout\ & ( !\recop|impl_datapath|impl_rf|Mux59~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux59~0_combout\))) # (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|Mux59~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux59~0_combout\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux59~3_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux59~1_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux59~2_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux59~4_combout\);

-- Location: LABCELL_X55_Y23_N21
\recop|impl_datapath|data_mem_in_addr[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_addr[4]~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux59~4_combout\ & ( \recop|impl_datapath|impl_ir|operand_signal[4]~DUPLICATE_q\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(0) & 
-- (((!\recop|impl_control_unit|dm_sel_addr_signal\(1))) # (\recop|impl_datapath|impl_rf|Mux43~4_combout\))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0) & (((\recop|impl_control_unit|dm_sel_addr_signal\(1)) # 
-- (\recop|impl_datapath|impl_pc|pc_out_signal[4]~DUPLICATE_q\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux59~4_combout\ & ( \recop|impl_datapath|impl_ir|operand_signal[4]~DUPLICATE_q\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(0) & 
-- (((!\recop|impl_control_unit|dm_sel_addr_signal\(1))) # (\recop|impl_datapath|impl_rf|Mux43~4_combout\))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0) & (((\recop|impl_datapath|impl_pc|pc_out_signal[4]~DUPLICATE_q\ & 
-- !\recop|impl_control_unit|dm_sel_addr_signal\(1))))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux59~4_combout\ & ( !\recop|impl_datapath|impl_ir|operand_signal[4]~DUPLICATE_q\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(0) & 
-- (\recop|impl_datapath|impl_rf|Mux43~4_combout\ & ((\recop|impl_control_unit|dm_sel_addr_signal\(1))))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0) & (((\recop|impl_control_unit|dm_sel_addr_signal\(1)) # 
-- (\recop|impl_datapath|impl_pc|pc_out_signal[4]~DUPLICATE_q\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux59~4_combout\ & ( !\recop|impl_datapath|impl_ir|operand_signal[4]~DUPLICATE_q\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(0) & 
-- (\recop|impl_datapath|impl_rf|Mux43~4_combout\ & ((\recop|impl_control_unit|dm_sel_addr_signal\(1))))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0) & (((\recop|impl_datapath|impl_pc|pc_out_signal[4]~DUPLICATE_q\ & 
-- !\recop|impl_control_unit|dm_sel_addr_signal\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux43~4_combout\,
	datab => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(0),
	datac => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[4]~DUPLICATE_q\,
	datad => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(1),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux59~4_combout\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal[4]~DUPLICATE_q\,
	combout => \recop|impl_datapath|data_mem_in_addr[4]~4_combout\);

-- Location: LABCELL_X57_Y23_N30
\recop|impl_datapath|data_mem_in_data[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_data[3]~0_combout\ = ( \recop|impl_control_unit|dm_sel_in_signal\(1) & ( \recop|impl_datapath|impl_ir|operand_signal\(3) & ( (\recop|impl_datapath|impl_rf|Mux44~4_combout\ & !\recop|impl_control_unit|dm_sel_in_signal\(0)) 
-- ) ) ) # ( !\recop|impl_control_unit|dm_sel_in_signal\(1) & ( \recop|impl_datapath|impl_ir|operand_signal\(3) & ( (!\recop|impl_control_unit|dm_sel_in_signal\(0)) # (\recop|impl_datapath|impl_pc|pc_out_signal\(3)) ) ) ) # ( 
-- \recop|impl_control_unit|dm_sel_in_signal\(1) & ( !\recop|impl_datapath|impl_ir|operand_signal\(3) & ( (\recop|impl_datapath|impl_rf|Mux44~4_combout\ & !\recop|impl_control_unit|dm_sel_in_signal\(0)) ) ) ) # ( 
-- !\recop|impl_control_unit|dm_sel_in_signal\(1) & ( !\recop|impl_datapath|impl_ir|operand_signal\(3) & ( (\recop|impl_datapath|impl_pc|pc_out_signal\(3) & \recop|impl_control_unit|dm_sel_in_signal\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110000000011111111001100110000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(3),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux44~4_combout\,
	datad => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(0),
	datae => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(1),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(3),
	combout => \recop|impl_datapath|data_mem_in_data[3]~0_combout\);

-- Location: M10K_X58_Y24_N0
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop:recop|datapath:impl_datapath|data_mem:impl_dm|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|impl_control_unit|dm_write_signal~q\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y20_N30
\recop|impl_datapath|impl_rf|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux13~0_combout\ = ( \recop|impl_datapath|impl_rf|Mux7~1_combout\ & ( (!\recop|impl_datapath|impl_rf|Mux7~0_combout\ & (\recop|impl_datapath|impl_alu|result\(2))) # (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & 
-- ((\recop|impl_datapath|impl_ir|operand_signal\(2)))) ) ) # ( !\recop|impl_datapath|impl_rf|Mux7~1_combout\ & ( (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_alu|ALT_INV_result\(2),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(2),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~0_combout\,
	datad => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~1_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux13~0_combout\);

-- Location: LABCELL_X51_Y19_N51
\recop|impl_datapath|impl_rf|regs~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs~16_combout\ = ( \recop|impl_datapath|impl_rf|Mux13~0_combout\ & ( \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux13~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs~16_combout\);

-- Location: FF_X51_Y19_N53
\recop|impl_datapath|impl_rf|regs[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs~16_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[0][2]~q\);

-- Location: LABCELL_X51_Y19_N27
\recop|impl_datapath|impl_rf|Mux61~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux61~0_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[3][2]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[1][2]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[2][2]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[0][2]~q\ ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][2]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][2]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][2]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][2]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	combout => \recop|impl_datapath|impl_rf|Mux61~0_combout\);

-- Location: MLABCELL_X52_Y19_N33
\recop|impl_datapath|impl_rf|Mux61~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux61~2_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[11][2]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[9][2]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[10][2]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[8][2]~q\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][2]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][2]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][2]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][2]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	combout => \recop|impl_datapath|impl_rf|Mux61~2_combout\);

-- Location: LABCELL_X50_Y21_N36
\recop|impl_datapath|impl_rf|Mux61~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux61~1_combout\ = ( \recop|impl_datapath|impl_rf|regs[5][2]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(1)) # (\recop|impl_datapath|impl_rf|regs[7][2]~q\) ) ) ) 
-- # ( !\recop|impl_datapath|impl_rf|regs[5][2]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_ir|rz_signal\(1) & \recop|impl_datapath|impl_rf|regs[7][2]~q\) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[5][2]~q\ & 
-- ( !\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(1) & (\recop|impl_datapath|impl_rf|regs[4][2]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal\(1) & ((\recop|impl_datapath|impl_rf|regs[6][2]~q\))) ) ) 
-- ) # ( !\recop|impl_datapath|impl_rf|regs[5][2]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(1) & (\recop|impl_datapath|impl_rf|regs[4][2]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal\(1) & 
-- ((\recop|impl_datapath|impl_rf|regs[6][2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][2]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][2]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(1),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][2]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][2]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux61~1_combout\);

-- Location: MLABCELL_X52_Y20_N51
\recop|impl_datapath|impl_rf|Mux61~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux61~3_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[15][2]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[13][2]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[14][2]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[12][2]~q\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][2]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][2]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][2]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][2]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	combout => \recop|impl_datapath|impl_rf|Mux61~3_combout\);

-- Location: LABCELL_X51_Y19_N18
\recop|impl_datapath|impl_rf|Mux61~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux61~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux61~1_combout\ & ( \recop|impl_datapath|impl_rf|Mux61~3_combout\ & ( ((!\recop|impl_datapath|impl_ir|rz_signal\(3) & (\recop|impl_datapath|impl_rf|Mux61~0_combout\)) # 
-- (\recop|impl_datapath|impl_ir|rz_signal\(3) & ((\recop|impl_datapath|impl_rf|Mux61~2_combout\)))) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux61~1_combout\ & ( 
-- \recop|impl_datapath|impl_rf|Mux61~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(3) & (\recop|impl_datapath|impl_rf|Mux61~0_combout\ & ((!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\)))) # (\recop|impl_datapath|impl_ir|rz_signal\(3) & 
-- (((\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\) # (\recop|impl_datapath|impl_rf|Mux61~2_combout\)))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux61~1_combout\ & ( !\recop|impl_datapath|impl_rf|Mux61~3_combout\ & ( 
-- (!\recop|impl_datapath|impl_ir|rz_signal\(3) & (((\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\)) # (\recop|impl_datapath|impl_rf|Mux61~0_combout\))) # (\recop|impl_datapath|impl_ir|rz_signal\(3) & (((\recop|impl_datapath|impl_rf|Mux61~2_combout\ 
-- & !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux61~1_combout\ & ( !\recop|impl_datapath|impl_rf|Mux61~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- ((!\recop|impl_datapath|impl_ir|rz_signal\(3) & (\recop|impl_datapath|impl_rf|Mux61~0_combout\)) # (\recop|impl_datapath|impl_ir|rz_signal\(3) & ((\recop|impl_datapath|impl_rf|Mux61~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux61~0_combout\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(3),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux61~2_combout\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux61~1_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux61~3_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux61~4_combout\);

-- Location: LABCELL_X51_Y20_N27
\recop|impl_datapath|data_mem_in_addr[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_addr[2]~2_combout\ = ( \recop|impl_datapath|impl_rf|Mux61~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux45~4_combout\ & ( ((!\recop|impl_control_unit|dm_sel_addr_signal\(0) & 
-- (\recop|impl_datapath|impl_ir|operand_signal\(2))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0) & ((\recop|impl_datapath|impl_pc|pc_out_signal[2]~DUPLICATE_q\)))) # (\recop|impl_control_unit|dm_sel_addr_signal\(1)) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux61~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux45~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(1) & ((!\recop|impl_control_unit|dm_sel_addr_signal\(0) & 
-- (\recop|impl_datapath|impl_ir|operand_signal\(2))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0) & ((\recop|impl_datapath|impl_pc|pc_out_signal[2]~DUPLICATE_q\))))) # (\recop|impl_control_unit|dm_sel_addr_signal\(1) & 
-- (((!\recop|impl_control_unit|dm_sel_addr_signal\(0))))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux61~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux45~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(1) & 
-- ((!\recop|impl_control_unit|dm_sel_addr_signal\(0) & (\recop|impl_datapath|impl_ir|operand_signal\(2))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0) & ((\recop|impl_datapath|impl_pc|pc_out_signal[2]~DUPLICATE_q\))))) # 
-- (\recop|impl_control_unit|dm_sel_addr_signal\(1) & (((\recop|impl_control_unit|dm_sel_addr_signal\(0))))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux61~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux45~4_combout\ & ( 
-- (!\recop|impl_control_unit|dm_sel_addr_signal\(1) & ((!\recop|impl_control_unit|dm_sel_addr_signal\(0) & (\recop|impl_datapath|impl_ir|operand_signal\(2))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0) & 
-- ((\recop|impl_datapath|impl_pc|pc_out_signal[2]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(1),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(2),
	datac => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[2]~DUPLICATE_q\,
	datad => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(0),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux61~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux45~4_combout\,
	combout => \recop|impl_datapath|data_mem_in_addr[2]~2_combout\);

-- Location: LABCELL_X53_Y22_N30
\recop|impl_datapath|data_mem_in_data[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_data[1]~2_combout\ = ( \recop|impl_datapath|impl_rf|Mux46~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_in_signal\(1) & ((!\recop|impl_control_unit|dm_sel_in_signal\(0) & 
-- ((\recop|impl_datapath|impl_ir|operand_signal\(1)))) # (\recop|impl_control_unit|dm_sel_in_signal\(0) & (\recop|impl_datapath|impl_pc|pc_out_signal\(1))))) # (\recop|impl_control_unit|dm_sel_in_signal\(1) & 
-- (((!\recop|impl_control_unit|dm_sel_in_signal\(0))))) ) ) # ( !\recop|impl_datapath|impl_rf|Mux46~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_in_signal\(1) & ((!\recop|impl_control_unit|dm_sel_in_signal\(0) & 
-- ((\recop|impl_datapath|impl_ir|operand_signal\(1)))) # (\recop|impl_control_unit|dm_sel_in_signal\(0) & (\recop|impl_datapath|impl_pc|pc_out_signal\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000100010000111111010001000011111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(1),
	datab => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(1),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(1),
	datad => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(0),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux46~4_combout\,
	combout => \recop|impl_datapath|data_mem_in_data[1]~2_combout\);

-- Location: M10K_X58_Y22_N0
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop:recop|datapath:impl_datapath|data_mem:impl_dm|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|impl_control_unit|dm_write_signal~q\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X51_Y24_N0
\recop|impl_datapath|impl_alu|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux17~0_combout\ = ( \recop|impl_datapath|impl_alu|operand_2[1]~2_combout\ & ( \recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( (!\recop|impl_datapath|impl_alu|Mux27~0_combout\ & 
-- (((!\recop|impl_control_unit|alu_sel_op1_signal\(1) & \recop|impl_datapath|impl_alu|Mux14~0_combout\)))) # (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & (\recop|impl_datapath|impl_alu|Add0~9_sumout\)) ) ) ) # ( 
-- !\recop|impl_datapath|impl_alu|operand_2[1]~2_combout\ & ( \recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & \recop|impl_datapath|impl_alu|Add0~9_sumout\) ) ) ) # ( 
-- \recop|impl_datapath|impl_alu|operand_2[1]~2_combout\ & ( !\recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( \recop|impl_datapath|impl_alu|Mux27~0_combout\ ) ) ) # ( !\recop|impl_datapath|impl_alu|operand_2[1]~2_combout\ & ( 
-- !\recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & (!\recop|impl_control_unit|alu_sel_op1_signal\(1) & \recop|impl_datapath|impl_alu|Mux14~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000010101010101010100010001000100010001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~0_combout\,
	datab => \recop|impl_datapath|impl_alu|ALT_INV_Add0~9_sumout\,
	datac => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datad => \recop|impl_datapath|impl_alu|ALT_INV_Mux14~0_combout\,
	datae => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[1]~2_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~1_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux17~0_combout\);

-- Location: LABCELL_X51_Y24_N45
\recop|impl_datapath|impl_alu|result[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|result\(1) = ( \recop|impl_datapath|impl_alu|Mux32~0_combout\ & ( \recop|impl_datapath|impl_alu|result\(1) ) ) # ( !\recop|impl_datapath|impl_alu|Mux32~0_combout\ & ( \recop|impl_datapath|impl_alu|Mux17~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_alu|ALT_INV_Mux17~0_combout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_result\(1),
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Mux32~0_combout\,
	combout => \recop|impl_datapath|impl_alu|result\(1));

-- Location: LABCELL_X56_Y20_N57
\recop|impl_datapath|impl_rf|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux14~0_combout\ = ( \recop|impl_datapath|impl_alu|result\(1) & ( (!\recop|impl_datapath|impl_rf|Mux7~1_combout\ & (((\recop|impl_datapath|impl_rf|Mux7~0_combout\ & 
-- \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(1))))) # (\recop|impl_datapath|impl_rf|Mux7~1_combout\ & (((!\recop|impl_datapath|impl_rf|Mux7~0_combout\)) # (\recop|impl_datapath|impl_ir|operand_signal\(1)))) ) ) # ( 
-- !\recop|impl_datapath|impl_alu|result\(1) & ( (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & ((!\recop|impl_datapath|impl_rf|Mux7~1_combout\ & ((\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(1)))) # 
-- (\recop|impl_datapath|impl_rf|Mux7~1_combout\ & (\recop|impl_datapath|impl_ir|operand_signal\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101000000010000110100110001001111010011000100111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(1),
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~1_combout\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~0_combout\,
	datad => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_result\(1),
	combout => \recop|impl_datapath|impl_rf|Mux14~0_combout\);

-- Location: FF_X57_Y20_N35
\recop|impl_datapath|impl_rf|regs[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux14~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[5][3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[5][1]~q\);

-- Location: LABCELL_X56_Y21_N39
\recop|impl_datapath|impl_rf|Mux46~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux46~1_combout\ = ( \recop|impl_datapath|impl_rf|regs[13][1]~q\ & ( \recop|impl_datapath|impl_rf|regs[9][1]~q\ & ( ((!\recop|impl_datapath|impl_ir|rx_signal\(2) & ((\recop|impl_datapath|impl_rf|regs[1][1]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(2) & (\recop|impl_datapath|impl_rf|regs[5][1]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[13][1]~q\ & ( \recop|impl_datapath|impl_rf|regs[9][1]~q\ & 
-- ( (!\recop|impl_datapath|impl_ir|rx_signal\(2) & (((\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\) # (\recop|impl_datapath|impl_rf|regs[1][1]~q\)))) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & (\recop|impl_datapath|impl_rf|regs[5][1]~q\ & 
-- ((!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\)))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[13][1]~q\ & ( !\recop|impl_datapath|impl_rf|regs[9][1]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(2) & 
-- (((\recop|impl_datapath|impl_rf|regs[1][1]~q\ & !\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\)))) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & (((\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\)) # 
-- (\recop|impl_datapath|impl_rf|regs[5][1]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[13][1]~q\ & ( !\recop|impl_datapath|impl_rf|regs[9][1]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & 
-- ((!\recop|impl_datapath|impl_ir|rx_signal\(2) & ((\recop|impl_datapath|impl_rf|regs[1][1]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & (\recop|impl_datapath|impl_rf|regs[5][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][1]~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(2),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][1]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[3]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][1]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][1]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux46~1_combout\);

-- Location: LABCELL_X56_Y21_N3
\recop|impl_datapath|impl_rf|Mux46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux46~0_combout\ = ( \recop|impl_datapath|impl_rf|regs[12][1]~q\ & ( \recop|impl_datapath|impl_rf|regs[4][1]~q\ & ( ((!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[0][1]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[8][1]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(2)) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[12][1]~q\ & ( \recop|impl_datapath|impl_rf|regs[4][1]~q\ & 
-- ( (!\recop|impl_datapath|impl_ir|rx_signal\(2) & ((!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[0][1]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[8][1]~q\)))) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & (((!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\)))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[12][1]~q\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[4][1]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(2) & ((!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[0][1]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[8][1]~q\)))) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & (((\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[12][1]~q\ & ( !\recop|impl_datapath|impl_rf|regs[4][1]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(2) & ((!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[0][1]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[8][1]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][1]~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(2),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][1]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[3]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][1]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][1]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux46~0_combout\);

-- Location: LABCELL_X57_Y21_N15
\recop|impl_datapath|impl_rf|Mux46~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux46~3_combout\ = ( \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[15][1]~q\ & ( (\recop|impl_datapath|impl_rf|regs[7][1]~q\) # (\recop|impl_datapath|impl_ir|rx_signal\(3)) ) ) ) 
-- # ( !\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[15][1]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[3][1]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(3) & 
-- (\recop|impl_datapath|impl_rf|regs[11][1]~q\)) ) ) ) # ( \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_rf|regs[15][1]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3) & \recop|impl_datapath|impl_rf|regs[7][1]~q\) 
-- ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_rf|regs[15][1]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[3][1]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(3) & (\recop|impl_datapath|impl_rf|regs[11][1]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000001100110000011101000111010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][1]~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][1]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][1]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[2]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][1]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux46~3_combout\);

-- Location: LABCELL_X57_Y22_N27
\recop|impl_datapath|impl_rf|Mux46~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux46~2_combout\ = ( \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[6][1]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3)) # (\recop|impl_datapath|impl_rf|regs[14][1]~q\) ) ) ) 
-- # ( !\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[6][1]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[2][1]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(3) & 
-- (\recop|impl_datapath|impl_rf|regs[10][1]~q\)) ) ) ) # ( \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_rf|regs[6][1]~q\ & ( (\recop|impl_datapath|impl_rf|regs[14][1]~q\ & \recop|impl_datapath|impl_ir|rx_signal\(3)) 
-- ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_rf|regs[6][1]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[2][1]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(3) & (\recop|impl_datapath|impl_rf|regs[10][1]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000000000101010100001111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][1]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][1]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][1]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[2]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][1]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux46~2_combout\);

-- Location: LABCELL_X56_Y21_N27
\recop|impl_datapath|impl_rf|Mux46~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux46~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux46~3_combout\ & ( \recop|impl_datapath|impl_rf|Mux46~2_combout\ & ( ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|Mux46~0_combout\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|Mux46~1_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux46~3_combout\ & ( 
-- \recop|impl_datapath|impl_rf|Mux46~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|Mux46~0_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- (\recop|impl_datapath|impl_rf|Mux46~1_combout\)))) # (\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_ir|rx_signal\(0))))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux46~3_combout\ & ( 
-- !\recop|impl_datapath|impl_rf|Mux46~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|Mux46~0_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) 
-- & (\recop|impl_datapath|impl_rf|Mux46~1_combout\)))) # (\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_ir|rx_signal\(0))))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux46~3_combout\ & ( 
-- !\recop|impl_datapath|impl_rf|Mux46~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|Mux46~0_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) 
-- & (\recop|impl_datapath|impl_rf|Mux46~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[1]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux46~1_combout\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux46~0_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux46~3_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux46~2_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux46~4_combout\);

-- Location: LABCELL_X53_Y22_N48
\recop|impl_datapath|data_mem_in_addr[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_addr[1]~1_combout\ = ( \recop|impl_control_unit|dm_sel_addr_signal\(0) & ( \recop|impl_datapath|impl_rf|Mux62~4_combout\ & ( (\recop|impl_datapath|impl_pc|pc_out_signal\(1)) # 
-- (\recop|impl_control_unit|dm_sel_addr_signal\(1)) ) ) ) # ( !\recop|impl_control_unit|dm_sel_addr_signal\(0) & ( \recop|impl_datapath|impl_rf|Mux62~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(1) & 
-- (\recop|impl_datapath|impl_ir|operand_signal\(1))) # (\recop|impl_control_unit|dm_sel_addr_signal\(1) & ((\recop|impl_datapath|impl_rf|Mux46~4_combout\))) ) ) ) # ( \recop|impl_control_unit|dm_sel_addr_signal\(0) & ( 
-- !\recop|impl_datapath|impl_rf|Mux62~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(1) & \recop|impl_datapath|impl_pc|pc_out_signal\(1)) ) ) ) # ( !\recop|impl_control_unit|dm_sel_addr_signal\(0) & ( 
-- !\recop|impl_datapath|impl_rf|Mux62~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(1) & (\recop|impl_datapath|impl_ir|operand_signal\(1))) # (\recop|impl_control_unit|dm_sel_addr_signal\(1) & 
-- ((\recop|impl_datapath|impl_rf|Mux46~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000011000000110001000100011101110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(1),
	datab => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(1),
	datac => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(1),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux46~4_combout\,
	datae => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(0),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux62~4_combout\,
	combout => \recop|impl_datapath|data_mem_in_addr[1]~1_combout\);

-- Location: LABCELL_X51_Y24_N18
\recop|impl_datapath|impl_alu|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux15~1_combout\ = ( \recop|impl_datapath|impl_alu|Mux15~0_combout\ & ( (!\recop|impl_control_unit|alu_sel_op1_signal\(0)) # (!\recop|impl_control_unit|alu_sel_op1_signal\(1)) ) ) # ( 
-- !\recop|impl_datapath|impl_alu|Mux15~0_combout\ & ( (!\recop|impl_control_unit|alu_sel_op1_signal\(0) & \recop|impl_control_unit|alu_sel_op1_signal\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101011111010111110101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(0),
	datac => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Mux15~0_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux15~1_combout\);

-- Location: LABCELL_X51_Y24_N57
\recop|impl_datapath|impl_alu|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux16~0_combout\ = ( \recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( (!\recop|impl_datapath|impl_alu|Mux27~0_combout\ & (\recop|impl_datapath|impl_alu|Mux15~1_combout\ & 
-- ((\recop|impl_datapath|impl_alu|operand_2[0]~3_combout\)))) # (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & (((\recop|impl_datapath|impl_alu|Add0~13_sumout\)))) ) ) # ( !\recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( 
-- (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & ((\recop|impl_datapath|impl_alu|operand_2[0]~3_combout\) # (\recop|impl_datapath|impl_alu|Mux15~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010101000100010101010100000101001001110000010100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~0_combout\,
	datab => \recop|impl_datapath|impl_alu|ALT_INV_Mux15~1_combout\,
	datac => \recop|impl_datapath|impl_alu|ALT_INV_Add0~13_sumout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[0]~3_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~1_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux16~0_combout\);

-- Location: LABCELL_X51_Y24_N54
\recop|impl_datapath|impl_alu|result[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|result\(0) = ( \recop|impl_datapath|impl_alu|Mux16~0_combout\ & ( (!\recop|impl_datapath|impl_alu|Mux32~0_combout\) # (\recop|impl_datapath|impl_alu|result\(0)) ) ) # ( !\recop|impl_datapath|impl_alu|Mux16~0_combout\ & ( 
-- (\recop|impl_datapath|impl_alu|Mux32~0_combout\ & \recop|impl_datapath|impl_alu|result\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_alu|ALT_INV_Mux32~0_combout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_result\(0),
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Mux16~0_combout\,
	combout => \recop|impl_datapath|impl_alu|result\(0));

-- Location: LABCELL_X51_Y22_N36
\recop|impl_datapath|impl_rf|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux15~0_combout\ = ( \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(0) & ( \recop|impl_datapath|impl_alu|result\(0) & ( (!\recop|impl_control_unit|rf_sel_in_signal\(1) & 
-- (\recop|impl_datapath|impl_ir|operand_signal\(0))) # (\recop|impl_control_unit|rf_sel_in_signal\(1) & ((\recop|impl_control_unit|rf_sel_in_signal\(0)))) ) ) ) # ( !\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(0) & ( 
-- \recop|impl_datapath|impl_alu|result\(0) & ( (!\recop|impl_control_unit|rf_sel_in_signal\(1) & (\recop|impl_datapath|impl_ir|operand_signal\(0))) # (\recop|impl_control_unit|rf_sel_in_signal\(1) & (((\recop|impl_control_unit|rf_sel_in_signal\(0) & 
-- !\recop|impl_control_unit|rf_sel_in_signal\(2))))) ) ) ) # ( \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(0) & ( !\recop|impl_datapath|impl_alu|result\(0) & ( (!\recop|impl_control_unit|rf_sel_in_signal\(1) & 
-- (\recop|impl_datapath|impl_ir|operand_signal\(0))) # (\recop|impl_control_unit|rf_sel_in_signal\(1) & (((\recop|impl_control_unit|rf_sel_in_signal\(0) & \recop|impl_control_unit|rf_sel_in_signal\(2))))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(0) & ( !\recop|impl_datapath|impl_alu|result\(0) & ( (\recop|impl_datapath|impl_ir|operand_signal\(0) & !\recop|impl_control_unit|rf_sel_in_signal\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100011101000111010001000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(0),
	datab => \recop|impl_control_unit|ALT_INV_rf_sel_in_signal\(1),
	datac => \recop|impl_control_unit|ALT_INV_rf_sel_in_signal\(0),
	datad => \recop|impl_control_unit|ALT_INV_rf_sel_in_signal\(2),
	datae => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_result\(0),
	combout => \recop|impl_datapath|impl_rf|Mux15~0_combout\);

-- Location: FF_X52_Y21_N29
\recop|impl_datapath|impl_rf|regs[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux15~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[2][3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[2][0]~q\);

-- Location: MLABCELL_X52_Y21_N39
\recop|impl_datapath|impl_rf|Mux47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux47~0_combout\ = ( \recop|impl_datapath|impl_rf|regs[1][0]~q\ & ( \recop|impl_datapath|impl_rf|regs[0][0]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1)) # ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- (\recop|impl_datapath|impl_rf|regs[2][0]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[3][0]~q\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[1][0]~q\ & ( \recop|impl_datapath|impl_rf|regs[0][0]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(1) & (((!\recop|impl_datapath|impl_ir|rx_signal\(0))))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[2][0]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[3][0]~q\))))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[1][0]~q\ & ( !\recop|impl_datapath|impl_rf|regs[0][0]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & 
-- (((\recop|impl_datapath|impl_ir|rx_signal\(0))))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[2][0]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- ((\recop|impl_datapath|impl_rf|regs[3][0]~q\))))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[1][0]~q\ & ( !\recop|impl_datapath|impl_rf|regs[0][0]~q\ & ( (\recop|impl_datapath|impl_ir|rx_signal\(1) & ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- (\recop|impl_datapath|impl_rf|regs[2][0]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[3][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][0]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][0]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][0]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][0]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux47~0_combout\);

-- Location: MLABCELL_X52_Y21_N3
\recop|impl_datapath|impl_rf|Mux47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux47~1_combout\ = ( \recop|impl_datapath|impl_rf|regs[6][0]~q\ & ( \recop|impl_datapath|impl_rf|regs[5][0]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & (((\recop|impl_datapath|impl_ir|rx_signal\(0)) # 
-- (\recop|impl_datapath|impl_rf|regs[4][0]~q\)))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & (((!\recop|impl_datapath|impl_ir|rx_signal\(0))) # (\recop|impl_datapath|impl_rf|regs[7][0]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[6][0]~q\ & ( 
-- \recop|impl_datapath|impl_rf|regs[5][0]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & (((\recop|impl_datapath|impl_ir|rx_signal\(0)) # (\recop|impl_datapath|impl_rf|regs[4][0]~q\)))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & 
-- (\recop|impl_datapath|impl_rf|regs[7][0]~q\ & ((\recop|impl_datapath|impl_ir|rx_signal\(0))))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[6][0]~q\ & ( !\recop|impl_datapath|impl_rf|regs[5][0]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & 
-- (((\recop|impl_datapath|impl_rf|regs[4][0]~q\ & !\recop|impl_datapath|impl_ir|rx_signal\(0))))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & (((!\recop|impl_datapath|impl_ir|rx_signal\(0))) # (\recop|impl_datapath|impl_rf|regs[7][0]~q\))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[6][0]~q\ & ( !\recop|impl_datapath|impl_rf|regs[5][0]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & (((\recop|impl_datapath|impl_rf|regs[4][0]~q\ & !\recop|impl_datapath|impl_ir|rx_signal\(0))))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(1) & (\recop|impl_datapath|impl_rf|regs[7][0]~q\ & ((\recop|impl_datapath|impl_ir|rx_signal\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][0]~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][0]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][0]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][0]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux47~1_combout\);

-- Location: LABCELL_X53_Y20_N48
\recop|impl_datapath|impl_rf|Mux47~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux47~2_combout\ = ( \recop|impl_datapath|impl_rf|regs[11][0]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal\(0) & ( (\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\) # (\recop|impl_datapath|impl_rf|regs[9][0]~q\) ) ) ) 
-- # ( !\recop|impl_datapath|impl_rf|regs[11][0]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal\(0) & ( (\recop|impl_datapath|impl_rf|regs[9][0]~q\ & !\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\) ) ) ) # ( 
-- \recop|impl_datapath|impl_rf|regs[11][0]~q\ & ( !\recop|impl_datapath|impl_ir|rx_signal\(0) & ( (!\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[8][0]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[10][0]~q\)) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[11][0]~q\ & ( !\recop|impl_datapath|impl_ir|rx_signal\(0) & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[8][0]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[10][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][0]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][0]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[1]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][0]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][0]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	combout => \recop|impl_datapath|impl_rf|Mux47~2_combout\);

-- Location: MLABCELL_X52_Y20_N33
\recop|impl_datapath|impl_rf|Mux47~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux47~3_combout\ = ( \recop|impl_datapath|impl_ir|rx_signal\(1) & ( \recop|impl_datapath|impl_rf|regs[15][0]~q\ & ( (\recop|impl_datapath|impl_ir|rx_signal\(0)) # (\recop|impl_datapath|impl_rf|regs[14][0]~q\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rx_signal\(1) & ( \recop|impl_datapath|impl_rf|regs[15][0]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[12][0]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- (\recop|impl_datapath|impl_rf|regs[13][0]~q\)) ) ) ) # ( \recop|impl_datapath|impl_ir|rx_signal\(1) & ( !\recop|impl_datapath|impl_rf|regs[15][0]~q\ & ( (\recop|impl_datapath|impl_rf|regs[14][0]~q\ & !\recop|impl_datapath|impl_ir|rx_signal\(0)) ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rx_signal\(1) & ( !\recop|impl_datapath|impl_rf|regs[15][0]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[12][0]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- (\recop|impl_datapath|impl_rf|regs[13][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][0]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][0]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][0]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][0]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux47~3_combout\);

-- Location: MLABCELL_X52_Y21_N33
\recop|impl_datapath|impl_rf|Mux47~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux47~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux47~2_combout\ & ( \recop|impl_datapath|impl_rf|Mux47~3_combout\ & ( ((!\recop|impl_datapath|impl_ir|rx_signal\(2) & (\recop|impl_datapath|impl_rf|Mux47~0_combout\)) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(2) & ((\recop|impl_datapath|impl_rf|Mux47~1_combout\)))) # (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux47~2_combout\ & ( 
-- \recop|impl_datapath|impl_rf|Mux47~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_ir|rx_signal\(2) & (\recop|impl_datapath|impl_rf|Mux47~0_combout\)) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & 
-- ((\recop|impl_datapath|impl_rf|Mux47~1_combout\))))) # (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_ir|rx_signal\(2))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux47~2_combout\ & ( 
-- !\recop|impl_datapath|impl_rf|Mux47~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_ir|rx_signal\(2) & (\recop|impl_datapath|impl_rf|Mux47~0_combout\)) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & 
-- ((\recop|impl_datapath|impl_rf|Mux47~1_combout\))))) # (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & (!\recop|impl_datapath|impl_ir|rx_signal\(2))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux47~2_combout\ & ( 
-- !\recop|impl_datapath|impl_rf|Mux47~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_ir|rx_signal\(2) & (\recop|impl_datapath|impl_rf|Mux47~0_combout\)) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & 
-- ((\recop|impl_datapath|impl_rf|Mux47~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[3]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(2),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux47~0_combout\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux47~1_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux47~2_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux47~3_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux47~4_combout\);

-- Location: LABCELL_X53_Y22_N21
\recop|impl_datapath|data_mem_in_addr[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_addr[0]~0_combout\ = ( \recop|impl_datapath|impl_rf|Mux63~4_combout\ & ( \recop|impl_datapath|impl_pc|pc_out_signal[0]~DUPLICATE_q\ & ( ((!\recop|impl_control_unit|dm_sel_addr_signal\(1) & 
-- ((\recop|impl_datapath|impl_ir|operand_signal\(0)))) # (\recop|impl_control_unit|dm_sel_addr_signal\(1) & (\recop|impl_datapath|impl_rf|Mux47~4_combout\))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0)) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux63~4_combout\ & ( \recop|impl_datapath|impl_pc|pc_out_signal[0]~DUPLICATE_q\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(0) & ((!\recop|impl_control_unit|dm_sel_addr_signal\(1) & 
-- ((\recop|impl_datapath|impl_ir|operand_signal\(0)))) # (\recop|impl_control_unit|dm_sel_addr_signal\(1) & (\recop|impl_datapath|impl_rf|Mux47~4_combout\)))) # (\recop|impl_control_unit|dm_sel_addr_signal\(0) & 
-- (((!\recop|impl_control_unit|dm_sel_addr_signal\(1))))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux63~4_combout\ & ( !\recop|impl_datapath|impl_pc|pc_out_signal[0]~DUPLICATE_q\ & ( (!\recop|impl_control_unit|dm_sel_addr_signal\(0) & 
-- ((!\recop|impl_control_unit|dm_sel_addr_signal\(1) & ((\recop|impl_datapath|impl_ir|operand_signal\(0)))) # (\recop|impl_control_unit|dm_sel_addr_signal\(1) & (\recop|impl_datapath|impl_rf|Mux47~4_combout\)))) # 
-- (\recop|impl_control_unit|dm_sel_addr_signal\(0) & (((\recop|impl_control_unit|dm_sel_addr_signal\(1))))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux63~4_combout\ & ( !\recop|impl_datapath|impl_pc|pc_out_signal[0]~DUPLICATE_q\ & ( 
-- (!\recop|impl_control_unit|dm_sel_addr_signal\(0) & ((!\recop|impl_control_unit|dm_sel_addr_signal\(1) & ((\recop|impl_datapath|impl_ir|operand_signal\(0)))) # (\recop|impl_control_unit|dm_sel_addr_signal\(1) & 
-- (\recop|impl_datapath|impl_rf|Mux47~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(0),
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux47~4_combout\,
	datac => \recop|impl_control_unit|ALT_INV_dm_sel_addr_signal\(1),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(0),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux63~4_combout\,
	dataf => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[0]~DUPLICATE_q\,
	combout => \recop|impl_datapath|data_mem_in_addr[0]~0_combout\);

-- Location: LABCELL_X51_Y23_N42
\recop|impl_datapath|impl_alu|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux26~0_combout\ = ( \recop|impl_datapath|impl_alu|operand_2[10]~10_combout\ & ( \recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( (!\recop|impl_datapath|impl_alu|Mux27~0_combout\ & 
-- (((\recop|impl_datapath|impl_alu|Mux5~0_combout\ & !\recop|impl_control_unit|alu_sel_op1_signal\(1))))) # (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & (\recop|impl_datapath|impl_alu|Add0~45_sumout\)) ) ) ) # ( 
-- !\recop|impl_datapath|impl_alu|operand_2[10]~10_combout\ & ( \recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & \recop|impl_datapath|impl_alu|Add0~45_sumout\) ) ) ) # ( 
-- \recop|impl_datapath|impl_alu|operand_2[10]~10_combout\ & ( !\recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( \recop|impl_datapath|impl_alu|Mux27~0_combout\ ) ) ) # ( !\recop|impl_datapath|impl_alu|operand_2[10]~10_combout\ & ( 
-- !\recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & (\recop|impl_datapath|impl_alu|Mux5~0_combout\ & !\recop|impl_control_unit|alu_sel_op1_signal\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000010101010101010100010001000100010001101100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~0_combout\,
	datab => \recop|impl_datapath|impl_alu|ALT_INV_Add0~45_sumout\,
	datac => \recop|impl_datapath|impl_alu|ALT_INV_Mux5~0_combout\,
	datad => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datae => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[10]~10_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~1_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux26~0_combout\);

-- Location: LABCELL_X51_Y23_N18
\recop|impl_datapath|impl_alu|result[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|result\(10) = ( \recop|impl_datapath|impl_alu|result\(10) & ( (\recop|impl_datapath|impl_alu|Mux32~0_combout\) # (\recop|impl_datapath|impl_alu|Mux26~0_combout\) ) ) # ( !\recop|impl_datapath|impl_alu|result\(10) & ( 
-- (\recop|impl_datapath|impl_alu|Mux26~0_combout\ & !\recop|impl_datapath|impl_alu|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_alu|ALT_INV_Mux26~0_combout\,
	datac => \recop|impl_datapath|impl_alu|ALT_INV_Mux32~0_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_result\(10),
	combout => \recop|impl_datapath|impl_alu|result\(10));

-- Location: LABCELL_X51_Y23_N27
\recop|impl_datapath|impl_rf|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux5~0_combout\ = ( \recop|impl_datapath|impl_alu|result\(10) & ( (!\recop|impl_datapath|impl_rf|Mux7~1_combout\ & (((\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(10) & 
-- \recop|impl_datapath|impl_rf|Mux7~0_combout\)))) # (\recop|impl_datapath|impl_rf|Mux7~1_combout\ & (((!\recop|impl_datapath|impl_rf|Mux7~0_combout\)) # (\recop|impl_datapath|impl_ir|operand_signal\(10)))) ) ) # ( !\recop|impl_datapath|impl_alu|result\(10) 
-- & ( (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & ((!\recop|impl_datapath|impl_rf|Mux7~1_combout\ & ((\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(10)))) # (\recop|impl_datapath|impl_rf|Mux7~1_combout\ & 
-- (\recop|impl_datapath|impl_ir|operand_signal\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100110011000111010011001100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(10),
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~1_combout\,
	datac => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~0_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_result\(10),
	combout => \recop|impl_datapath|impl_rf|Mux5~0_combout\);

-- Location: FF_X51_Y23_N32
\recop|impl_datapath|impl_rf|regs[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux5~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[15][3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[15][10]~q\);

-- Location: LABCELL_X51_Y23_N3
\recop|impl_datapath|impl_rf|Mux37~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux37~3_combout\ = ( \recop|impl_datapath|impl_rf|regs[13][10]~q\ & ( \recop|impl_datapath|impl_rf|regs[12][10]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1)) # ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- ((\recop|impl_datapath|impl_rf|regs[14][10]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[15][10]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[13][10]~q\ & ( \recop|impl_datapath|impl_rf|regs[12][10]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(1) & (!\recop|impl_datapath|impl_ir|rx_signal\(0))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[14][10]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[15][10]~q\)))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[13][10]~q\ & ( !\recop|impl_datapath|impl_rf|regs[12][10]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & 
-- (\recop|impl_datapath|impl_ir|rx_signal\(0))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[14][10]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- (\recop|impl_datapath|impl_rf|regs[15][10]~q\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[13][10]~q\ & ( !\recop|impl_datapath|impl_rf|regs[12][10]~q\ & ( (\recop|impl_datapath|impl_ir|rx_signal\(1) & ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- ((\recop|impl_datapath|impl_rf|regs[14][10]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[15][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][10]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][10]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][10]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][10]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux37~3_combout\);

-- Location: LABCELL_X50_Y21_N30
\recop|impl_datapath|impl_rf|Mux37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux37~1_combout\ = ( \recop|impl_datapath|impl_rf|regs[4][10]~q\ & ( \recop|impl_datapath|impl_rf|regs[7][10]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & (((!\recop|impl_datapath|impl_ir|rx_signal\(0))) # 
-- (\recop|impl_datapath|impl_rf|regs[5][10]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & (((\recop|impl_datapath|impl_rf|regs[6][10]~q\) # (\recop|impl_datapath|impl_ir|rx_signal\(0))))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[4][10]~q\ & ( 
-- \recop|impl_datapath|impl_rf|regs[7][10]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & (\recop|impl_datapath|impl_rf|regs[5][10]~q\ & (\recop|impl_datapath|impl_ir|rx_signal\(0)))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & 
-- (((\recop|impl_datapath|impl_rf|regs[6][10]~q\) # (\recop|impl_datapath|impl_ir|rx_signal\(0))))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[4][10]~q\ & ( !\recop|impl_datapath|impl_rf|regs[7][10]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & 
-- (((!\recop|impl_datapath|impl_ir|rx_signal\(0))) # (\recop|impl_datapath|impl_rf|regs[5][10]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & (((!\recop|impl_datapath|impl_ir|rx_signal\(0) & \recop|impl_datapath|impl_rf|regs[6][10]~q\)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[4][10]~q\ & ( !\recop|impl_datapath|impl_rf|regs[7][10]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & (\recop|impl_datapath|impl_rf|regs[5][10]~q\ & (\recop|impl_datapath|impl_ir|rx_signal\(0)))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(1) & (((!\recop|impl_datapath|impl_ir|rx_signal\(0) & \recop|impl_datapath|impl_rf|regs[6][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][10]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][10]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][10]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][10]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux37~1_combout\);

-- Location: MLABCELL_X52_Y21_N15
\recop|impl_datapath|impl_rf|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux37~0_combout\ = ( \recop|impl_datapath|impl_ir|rx_signal\(1) & ( \recop|impl_datapath|impl_rf|regs[0][10]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[2][10]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[3][10]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal\(1) & ( \recop|impl_datapath|impl_rf|regs[0][10]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0)) # 
-- (\recop|impl_datapath|impl_rf|regs[1][10]~q\) ) ) ) # ( \recop|impl_datapath|impl_ir|rx_signal\(1) & ( !\recop|impl_datapath|impl_rf|regs[0][10]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[2][10]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[3][10]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal\(1) & ( !\recop|impl_datapath|impl_rf|regs[0][10]~q\ & ( (\recop|impl_datapath|impl_rf|regs[1][10]~q\ & 
-- \recop|impl_datapath|impl_ir|rx_signal\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][10]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][10]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][10]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][10]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux37~0_combout\);

-- Location: LABCELL_X51_Y20_N36
\recop|impl_datapath|impl_rf|Mux37~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux37~2_combout\ = ( \recop|impl_datapath|impl_rf|regs[8][10]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal\(1) & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[10][10]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[11][10]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[8][10]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal\(1) & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- (\recop|impl_datapath|impl_rf|regs[10][10]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[11][10]~q\))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[8][10]~q\ & ( !\recop|impl_datapath|impl_ir|rx_signal\(1) & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(0)) # (\recop|impl_datapath|impl_rf|regs[9][10]~q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[8][10]~q\ & ( !\recop|impl_datapath|impl_ir|rx_signal\(1) & ( (\recop|impl_datapath|impl_rf|regs[9][10]~q\ & 
-- \recop|impl_datapath|impl_ir|rx_signal\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][10]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][10]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][10]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][10]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	combout => \recop|impl_datapath|impl_rf|Mux37~2_combout\);

-- Location: LABCELL_X51_Y21_N0
\recop|impl_datapath|impl_rf|Mux37~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux37~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux37~0_combout\ & ( \recop|impl_datapath|impl_rf|Mux37~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(2)) # ((!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ 
-- & ((\recop|impl_datapath|impl_rf|Mux37~1_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux37~3_combout\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux37~0_combout\ & ( 
-- \recop|impl_datapath|impl_rf|Mux37~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(2) & (((\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\)))) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & 
-- ((!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|Mux37~1_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux37~3_combout\)))) ) ) ) # ( 
-- \recop|impl_datapath|impl_rf|Mux37~0_combout\ & ( !\recop|impl_datapath|impl_rf|Mux37~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(2) & (((!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\)))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(2) & ((!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|Mux37~1_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|Mux37~3_combout\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux37~0_combout\ & ( !\recop|impl_datapath|impl_rf|Mux37~2_combout\ & ( (\recop|impl_datapath|impl_ir|rx_signal\(2) & 
-- ((!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|Mux37~1_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux37~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(2),
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux37~3_combout\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux37~1_combout\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[3]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux37~0_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux37~2_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux37~4_combout\);

-- Location: FF_X48_Y25_N50
\recop|impl_datapath|impl_pc|pc_out_signal[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pc|Mux7~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pc|pc_out_signal\(7));

-- Location: FF_X53_Y25_N50
\recop|impl_datapath|impl_pc|pc_out_signal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pc|Mux10~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pc|pc_out_signal\(4));

-- Location: FF_X48_Y25_N59
\recop|impl_datapath|impl_pc|pc_out_signal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pc|Mux12~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pc|pc_out_signal\(2));

-- Location: FF_X53_Y25_N55
\recop|impl_datapath|impl_pc|pc_out_signal[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pc|Mux13~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pc|pc_out_signal[1]~DUPLICATE_q\);

-- Location: LABCELL_X48_Y25_N0
\recop|impl_datapath|impl_pc|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Add1~5_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal[1]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \recop|impl_datapath|impl_pc|Add1~6\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal[1]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[1]~DUPLICATE_q\,
	cin => GND,
	sumout => \recop|impl_datapath|impl_pc|Add1~5_sumout\,
	cout => \recop|impl_datapath|impl_pc|Add1~6\);

-- Location: LABCELL_X48_Y25_N3
\recop|impl_datapath|impl_pc|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Add1~9_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal\(2) ) + ( GND ) + ( \recop|impl_datapath|impl_pc|Add1~6\ ))
-- \recop|impl_datapath|impl_pc|Add1~10\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal\(2) ) + ( GND ) + ( \recop|impl_datapath|impl_pc|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(2),
	cin => \recop|impl_datapath|impl_pc|Add1~6\,
	sumout => \recop|impl_datapath|impl_pc|Add1~9_sumout\,
	cout => \recop|impl_datapath|impl_pc|Add1~10\);

-- Location: LABCELL_X48_Y25_N6
\recop|impl_datapath|impl_pc|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Add1~1_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal\(3) ) + ( GND ) + ( \recop|impl_datapath|impl_pc|Add1~10\ ))
-- \recop|impl_datapath|impl_pc|Add1~2\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal\(3) ) + ( GND ) + ( \recop|impl_datapath|impl_pc|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(3),
	cin => \recop|impl_datapath|impl_pc|Add1~10\,
	sumout => \recop|impl_datapath|impl_pc|Add1~1_sumout\,
	cout => \recop|impl_datapath|impl_pc|Add1~2\);

-- Location: LABCELL_X48_Y25_N9
\recop|impl_datapath|impl_pc|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Add1~13_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal\(4) ) + ( GND ) + ( \recop|impl_datapath|impl_pc|Add1~2\ ))
-- \recop|impl_datapath|impl_pc|Add1~14\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal\(4) ) + ( GND ) + ( \recop|impl_datapath|impl_pc|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(4),
	cin => \recop|impl_datapath|impl_pc|Add1~2\,
	sumout => \recop|impl_datapath|impl_pc|Add1~13_sumout\,
	cout => \recop|impl_datapath|impl_pc|Add1~14\);

-- Location: LABCELL_X48_Y25_N12
\recop|impl_datapath|impl_pc|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Add1~17_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal\(5) ) + ( GND ) + ( \recop|impl_datapath|impl_pc|Add1~14\ ))
-- \recop|impl_datapath|impl_pc|Add1~18\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal\(5) ) + ( GND ) + ( \recop|impl_datapath|impl_pc|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(5),
	cin => \recop|impl_datapath|impl_pc|Add1~14\,
	sumout => \recop|impl_datapath|impl_pc|Add1~17_sumout\,
	cout => \recop|impl_datapath|impl_pc|Add1~18\);

-- Location: LABCELL_X48_Y25_N15
\recop|impl_datapath|impl_pc|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Add1~21_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal[6]~DUPLICATE_q\ ) + ( GND ) + ( \recop|impl_datapath|impl_pc|Add1~18\ ))
-- \recop|impl_datapath|impl_pc|Add1~22\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal[6]~DUPLICATE_q\ ) + ( GND ) + ( \recop|impl_datapath|impl_pc|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[6]~DUPLICATE_q\,
	cin => \recop|impl_datapath|impl_pc|Add1~18\,
	sumout => \recop|impl_datapath|impl_pc|Add1~21_sumout\,
	cout => \recop|impl_datapath|impl_pc|Add1~22\);

-- Location: LABCELL_X48_Y25_N18
\recop|impl_datapath|impl_pc|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Add1~25_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal\(7) ) + ( GND ) + ( \recop|impl_datapath|impl_pc|Add1~22\ ))
-- \recop|impl_datapath|impl_pc|Add1~26\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal\(7) ) + ( GND ) + ( \recop|impl_datapath|impl_pc|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(7),
	cin => \recop|impl_datapath|impl_pc|Add1~22\,
	sumout => \recop|impl_datapath|impl_pc|Add1~25_sumout\,
	cout => \recop|impl_datapath|impl_pc|Add1~26\);

-- Location: LABCELL_X48_Y25_N21
\recop|impl_datapath|impl_pc|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Add1~29_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal\(8) ) + ( GND ) + ( \recop|impl_datapath|impl_pc|Add1~26\ ))
-- \recop|impl_datapath|impl_pc|Add1~30\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal\(8) ) + ( GND ) + ( \recop|impl_datapath|impl_pc|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(8),
	cin => \recop|impl_datapath|impl_pc|Add1~26\,
	sumout => \recop|impl_datapath|impl_pc|Add1~29_sumout\,
	cout => \recop|impl_datapath|impl_pc|Add1~30\);

-- Location: LABCELL_X48_Y25_N24
\recop|impl_datapath|impl_pc|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Add1~33_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal\(9) ) + ( GND ) + ( \recop|impl_datapath|impl_pc|Add1~30\ ))
-- \recop|impl_datapath|impl_pc|Add1~34\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal\(9) ) + ( GND ) + ( \recop|impl_datapath|impl_pc|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(9),
	cin => \recop|impl_datapath|impl_pc|Add1~30\,
	sumout => \recop|impl_datapath|impl_pc|Add1~33_sumout\,
	cout => \recop|impl_datapath|impl_pc|Add1~34\);

-- Location: LABCELL_X48_Y25_N27
\recop|impl_datapath|impl_pc|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Add1~37_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal\(10) ) + ( GND ) + ( \recop|impl_datapath|impl_pc|Add1~34\ ))
-- \recop|impl_datapath|impl_pc|Add1~38\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal\(10) ) + ( GND ) + ( \recop|impl_datapath|impl_pc|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(10),
	cin => \recop|impl_datapath|impl_pc|Add1~34\,
	sumout => \recop|impl_datapath|impl_pc|Add1~37_sumout\,
	cout => \recop|impl_datapath|impl_pc|Add1~38\);

-- Location: LABCELL_X51_Y25_N48
\recop|impl_datapath|impl_pc|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Mux4~0_combout\ = ( \recop|impl_control_unit|pc_mode_signal\(1) & ( \recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|impl_ir|operand_signal\(10) ) ) ) # ( !\recop|impl_control_unit|pc_mode_signal\(1) & ( 
-- \recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|Add0~41_sumout\ ) ) ) # ( \recop|impl_control_unit|pc_mode_signal\(1) & ( !\recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|impl_pc|Add1~37_sumout\ ) ) ) # ( 
-- !\recop|impl_control_unit|pc_mode_signal\(1) & ( !\recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|impl_rf|Mux37~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux37~4_combout\,
	datab => \recop|impl_datapath|impl_pc|ALT_INV_Add1~37_sumout\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(10),
	datad => \recop|impl_datapath|ALT_INV_Add0~41_sumout\,
	datae => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(1),
	dataf => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(0),
	combout => \recop|impl_datapath|impl_pc|Mux4~0_combout\);

-- Location: FF_X51_Y25_N49
\recop|impl_datapath|impl_pc|pc_out_signal[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pc|Mux4~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pc|pc_out_signal\(10));

-- Location: FF_X47_Y21_N32
\recop|impl_datapath|prog_mem_in[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|Add0~41_sumout\,
	asdata => \recop|impl_datapath|impl_pc|pc_out_signal\(10),
	sload => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_2~q\,
	ena => \recop|impl_datapath|prog_mem_in[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|prog_mem_in\(10));

-- Location: M10K_X58_Y19_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a104\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y18_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y16_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a120\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y20_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y20_N57
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a121\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a89\ & ( ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a73\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a105\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a121\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a89\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a73\)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a105\))) ) ) ) # ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a121\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a89\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a73\)))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a105\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a121\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a89\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a73\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a105\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a105\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a73\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a121\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a89\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\);

-- Location: M10K_X49_Y14_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00800",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y16_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y12_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y16_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y16_N51
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a25\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a41\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a9\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a57\)))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a25\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a41\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a9\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a57\)))) ) ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a25\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a41\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a9\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a57\ & 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a25\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a41\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a9\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a57\ & 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a9\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a57\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a25\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a41\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X48_Y20_N51
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) ) # ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\);

-- Location: FF_X48_Y20_N53
\recop|impl_datapath|fetch_inst_1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|fetch_state.FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_1\(9));

-- Location: FF_X48_Y23_N58
\recop|impl_datapath|impl_ir|opcode_signal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_1\(9),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|opcode_signal\(1));

-- Location: LABCELL_X50_Y25_N27
\recop|impl_control_unit|Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Selector10~0_combout\ = ( \recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ & ( ((!\recop|impl_datapath|impl_ir|opcode_signal\(1) & (!\recop|impl_datapath|impl_ir|opcode_signal\(5) & 
-- \recop|impl_control_unit|alu_clr_z_flag_signal~0_combout\))) # (\recop|impl_control_unit|state.T3~q\) ) ) # ( !\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ & ( \recop|impl_control_unit|state.T3~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001000111111110000100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(1),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(5),
	datac => \recop|impl_control_unit|ALT_INV_alu_clr_z_flag_signal~0_combout\,
	datad => \recop|impl_control_unit|ALT_INV_state.T3~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal[7]~DUPLICATE_q\,
	combout => \recop|impl_control_unit|Selector10~0_combout\);

-- Location: FF_X50_Y25_N29
\recop|impl_control_unit|rf_sel_in_signal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_control_unit|Selector10~0_combout\,
	ena => \recop|impl_control_unit|rf_sel_in_signal[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|rf_sel_in_signal\(2));

-- Location: LABCELL_X51_Y22_N21
\recop|impl_datapath|impl_rf|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux7~0_combout\ = ( \recop|impl_control_unit|rf_sel_in_signal\(0) & ( (\recop|impl_control_unit|rf_sel_in_signal\(1) & \recop|impl_control_unit|rf_sel_in_signal\(2)) ) ) # ( !\recop|impl_control_unit|rf_sel_in_signal\(0) & ( 
-- !\recop|impl_control_unit|rf_sel_in_signal\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_control_unit|ALT_INV_rf_sel_in_signal\(1),
	datac => \recop|impl_control_unit|ALT_INV_rf_sel_in_signal\(2),
	dataf => \recop|impl_control_unit|ALT_INV_rf_sel_in_signal\(0),
	combout => \recop|impl_datapath|impl_rf|Mux7~0_combout\);

-- Location: MLABCELL_X52_Y23_N57
\recop|impl_datapath|impl_alu|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux25~0_combout\ = ( \recop|impl_datapath|impl_alu|Mux6~0_combout\ & ( \recop|impl_datapath|impl_alu|Mux27~0_combout\ & ( (!\recop|impl_datapath|impl_alu|Mux27~1_combout\ & (((!\recop|impl_control_unit|alu_sel_op1_signal\(1)) 
-- # (\recop|impl_datapath|impl_alu|operand_2[9]~9_combout\)))) # (\recop|impl_datapath|impl_alu|Mux27~1_combout\ & (\recop|impl_datapath|impl_alu|Add0~41_sumout\)) ) ) ) # ( !\recop|impl_datapath|impl_alu|Mux6~0_combout\ & ( 
-- \recop|impl_datapath|impl_alu|Mux27~0_combout\ & ( (!\recop|impl_datapath|impl_alu|Mux27~1_combout\ & ((\recop|impl_datapath|impl_alu|operand_2[9]~9_combout\))) # (\recop|impl_datapath|impl_alu|Mux27~1_combout\ & 
-- (\recop|impl_datapath|impl_alu|Add0~41_sumout\)) ) ) ) # ( \recop|impl_datapath|impl_alu|Mux6~0_combout\ & ( !\recop|impl_datapath|impl_alu|Mux27~0_combout\ & ( (\recop|impl_datapath|impl_alu|Mux27~1_combout\ & 
-- (!\recop|impl_control_unit|alu_sel_op1_signal\(1) & \recop|impl_datapath|impl_alu|operand_2[9]~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011000000010001110111011101000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_alu|ALT_INV_Add0~41_sumout\,
	datab => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~1_combout\,
	datac => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datad => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[9]~9_combout\,
	datae => \recop|impl_datapath|impl_alu|ALT_INV_Mux6~0_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~0_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux25~0_combout\);

-- Location: LABCELL_X51_Y23_N24
\recop|impl_datapath|impl_alu|result[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|result\(9) = ( \recop|impl_datapath|impl_alu|result\(9) & ( (\recop|impl_datapath|impl_alu|Mux32~0_combout\) # (\recop|impl_datapath|impl_alu|Mux25~0_combout\) ) ) # ( !\recop|impl_datapath|impl_alu|result\(9) & ( 
-- (\recop|impl_datapath|impl_alu|Mux25~0_combout\ & !\recop|impl_datapath|impl_alu|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_alu|ALT_INV_Mux25~0_combout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_Mux32~0_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_result\(9),
	combout => \recop|impl_datapath|impl_alu|result\(9));

-- Location: LABCELL_X51_Y21_N24
\recop|impl_datapath|impl_rf|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux6~0_combout\ = ( \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(9) & ( (!\recop|impl_datapath|impl_rf|Mux7~0_combout\ & (\recop|impl_datapath|impl_alu|result\(9) & 
-- (\recop|impl_datapath|impl_rf|Mux7~1_combout\))) # (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & (((!\recop|impl_datapath|impl_rf|Mux7~1_combout\) # (\recop|impl_datapath|impl_ir|operand_signal[9]~DUPLICATE_q\)))) ) ) # ( 
-- !\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(9) & ( (\recop|impl_datapath|impl_rf|Mux7~1_combout\ & ((!\recop|impl_datapath|impl_rf|Mux7~0_combout\ & (\recop|impl_datapath|impl_alu|result\(9))) # 
-- (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & ((\recop|impl_datapath|impl_ir|operand_signal[9]~DUPLICATE_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111000000100000011101010010010101110101001001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~0_combout\,
	datab => \recop|impl_datapath|impl_alu|ALT_INV_result\(9),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~1_combout\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal[9]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \recop|impl_datapath|impl_rf|Mux6~0_combout\);

-- Location: FF_X56_Y21_N2
\recop|impl_datapath|impl_rf|regs[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux6~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[8][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[8][9]~q\);

-- Location: LABCELL_X56_Y21_N15
\recop|impl_datapath|impl_rf|Mux38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux38~0_combout\ = ( \recop|impl_datapath|impl_rf|regs[4][9]~q\ & ( \recop|impl_datapath|impl_rf|regs[0][9]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\) # ((!\recop|impl_datapath|impl_ir|rx_signal\(2) & 
-- (\recop|impl_datapath|impl_rf|regs[8][9]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & ((\recop|impl_datapath|impl_rf|regs[12][9]~q\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[4][9]~q\ & ( \recop|impl_datapath|impl_rf|regs[0][9]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(2) & (((!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\)) # (\recop|impl_datapath|impl_rf|regs[8][9]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & (((\recop|impl_datapath|impl_rf|regs[12][9]~q\ & 
-- \recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\)))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[4][9]~q\ & ( !\recop|impl_datapath|impl_rf|regs[0][9]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(2) & (\recop|impl_datapath|impl_rf|regs[8][9]~q\ 
-- & ((\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\)))) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & (((!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\) # (\recop|impl_datapath|impl_rf|regs[12][9]~q\)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[4][9]~q\ & ( !\recop|impl_datapath|impl_rf|regs[0][9]~q\ & ( (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_ir|rx_signal\(2) & (\recop|impl_datapath|impl_rf|regs[8][9]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(2) & ((\recop|impl_datapath|impl_rf|regs[12][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][9]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][9]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(2),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[3]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][9]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][9]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux38~0_combout\);

-- Location: LABCELL_X51_Y21_N15
\recop|impl_datapath|impl_rf|Mux38~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux38~1_combout\ = ( \recop|impl_datapath|impl_ir|rx_signal\(2) & ( \recop|impl_datapath|impl_ir|rx_signal\(3) & ( \recop|impl_datapath|impl_rf|regs[13][9]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal\(2) & ( 
-- \recop|impl_datapath|impl_ir|rx_signal\(3) & ( \recop|impl_datapath|impl_rf|regs[9][9]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rx_signal\(2) & ( !\recop|impl_datapath|impl_ir|rx_signal\(3) & ( \recop|impl_datapath|impl_rf|regs[5][9]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rx_signal\(2) & ( !\recop|impl_datapath|impl_ir|rx_signal\(3) & ( \recop|impl_datapath|impl_rf|regs[1][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][9]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][9]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][9]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][9]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(2),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	combout => \recop|impl_datapath|impl_rf|Mux38~1_combout\);

-- Location: LABCELL_X57_Y21_N0
\recop|impl_datapath|impl_rf|Mux38~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux38~3_combout\ = ( \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[15][9]~q\ & ( (\recop|impl_datapath|impl_rf|regs[7][9]~q\) # (\recop|impl_datapath|impl_ir|rx_signal\(3)) ) ) ) 
-- # ( !\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[15][9]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[3][9]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(3) & 
-- (\recop|impl_datapath|impl_rf|regs[11][9]~q\)) ) ) ) # ( \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_rf|regs[15][9]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3) & \recop|impl_datapath|impl_rf|regs[7][9]~q\) 
-- ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_rf|regs[15][9]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[3][9]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(3) & (\recop|impl_datapath|impl_rf|regs[11][9]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000011000000110000010001110111010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][9]~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][9]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][9]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[2]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][9]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux38~3_combout\);

-- Location: LABCELL_X56_Y24_N6
\recop|impl_datapath|impl_rf|Mux38~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux38~2_combout\ = ( \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rx_signal\(3) & ( \recop|impl_datapath|impl_rf|regs[14][9]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rx_signal\(3) & ( \recop|impl_datapath|impl_rf|regs[10][9]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_ir|rx_signal\(3) & ( \recop|impl_datapath|impl_rf|regs[6][9]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_ir|rx_signal\(3) & ( \recop|impl_datapath|impl_rf|regs[2][9]~q\ ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][9]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][9]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][9]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][9]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[2]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	combout => \recop|impl_datapath|impl_rf|Mux38~2_combout\);

-- Location: LABCELL_X53_Y21_N36
\recop|impl_datapath|impl_rf|Mux38~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux38~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux38~3_combout\ & ( \recop|impl_datapath|impl_rf|Mux38~2_combout\ & ( ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|Mux38~0_combout\)) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|Mux38~1_combout\)))) # (\recop|impl_datapath|impl_ir|rx_signal\(1)) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux38~3_combout\ & ( \recop|impl_datapath|impl_rf|Mux38~2_combout\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(1) & ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|Mux38~0_combout\)) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|Mux38~1_combout\))))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(1) & (((!\recop|impl_datapath|impl_ir|rx_signal\(0))))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux38~3_combout\ & ( !\recop|impl_datapath|impl_rf|Mux38~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & 
-- ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|Mux38~0_combout\)) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|Mux38~1_combout\))))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & 
-- (((\recop|impl_datapath|impl_ir|rx_signal\(0))))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux38~3_combout\ & ( !\recop|impl_datapath|impl_rf|Mux38~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & ((!\recop|impl_datapath|impl_ir|rx_signal\(0) 
-- & (\recop|impl_datapath|impl_rf|Mux38~0_combout\)) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|Mux38~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux38~0_combout\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux38~1_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux38~3_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux38~2_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux38~4_combout\);

-- Location: LABCELL_X53_Y25_N24
\recop|impl_datapath|impl_pc|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Mux5~0_combout\ = ( \recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|Add0~37_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(1)) # (\recop|impl_datapath|impl_ir|operand_signal[9]~DUPLICATE_q\) ) ) ) 
-- # ( !\recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|Add0~37_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(1) & (\recop|impl_datapath|impl_rf|Mux38~4_combout\)) # (\recop|impl_control_unit|pc_mode_signal\(1) & 
-- ((\recop|impl_datapath|impl_pc|Add1~33_sumout\))) ) ) ) # ( \recop|impl_control_unit|pc_mode_signal\(0) & ( !\recop|impl_datapath|Add0~37_sumout\ & ( (\recop|impl_datapath|impl_ir|operand_signal[9]~DUPLICATE_q\ & 
-- \recop|impl_control_unit|pc_mode_signal\(1)) ) ) ) # ( !\recop|impl_control_unit|pc_mode_signal\(0) & ( !\recop|impl_datapath|Add0~37_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(1) & (\recop|impl_datapath|impl_rf|Mux38~4_combout\)) # 
-- (\recop|impl_control_unit|pc_mode_signal\(1) & ((\recop|impl_datapath|impl_pc|Add1~33_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111000000000011001101010101000011111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux38~4_combout\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal[9]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_pc|ALT_INV_Add1~33_sumout\,
	datad => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(1),
	datae => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(0),
	dataf => \recop|impl_datapath|ALT_INV_Add0~37_sumout\,
	combout => \recop|impl_datapath|impl_pc|Mux5~0_combout\);

-- Location: FF_X53_Y25_N25
\recop|impl_datapath|impl_pc|pc_out_signal[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pc|Mux5~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pc|pc_out_signal\(9));

-- Location: FF_X47_Y21_N29
\recop|impl_datapath|prog_mem_in[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|Add0~37_sumout\,
	asdata => \recop|impl_datapath|impl_pc|pc_out_signal\(9),
	sload => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_2~q\,
	ena => \recop|impl_datapath|prog_mem_in[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|prog_mem_in\(9));

-- Location: LABCELL_X48_Y19_N6
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a88~portadataout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a120~portadataout\ & ( ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a72~portadataout\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a104~portadataout\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a88~portadataout\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a120~portadataout\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a72~portadataout\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a104~portadataout\)))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) ) ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a88~portadataout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a120~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a72~portadataout\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a104~portadataout\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a88~portadataout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a120~portadataout\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a72~portadataout\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a104~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X48_Y16_N57
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a40~portadataout\)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a56~portadataout\)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a40~portadataout\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a56~portadataout\)))) ) ) ) # ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a40~portadataout\)))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a56~portadataout\)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a40~portadataout\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a56~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X48_Y19_N18
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) ) # ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X48_Y19_N30
\recop|impl_datapath|fetch_inst_2[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|fetch_inst_2[8]~feeder_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~2_combout\,
	combout => \recop|impl_datapath|fetch_inst_2[8]~feeder_combout\);

-- Location: FF_X48_Y19_N31
\recop|impl_datapath|fetch_inst_2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|fetch_inst_2[8]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sclr => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_3~q\,
	ena => \recop|impl_datapath|fetch_inst_2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_2\(8));

-- Location: FF_X50_Y23_N44
\recop|impl_datapath|impl_ir|operand_signal[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_2\(8),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|operand_signal\(8));

-- Location: LABCELL_X51_Y25_N21
\recop|impl_datapath|impl_pc|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Mux6~0_combout\ = ( \recop|impl_control_unit|pc_mode_signal\(1) & ( \recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|impl_ir|operand_signal\(8) ) ) ) # ( !\recop|impl_control_unit|pc_mode_signal\(1) & ( 
-- \recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|Add0~33_sumout\ ) ) ) # ( \recop|impl_control_unit|pc_mode_signal\(1) & ( !\recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|impl_pc|Add1~29_sumout\ ) ) ) # ( 
-- !\recop|impl_control_unit|pc_mode_signal\(1) & ( !\recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|impl_rf|Mux39~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(8),
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux39~4_combout\,
	datac => \recop|impl_datapath|impl_pc|ALT_INV_Add1~29_sumout\,
	datad => \recop|impl_datapath|ALT_INV_Add0~33_sumout\,
	datae => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(1),
	dataf => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(0),
	combout => \recop|impl_datapath|impl_pc|Mux6~0_combout\);

-- Location: FF_X51_Y25_N22
\recop|impl_datapath|impl_pc|pc_out_signal[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pc|Mux6~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pc|pc_out_signal\(8));

-- Location: FF_X47_Y21_N26
\recop|impl_datapath|prog_mem_in[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|Add0~33_sumout\,
	asdata => \recop|impl_datapath|impl_pc|pc_out_signal\(8),
	sload => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_2~q\,
	ena => \recop|impl_datapath|prog_mem_in[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|prog_mem_in\(8));

-- Location: M10K_X58_Y17_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a124\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y15_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y16_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y14_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a108\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y15_N15
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a108~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a92~portadataout\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a124~portadataout\))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a108~portadataout\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a92~portadataout\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a124~portadataout\)))) ) ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a108~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a92~portadataout\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a124~portadataout\)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a76~portadataout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a108~portadataout\ & ( 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a92~portadataout\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a124~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\);

-- Location: M10K_X41_Y12_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y13_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7300",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y15_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y13_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y15_N36
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a12~portadataout\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a60~portadataout\)))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a12~portadataout\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a60~portadataout\))) ) ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a12~portadataout\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a60~portadataout\)))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a12~portadataout\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a60~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X47_Y19_N24
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) ) # ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~0_combout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~1_combout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\);

-- Location: FF_X47_Y19_N25
\recop|impl_datapath|fetch_inst_1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|fetch_state.FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_1\(12));

-- Location: FF_X47_Y23_N8
\recop|impl_datapath|impl_ir|opcode_signal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_1\(12),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|opcode_signal\(4));

-- Location: LABCELL_X51_Y26_N48
\recop|impl_control_unit|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Selector0~0_combout\ = ( !\recop|impl_datapath|impl_ir|opcode_signal\(1) & ( (\recop|impl_datapath|impl_ir|opcode_signal\(4) & (\recop|impl_datapath|impl_ir|opcode_signal\(2) & \recop|impl_datapath|impl_ir|opcode_signal\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(4),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(2),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(0),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(1),
	combout => \recop|impl_control_unit|Selector0~0_combout\);

-- Location: LABCELL_X51_Y26_N6
\recop|impl_control_unit|Selector0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Selector0~2_combout\ = ( \recop|impl_control_unit|state.T1~q\ & ( \recop|impl_control_unit|dm_write_signal~q\ ) ) # ( !\recop|impl_control_unit|state.T1~q\ & ( (\recop|impl_control_unit|dm_write_signal~q\ & 
-- ((\recop|impl_control_unit|state.T2~q\) # (\recop|impl_control_unit|state.T3~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_state.T3~q\,
	datac => \recop|impl_control_unit|ALT_INV_dm_write_signal~q\,
	datad => \recop|impl_control_unit|ALT_INV_state.T2~q\,
	dataf => \recop|impl_control_unit|ALT_INV_state.T1~q\,
	combout => \recop|impl_control_unit|Selector0~2_combout\);

-- Location: LABCELL_X51_Y26_N9
\recop|impl_control_unit|Selector0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Selector0~3_combout\ = ( \recop|impl_control_unit|Selector0~2_combout\ ) # ( !\recop|impl_control_unit|Selector0~2_combout\ & ( (\recop|impl_control_unit|state.T3~q\ & (\recop|impl_control_unit|Selector0~1_combout\ & 
-- ((\recop|impl_control_unit|dm_sel_in_signal[1]~1_combout\) # (\recop|impl_control_unit|Selector0~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010101000000000001010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_state.T3~q\,
	datab => \recop|impl_control_unit|ALT_INV_Selector0~0_combout\,
	datac => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal[1]~1_combout\,
	datad => \recop|impl_control_unit|ALT_INV_Selector0~1_combout\,
	dataf => \recop|impl_control_unit|ALT_INV_Selector0~2_combout\,
	combout => \recop|impl_control_unit|Selector0~3_combout\);

-- Location: FF_X51_Y26_N10
\recop|impl_control_unit|dm_write_signal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_control_unit|Selector0~3_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|dm_write_signal~q\);

-- Location: LABCELL_X53_Y23_N48
\recop|impl_datapath|impl_alu|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux23~0_combout\ = ( \recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( \recop|impl_datapath|impl_alu|Mux8~0_combout\ & ( (!\recop|impl_datapath|impl_alu|Mux27~0_combout\ & 
-- (\recop|impl_datapath|impl_alu|operand_2[7]~7_combout\ & ((!\recop|impl_control_unit|alu_sel_op1_signal\(1))))) # (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & (((\recop|impl_datapath|impl_alu|Add0~33_sumout\)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( \recop|impl_datapath|impl_alu|Mux8~0_combout\ & ( (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & ((!\recop|impl_control_unit|alu_sel_op1_signal\(1)) # 
-- (\recop|impl_datapath|impl_alu|operand_2[7]~7_combout\))) ) ) ) # ( \recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( !\recop|impl_datapath|impl_alu|Mux8~0_combout\ & ( (\recop|impl_datapath|impl_alu|Add0~33_sumout\ & 
-- \recop|impl_datapath|impl_alu|Mux27~0_combout\) ) ) ) # ( !\recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( !\recop|impl_datapath|impl_alu|Mux8~0_combout\ & ( (\recop|impl_datapath|impl_alu|operand_2[7]~7_combout\ & 
-- \recop|impl_datapath|impl_alu|Mux27~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000110000001100001111000001010101001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[7]~7_combout\,
	datab => \recop|impl_datapath|impl_alu|ALT_INV_Add0~33_sumout\,
	datac => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~0_combout\,
	datad => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datae => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~1_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Mux8~0_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux23~0_combout\);

-- Location: LABCELL_X53_Y23_N21
\recop|impl_datapath|impl_alu|result[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|result\(7) = (!\recop|impl_datapath|impl_alu|Mux32~0_combout\ & (\recop|impl_datapath|impl_alu|Mux23~0_combout\)) # (\recop|impl_datapath|impl_alu|Mux32~0_combout\ & ((\recop|impl_datapath|impl_alu|result\(7))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_alu|ALT_INV_Mux32~0_combout\,
	datac => \recop|impl_datapath|impl_alu|ALT_INV_Mux23~0_combout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_result\(7),
	combout => \recop|impl_datapath|impl_alu|result\(7));

-- Location: LABCELL_X53_Y23_N33
\recop|impl_datapath|impl_rf|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux8~0_combout\ = ( \recop|impl_datapath|impl_ir|operand_signal\(7) & ( (!\recop|impl_datapath|impl_rf|Mux7~0_combout\ & (((\recop|impl_datapath|impl_alu|result\(7) & \recop|impl_datapath|impl_rf|Mux7~1_combout\)))) # 
-- (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & (((\recop|impl_datapath|impl_rf|Mux7~1_combout\)) # (\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(7)))) ) ) # ( !\recop|impl_datapath|impl_ir|operand_signal\(7) & ( 
-- (!\recop|impl_datapath|impl_rf|Mux7~0_combout\ & (((\recop|impl_datapath|impl_alu|result\(7) & \recop|impl_datapath|impl_rf|Mux7~1_combout\)))) # (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & 
-- (\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(7) & ((!\recop|impl_datapath|impl_rf|Mux7~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011000000000101001111110000010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \recop|impl_datapath|impl_alu|ALT_INV_result\(7),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~0_combout\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~1_combout\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(7),
	combout => \recop|impl_datapath|impl_rf|Mux8~0_combout\);

-- Location: FF_X53_Y22_N5
\recop|impl_datapath|impl_rf|regs[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux8~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[14][3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[14][7]~q\);

-- Location: LABCELL_X53_Y22_N42
\recop|impl_datapath|impl_rf|Mux40~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux40~2_combout\ = ( \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[14][7]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[10][7]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[6][7]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ( 
-- \recop|impl_datapath|impl_rf|regs[2][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][7]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][7]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][7]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][7]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[2]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[3]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux40~2_combout\);

-- Location: LABCELL_X53_Y22_N57
\recop|impl_datapath|impl_rf|Mux40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux40~0_combout\ = ( \recop|impl_datapath|impl_rf|regs[0][7]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(2) & (\recop|impl_datapath|impl_rf|regs[8][7]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(2) & ((\recop|impl_datapath|impl_rf|regs[12][7]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[0][7]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(2) & (\recop|impl_datapath|impl_rf|regs[8][7]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & ((\recop|impl_datapath|impl_rf|regs[12][7]~q\))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[0][7]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(2)) # (\recop|impl_datapath|impl_rf|regs[4][7]~q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[0][7]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_rf|regs[4][7]~q\ & \recop|impl_datapath|impl_ir|rx_signal\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][7]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][7]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(2),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][7]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][7]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[3]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux40~0_combout\);

-- Location: LABCELL_X56_Y20_N3
\recop|impl_datapath|impl_rf|Mux40~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux40~1_combout\ = ( \recop|impl_datapath|impl_ir|rx_signal\(3) & ( \recop|impl_datapath|impl_ir|rx_signal\(2) & ( \recop|impl_datapath|impl_rf|regs[13][7]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal\(3) & ( 
-- \recop|impl_datapath|impl_ir|rx_signal\(2) & ( \recop|impl_datapath|impl_rf|regs[5][7]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rx_signal\(3) & ( !\recop|impl_datapath|impl_ir|rx_signal\(2) & ( \recop|impl_datapath|impl_rf|regs[9][7]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rx_signal\(3) & ( !\recop|impl_datapath|impl_ir|rx_signal\(2) & ( \recop|impl_datapath|impl_rf|regs[1][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][7]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][7]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][7]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][7]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(2),
	combout => \recop|impl_datapath|impl_rf|Mux40~1_combout\);

-- Location: LABCELL_X50_Y22_N9
\recop|impl_datapath|impl_rf|Mux40~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux40~3_combout\ = ( \recop|impl_datapath|impl_rf|regs[15][7]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_rf|regs[7][7]~q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[15][7]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_rf|regs[7][7]~q\ & 
-- !\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[15][7]~q\ & ( !\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[3][7]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[11][7]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[15][7]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[3][7]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|regs[11][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][7]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][7]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][7]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[3]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][7]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[2]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux40~3_combout\);

-- Location: LABCELL_X53_Y22_N36
\recop|impl_datapath|impl_rf|Mux40~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux40~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux40~1_combout\ & ( \recop|impl_datapath|impl_rf|Mux40~3_combout\ & ( ((!\recop|impl_datapath|impl_ir|rx_signal\(1) & ((\recop|impl_datapath|impl_rf|Mux40~0_combout\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(1) & (\recop|impl_datapath|impl_rf|Mux40~2_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0)) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux40~1_combout\ & ( \recop|impl_datapath|impl_rf|Mux40~3_combout\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(1) & (((!\recop|impl_datapath|impl_ir|rx_signal\(0) & \recop|impl_datapath|impl_rf|Mux40~0_combout\)))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & (((\recop|impl_datapath|impl_ir|rx_signal\(0))) # 
-- (\recop|impl_datapath|impl_rf|Mux40~2_combout\))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux40~1_combout\ & ( !\recop|impl_datapath|impl_rf|Mux40~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & 
-- (((\recop|impl_datapath|impl_rf|Mux40~0_combout\) # (\recop|impl_datapath|impl_ir|rx_signal\(0))))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & (\recop|impl_datapath|impl_rf|Mux40~2_combout\ & (!\recop|impl_datapath|impl_ir|rx_signal\(0)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux40~1_combout\ & ( !\recop|impl_datapath|impl_rf|Mux40~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((!\recop|impl_datapath|impl_ir|rx_signal\(1) & ((\recop|impl_datapath|impl_rf|Mux40~0_combout\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(1) & (\recop|impl_datapath|impl_rf|Mux40~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux40~2_combout\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux40~0_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux40~1_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux40~3_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux40~4_combout\);

-- Location: LABCELL_X48_Y25_N48
\recop|impl_datapath|impl_pc|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Mux7~0_combout\ = ( \recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|Add0~29_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(1)) # (\recop|impl_datapath|impl_ir|operand_signal\(7)) ) ) ) # ( 
-- !\recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|Add0~29_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(1) & (\recop|impl_datapath|impl_rf|Mux40~4_combout\)) # (\recop|impl_control_unit|pc_mode_signal\(1) & 
-- ((\recop|impl_datapath|impl_pc|Add1~25_sumout\))) ) ) ) # ( \recop|impl_control_unit|pc_mode_signal\(0) & ( !\recop|impl_datapath|Add0~29_sumout\ & ( (\recop|impl_datapath|impl_ir|operand_signal\(7) & \recop|impl_control_unit|pc_mode_signal\(1)) ) ) ) # ( 
-- !\recop|impl_control_unit|pc_mode_signal\(0) & ( !\recop|impl_datapath|Add0~29_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(1) & (\recop|impl_datapath|impl_rf|Mux40~4_combout\)) # (\recop|impl_control_unit|pc_mode_signal\(1) & 
-- ((\recop|impl_datapath|impl_pc|Add1~25_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000110000001101010000010111111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux40~4_combout\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(7),
	datac => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(1),
	datad => \recop|impl_datapath|impl_pc|ALT_INV_Add1~25_sumout\,
	datae => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(0),
	dataf => \recop|impl_datapath|ALT_INV_Add0~29_sumout\,
	combout => \recop|impl_datapath|impl_pc|Mux7~0_combout\);

-- Location: FF_X48_Y25_N49
\recop|impl_datapath|impl_pc|pc_out_signal[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pc|Mux7~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pc|pc_out_signal[7]~DUPLICATE_q\);

-- Location: FF_X47_Y21_N23
\recop|impl_datapath|prog_mem_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|Add0~29_sumout\,
	asdata => \recop|impl_datapath|impl_pc|pc_out_signal[7]~DUPLICATE_q\,
	sload => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_2~q\,
	ena => \recop|impl_datapath|prog_mem_in[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|prog_mem_in\(7));

-- Location: M10K_X49_Y9_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y11_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y12_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y14_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00110",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y15_N39
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a38\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a6\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a22\)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a54\)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a38\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a6\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a22\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a54\))))) ) ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a38\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a6\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a22\)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a54\))))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a38\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a6\ & ( 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a22\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a54\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a22\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a54\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a38\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a6\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\);

-- Location: M10K_X38_Y20_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a101\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y20_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y22_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y26_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a117\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y19_N12
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a86\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a118\ & ( ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a70\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a102\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a86\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a118\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a70\ & 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a102\))) ) ) ) # ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a86\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a118\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a70\)))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a102\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a86\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a118\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a70\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a102\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a102\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a70\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a86\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a118\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X47_Y19_N42
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) ) # ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X47_Y19_N48
\recop|impl_datapath|fetch_inst_2[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|fetch_inst_2[6]~feeder_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~2_combout\,
	combout => \recop|impl_datapath|fetch_inst_2[6]~feeder_combout\);

-- Location: FF_X47_Y19_N50
\recop|impl_datapath|fetch_inst_2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|fetch_inst_2[6]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sclr => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_3~q\,
	ena => \recop|impl_datapath|fetch_inst_2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_2\(6));

-- Location: FF_X47_Y19_N37
\recop|impl_datapath|impl_ir|operand_signal[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_2\(6),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|operand_signal\(6));

-- Location: LABCELL_X53_Y25_N6
\recop|impl_datapath|impl_pc|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Mux8~0_combout\ = ( \recop|impl_datapath|Add0~25_sumout\ & ( \recop|impl_datapath|impl_pc|Add1~21_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(1) & (((\recop|impl_datapath|impl_rf|Mux41~4_combout\) # 
-- (\recop|impl_control_unit|pc_mode_signal\(0))))) # (\recop|impl_control_unit|pc_mode_signal\(1) & (((!\recop|impl_control_unit|pc_mode_signal\(0))) # (\recop|impl_datapath|impl_ir|operand_signal\(6)))) ) ) ) # ( !\recop|impl_datapath|Add0~25_sumout\ & ( 
-- \recop|impl_datapath|impl_pc|Add1~21_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(1) & (((!\recop|impl_control_unit|pc_mode_signal\(0) & \recop|impl_datapath|impl_rf|Mux41~4_combout\)))) # (\recop|impl_control_unit|pc_mode_signal\(1) & 
-- (((!\recop|impl_control_unit|pc_mode_signal\(0))) # (\recop|impl_datapath|impl_ir|operand_signal\(6)))) ) ) ) # ( \recop|impl_datapath|Add0~25_sumout\ & ( !\recop|impl_datapath|impl_pc|Add1~21_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(1) & 
-- (((\recop|impl_datapath|impl_rf|Mux41~4_combout\) # (\recop|impl_control_unit|pc_mode_signal\(0))))) # (\recop|impl_control_unit|pc_mode_signal\(1) & (\recop|impl_datapath|impl_ir|operand_signal\(6) & (\recop|impl_control_unit|pc_mode_signal\(0)))) ) ) ) 
-- # ( !\recop|impl_datapath|Add0~25_sumout\ & ( !\recop|impl_datapath|impl_pc|Add1~21_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(1) & (((!\recop|impl_control_unit|pc_mode_signal\(0) & \recop|impl_datapath|impl_rf|Mux41~4_combout\)))) # 
-- (\recop|impl_control_unit|pc_mode_signal\(1) & (\recop|impl_datapath|impl_ir|operand_signal\(6) & (\recop|impl_control_unit|pc_mode_signal\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(6),
	datab => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(1),
	datac => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(0),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux41~4_combout\,
	datae => \recop|impl_datapath|ALT_INV_Add0~25_sumout\,
	dataf => \recop|impl_datapath|impl_pc|ALT_INV_Add1~21_sumout\,
	combout => \recop|impl_datapath|impl_pc|Mux8~0_combout\);

-- Location: FF_X53_Y25_N7
\recop|impl_datapath|impl_pc|pc_out_signal[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pc|Mux8~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pc|pc_out_signal\(6));

-- Location: FF_X47_Y21_N20
\recop|impl_datapath|prog_mem_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|Add0~25_sumout\,
	asdata => \recop|impl_datapath|impl_pc|pc_out_signal\(6),
	sload => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_2~q\,
	ena => \recop|impl_datapath|prog_mem_in[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|prog_mem_in\(6));

-- Location: FF_X46_Y21_N10
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: LABCELL_X48_Y21_N12
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a69~portadataout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a117~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a85~portadataout\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a101~portadataout\)))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a69~portadataout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a117~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a85~portadataout\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a101~portadataout\)))) ) ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a69~portadataout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a117~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a85~portadataout\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a101~portadataout\ & 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a69~portadataout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a117~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a85~portadataout\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a101~portadataout\ & 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X48_Y21_N6
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a53~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a37~portadataout\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a21~portadataout\) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a53~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a21~portadataout\) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a53~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a37~portadataout\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a21~portadataout\)))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a53~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a21~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X48_Y21_N36
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ & ( (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ & 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\);

-- Location: FF_X48_Y21_N7
\recop|impl_datapath|fetch_inst_2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sclr => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_3~q\,
	sload => VCC,
	ena => \recop|impl_datapath|fetch_inst_2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_2\(5));

-- Location: FF_X51_Y22_N52
\recop|impl_datapath|impl_ir|operand_signal[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_2\(5),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|operand_signal[5]~DUPLICATE_q\);

-- Location: LABCELL_X51_Y25_N0
\recop|impl_datapath|impl_pc|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Mux9~0_combout\ = ( \recop|impl_control_unit|pc_mode_signal\(1) & ( \recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|impl_ir|operand_signal[5]~DUPLICATE_q\ ) ) ) # ( 
-- !\recop|impl_control_unit|pc_mode_signal\(1) & ( \recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|Add0~21_sumout\ ) ) ) # ( \recop|impl_control_unit|pc_mode_signal\(1) & ( !\recop|impl_control_unit|pc_mode_signal\(0) & ( 
-- \recop|impl_datapath|impl_pc|Add1~17_sumout\ ) ) ) # ( !\recop|impl_control_unit|pc_mode_signal\(1) & ( !\recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|impl_rf|Mux42~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|ALT_INV_Add0~21_sumout\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal[5]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux42~4_combout\,
	datad => \recop|impl_datapath|impl_pc|ALT_INV_Add1~17_sumout\,
	datae => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(1),
	dataf => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(0),
	combout => \recop|impl_datapath|impl_pc|Mux9~0_combout\);

-- Location: FF_X51_Y25_N1
\recop|impl_datapath|impl_pc|pc_out_signal[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pc|Mux9~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pc|pc_out_signal\(5));

-- Location: FF_X47_Y21_N17
\recop|impl_datapath|prog_mem_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|Add0~21_sumout\,
	asdata => \recop|impl_datapath|impl_pc|pc_out_signal\(5),
	sload => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_2~q\,
	ena => \recop|impl_datapath|prog_mem_in[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|prog_mem_in\(5));

-- Location: LABCELL_X48_Y19_N54
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a82~portadataout\ & ( ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a66~portadataout\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a98~portadataout\)))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a82~portadataout\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a66~portadataout\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a98~portadataout\))))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) ) ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a82~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a66~portadataout\)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a98~portadataout\))))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a82~portadataout\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a66~portadataout\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a98~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X48_Y15_N51
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a34~portadataout\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a18~portadataout\)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a34~portadataout\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a18~portadataout\)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a34~portadataout\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a18~portadataout\))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a34~portadataout\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a18~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X48_Y19_N36
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) ) # ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\);

-- Location: FF_X48_Y19_N37
\recop|impl_datapath|fetch_inst_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|fetch_state.FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_1\(2));

-- Location: FF_X56_Y21_N14
\recop|impl_datapath|impl_ir|rx_signal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_1\(2),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|rx_signal\(2));

-- Location: LABCELL_X55_Y21_N15
\recop|impl_datapath|impl_rf|Mux43~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux43~1_combout\ = ( \recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[6][4]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0)) # (\recop|impl_datapath|impl_rf|regs[7][4]~q\) ) ) ) 
-- # ( !\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[6][4]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[4][4]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- ((\recop|impl_datapath|impl_rf|regs[5][4]~q\))) ) ) ) # ( \recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_rf|regs[6][4]~q\ & ( (\recop|impl_datapath|impl_rf|regs[7][4]~q\ & \recop|impl_datapath|impl_ir|rx_signal\(0)) 
-- ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_rf|regs[6][4]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[4][4]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[5][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][4]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][4]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][4]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[1]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][4]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux43~1_combout\);

-- Location: LABCELL_X55_Y22_N21
\recop|impl_datapath|impl_rf|Mux43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux43~0_combout\ = ( \recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[0][4]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[2][4]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[3][4]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[0][4]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(0)) # (\recop|impl_datapath|impl_rf|regs[1][4]~q\) ) ) ) # ( \recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_rf|regs[0][4]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) 
-- & (\recop|impl_datapath|impl_rf|regs[2][4]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[3][4]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[0][4]~q\ & ( (\recop|impl_datapath|impl_rf|regs[1][4]~q\ & \recop|impl_datapath|impl_ir|rx_signal\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][4]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][4]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][4]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[1]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][4]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux43~0_combout\);

-- Location: LABCELL_X51_Y20_N12
\recop|impl_datapath|impl_rf|Mux43~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux43~3_combout\ = ( \recop|impl_datapath|impl_rf|regs[13][4]~q\ & ( \recop|impl_datapath|impl_rf|regs[12][4]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1)) # ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- ((\recop|impl_datapath|impl_rf|regs[14][4]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[15][4]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[13][4]~q\ & ( \recop|impl_datapath|impl_rf|regs[12][4]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(1) & (((!\recop|impl_datapath|impl_ir|rx_signal\(0))))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[14][4]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[15][4]~q\)))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[13][4]~q\ & ( !\recop|impl_datapath|impl_rf|regs[12][4]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & 
-- (((\recop|impl_datapath|impl_ir|rx_signal\(0))))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[14][4]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- (\recop|impl_datapath|impl_rf|regs[15][4]~q\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[13][4]~q\ & ( !\recop|impl_datapath|impl_rf|regs[12][4]~q\ & ( (\recop|impl_datapath|impl_ir|rx_signal\(1) & ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- ((\recop|impl_datapath|impl_rf|regs[14][4]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[15][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][4]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][4]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][4]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][4]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux43~3_combout\);

-- Location: LABCELL_X53_Y20_N15
\recop|impl_datapath|impl_rf|Mux43~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux43~2_combout\ = ( \recop|impl_datapath|impl_rf|regs[9][4]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal\(0) & ( (!\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\) # (\recop|impl_datapath|impl_rf|regs[11][4]~q\) ) ) ) 
-- # ( !\recop|impl_datapath|impl_rf|regs[9][4]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal\(0) & ( (\recop|impl_datapath|impl_rf|regs[11][4]~q\ & \recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[9][4]~q\ 
-- & ( !\recop|impl_datapath|impl_ir|rx_signal\(0) & ( (!\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[8][4]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|regs[10][4]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[9][4]~q\ & ( !\recop|impl_datapath|impl_ir|rx_signal\(0) & ( (!\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[8][4]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[10][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][4]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][4]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][4]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[1]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][4]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	combout => \recop|impl_datapath|impl_rf|Mux43~2_combout\);

-- Location: LABCELL_X56_Y23_N6
\recop|impl_datapath|impl_rf|Mux43~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux43~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux43~3_combout\ & ( \recop|impl_datapath|impl_rf|Mux43~2_combout\ & ( ((!\recop|impl_datapath|impl_ir|rx_signal\(2) & ((\recop|impl_datapath|impl_rf|Mux43~0_combout\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(2) & (\recop|impl_datapath|impl_rf|Mux43~1_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal\(3)) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux43~3_combout\ & ( \recop|impl_datapath|impl_rf|Mux43~2_combout\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(2) & (((\recop|impl_datapath|impl_rf|Mux43~0_combout\)) # (\recop|impl_datapath|impl_ir|rx_signal\(3)))) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & (!\recop|impl_datapath|impl_ir|rx_signal\(3) & 
-- (\recop|impl_datapath|impl_rf|Mux43~1_combout\))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux43~3_combout\ & ( !\recop|impl_datapath|impl_rf|Mux43~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(2) & (!\recop|impl_datapath|impl_ir|rx_signal\(3) & 
-- ((\recop|impl_datapath|impl_rf|Mux43~0_combout\)))) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & (((\recop|impl_datapath|impl_rf|Mux43~1_combout\)) # (\recop|impl_datapath|impl_ir|rx_signal\(3)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux43~3_combout\ & ( !\recop|impl_datapath|impl_rf|Mux43~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3) & ((!\recop|impl_datapath|impl_ir|rx_signal\(2) & ((\recop|impl_datapath|impl_rf|Mux43~0_combout\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(2) & (\recop|impl_datapath|impl_rf|Mux43~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(2),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux43~1_combout\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux43~0_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux43~3_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux43~2_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux43~4_combout\);

-- Location: LABCELL_X53_Y25_N48
\recop|impl_datapath|impl_pc|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Mux10~0_combout\ = ( \recop|impl_datapath|impl_ir|operand_signal[4]~DUPLICATE_q\ & ( \recop|impl_datapath|Add0~17_sumout\ & ( ((!\recop|impl_control_unit|pc_mode_signal\(1) & (\recop|impl_datapath|impl_rf|Mux43~4_combout\)) # 
-- (\recop|impl_control_unit|pc_mode_signal\(1) & ((\recop|impl_datapath|impl_pc|Add1~13_sumout\)))) # (\recop|impl_control_unit|pc_mode_signal\(0)) ) ) ) # ( !\recop|impl_datapath|impl_ir|operand_signal[4]~DUPLICATE_q\ & ( 
-- \recop|impl_datapath|Add0~17_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(0) & ((!\recop|impl_control_unit|pc_mode_signal\(1) & (\recop|impl_datapath|impl_rf|Mux43~4_combout\)) # (\recop|impl_control_unit|pc_mode_signal\(1) & 
-- ((\recop|impl_datapath|impl_pc|Add1~13_sumout\))))) # (\recop|impl_control_unit|pc_mode_signal\(0) & (!\recop|impl_control_unit|pc_mode_signal\(1))) ) ) ) # ( \recop|impl_datapath|impl_ir|operand_signal[4]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|Add0~17_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(0) & ((!\recop|impl_control_unit|pc_mode_signal\(1) & (\recop|impl_datapath|impl_rf|Mux43~4_combout\)) # (\recop|impl_control_unit|pc_mode_signal\(1) & 
-- ((\recop|impl_datapath|impl_pc|Add1~13_sumout\))))) # (\recop|impl_control_unit|pc_mode_signal\(0) & (\recop|impl_control_unit|pc_mode_signal\(1))) ) ) ) # ( !\recop|impl_datapath|impl_ir|operand_signal[4]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|Add0~17_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(0) & ((!\recop|impl_control_unit|pc_mode_signal\(1) & (\recop|impl_datapath|impl_rf|Mux43~4_combout\)) # (\recop|impl_control_unit|pc_mode_signal\(1) & 
-- ((\recop|impl_datapath|impl_pc|Add1~13_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(0),
	datab => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(1),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux43~4_combout\,
	datad => \recop|impl_datapath|impl_pc|ALT_INV_Add1~13_sumout\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal[4]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|ALT_INV_Add0~17_sumout\,
	combout => \recop|impl_datapath|impl_pc|Mux10~0_combout\);

-- Location: FF_X53_Y25_N49
\recop|impl_datapath|impl_pc|pc_out_signal[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pc|Mux10~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pc|pc_out_signal[4]~DUPLICATE_q\);

-- Location: FF_X47_Y21_N14
\recop|impl_datapath|prog_mem_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|Add0~17_sumout\,
	asdata => \recop|impl_datapath|impl_pc|pc_out_signal[4]~DUPLICATE_q\,
	sload => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_2~q\,
	ena => \recop|impl_datapath|prog_mem_in[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|prog_mem_in\(4));

-- Location: M10K_X41_Y20_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a99\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y18_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y19_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y22_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a115\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y20_N21
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a67~portadataout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a115~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a83~portadataout\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a99~portadataout\)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a67~portadataout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a115~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a83~portadataout\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a99~portadataout\)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a67~portadataout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a115~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a83~portadataout\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a99~portadataout\))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a67~portadataout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a115~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a83~portadataout\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a99~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\);

-- Location: M10K_X49_Y26_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y23_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y27_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC08A04",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y23_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y23_N6
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a35~portadataout\)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a51~portadataout\)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a35~portadataout\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a51~portadataout\)))) ) ) ) # ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a35~portadataout\)))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a51~portadataout\)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a35~portadataout\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a51~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X47_Y20_N33
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) ) # ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\);

-- Location: FF_X48_Y21_N4
\recop|impl_datapath|fetch_inst_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sclr => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_3~q\,
	sload => VCC,
	ena => \recop|impl_datapath|fetch_inst_2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_2\(3));

-- Location: FF_X55_Y24_N20
\recop|impl_datapath|impl_ir|operand_signal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_2\(3),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|operand_signal\(3));

-- Location: LABCELL_X53_Y25_N0
\recop|impl_datapath|impl_pc|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Mux11~0_combout\ = ( \recop|impl_datapath|impl_pc|Add1~1_sumout\ & ( \recop|impl_datapath|Add0~1_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(0) & (((\recop|impl_datapath|impl_rf|Mux44~4_combout\)) # 
-- (\recop|impl_control_unit|pc_mode_signal\(1)))) # (\recop|impl_control_unit|pc_mode_signal\(0) & ((!\recop|impl_control_unit|pc_mode_signal\(1)) # ((\recop|impl_datapath|impl_ir|operand_signal\(3))))) ) ) ) # ( !\recop|impl_datapath|impl_pc|Add1~1_sumout\ 
-- & ( \recop|impl_datapath|Add0~1_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(0) & (!\recop|impl_control_unit|pc_mode_signal\(1) & ((\recop|impl_datapath|impl_rf|Mux44~4_combout\)))) # (\recop|impl_control_unit|pc_mode_signal\(0) & 
-- ((!\recop|impl_control_unit|pc_mode_signal\(1)) # ((\recop|impl_datapath|impl_ir|operand_signal\(3))))) ) ) ) # ( \recop|impl_datapath|impl_pc|Add1~1_sumout\ & ( !\recop|impl_datapath|Add0~1_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(0) & 
-- (((\recop|impl_datapath|impl_rf|Mux44~4_combout\)) # (\recop|impl_control_unit|pc_mode_signal\(1)))) # (\recop|impl_control_unit|pc_mode_signal\(0) & (\recop|impl_control_unit|pc_mode_signal\(1) & (\recop|impl_datapath|impl_ir|operand_signal\(3)))) ) ) ) 
-- # ( !\recop|impl_datapath|impl_pc|Add1~1_sumout\ & ( !\recop|impl_datapath|Add0~1_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(0) & (!\recop|impl_control_unit|pc_mode_signal\(1) & ((\recop|impl_datapath|impl_rf|Mux44~4_combout\)))) # 
-- (\recop|impl_control_unit|pc_mode_signal\(0) & (\recop|impl_control_unit|pc_mode_signal\(1) & (\recop|impl_datapath|impl_ir|operand_signal\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(0),
	datab => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(1),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(3),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux44~4_combout\,
	datae => \recop|impl_datapath|impl_pc|ALT_INV_Add1~1_sumout\,
	dataf => \recop|impl_datapath|ALT_INV_Add0~1_sumout\,
	combout => \recop|impl_datapath|impl_pc|Mux11~0_combout\);

-- Location: FF_X53_Y25_N1
\recop|impl_datapath|impl_pc|pc_out_signal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pc|Mux11~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pc|pc_out_signal\(3));

-- Location: FF_X47_Y21_N11
\recop|impl_datapath|prog_mem_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|Add0~1_sumout\,
	asdata => \recop|impl_datapath|impl_pc|pc_out_signal\(3),
	sload => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_2~q\,
	ena => \recop|impl_datapath|prog_mem_in[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|prog_mem_in\(3));

-- Location: M10K_X38_Y19_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y17_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y17_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y18_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD49200",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y21_N15
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0) & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a26~portadataout\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a58~portadataout\))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0) & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a26~portadataout\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a58~portadataout\))) ) ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0) & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a42~portadataout\) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0) & ( (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\);

-- Location: M10K_X41_Y14_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y19_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y26_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a106\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y10_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a122\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y21_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a106~portadataout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a122~portadataout\ & ( ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a74~portadataout\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a90~portadataout\)))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a106~portadataout\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a122~portadataout\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a74~portadataout\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a90~portadataout\))))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a106~portadataout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a122~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0) & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a74~portadataout\)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0) & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a90~portadataout\))))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a106~portadataout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a122~portadataout\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a74~portadataout\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a90~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X45_Y21_N51
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~1_combout\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~0_combout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\);

-- Location: FF_X45_Y21_N53
\recop|impl_datapath|fetch_inst_1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|fetch_state.FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_1\(10));

-- Location: FF_X47_Y23_N44
\recop|impl_datapath|impl_ir|opcode_signal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_1\(10),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|opcode_signal\(2));

-- Location: MLABCELL_X52_Y25_N3
\recop|impl_control_unit|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Equal1~0_combout\ = ( \recop|impl_control_unit|Mux0~0_combout\ & ( (\recop|impl_datapath|impl_ir|opcode_signal\(4) & !\recop|impl_datapath|impl_ir|opcode_signal\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(4),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(5),
	dataf => \recop|impl_control_unit|ALT_INV_Mux0~0_combout\,
	combout => \recop|impl_control_unit|Equal1~0_combout\);

-- Location: LABCELL_X51_Y25_N30
\recop|impl_control_unit|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Selector9~0_combout\ = ( \recop|impl_control_unit|Equal1~0_combout\ & ( \recop|impl_datapath|impl_ir|opcode_signal\(3) & ( (!\recop|impl_control_unit|state.T1~q\ & (!\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_ir|opcode_signal\(6)))) # (\recop|impl_control_unit|state.T1~q\ & (((!\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ & \recop|impl_datapath|impl_ir|opcode_signal\(6))) # 
-- (\recop|impl_datapath|impl_ir|opcode_signal\(2)))) ) ) ) # ( !\recop|impl_control_unit|Equal1~0_combout\ & ( \recop|impl_datapath|impl_ir|opcode_signal\(3) & ( (!\recop|impl_control_unit|state.T1~q\ & 
-- (!\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ & \recop|impl_datapath|impl_ir|opcode_signal\(6))) # (\recop|impl_control_unit|state.T1~q\ & (!\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ $ 
-- (\recop|impl_datapath|impl_ir|opcode_signal\(6)))) ) ) ) # ( \recop|impl_control_unit|Equal1~0_combout\ & ( !\recop|impl_datapath|impl_ir|opcode_signal\(3) & ( (!\recop|impl_control_unit|state.T1~q\ & 
-- (!\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ & (\recop|impl_datapath|impl_ir|opcode_signal\(6)))) # (\recop|impl_control_unit|state.T1~q\ & ((!\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ $ 
-- (\recop|impl_datapath|impl_ir|opcode_signal\(6))) # (\recop|impl_datapath|impl_ir|opcode_signal\(2)))) ) ) ) # ( !\recop|impl_control_unit|Equal1~0_combout\ & ( !\recop|impl_datapath|impl_ir|opcode_signal\(3) & ( (!\recop|impl_control_unit|state.T1~q\ & 
-- (!\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ & \recop|impl_datapath|impl_ir|opcode_signal\(6))) # (\recop|impl_control_unit|state.T1~q\ & (!\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ $ 
-- (\recop|impl_datapath|impl_ir|opcode_signal\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100101001001010010010101110101001001010010010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_state.T1~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal[7]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(6),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(2),
	datae => \recop|impl_control_unit|ALT_INV_Equal1~0_combout\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(3),
	combout => \recop|impl_control_unit|Selector9~0_combout\);

-- Location: MLABCELL_X52_Y25_N21
\recop|impl_control_unit|Selector9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Selector9~1_combout\ = ( \recop|impl_control_unit|Selector9~0_combout\ & ( !\recop|impl_control_unit|state.T3~q\ ) ) # ( !\recop|impl_control_unit|Selector9~0_combout\ & ( (!\recop|impl_control_unit|state.T3~q\ & 
-- (\recop|impl_datapath|impl_ir|opcode_signal\(2) & \recop|impl_control_unit|state.T2~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_state.T3~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(2),
	datad => \recop|impl_control_unit|ALT_INV_state.T2~q\,
	dataf => \recop|impl_control_unit|ALT_INV_Selector9~0_combout\,
	combout => \recop|impl_control_unit|Selector9~1_combout\);

-- Location: MLABCELL_X47_Y23_N6
\recop|impl_control_unit|pc_mode_signal[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|pc_mode_signal[1]~4_combout\ = ( \recop|impl_datapath|inst_fetched_signal~q\ & ( \recop|impl_control_unit|state.T1~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_control_unit|ALT_INV_state.T1~DUPLICATE_q\,
	dataf => \recop|impl_datapath|ALT_INV_inst_fetched_signal~q\,
	combout => \recop|impl_control_unit|pc_mode_signal[1]~4_combout\);

-- Location: MLABCELL_X52_Y25_N42
\recop|impl_control_unit|pc_mode_signal[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|pc_mode_signal[1]~5_combout\ = ( \recop|impl_control_unit|Equal1~0_combout\ & ( \recop|impl_control_unit|pc_mode_signal[1]~4_combout\ & ( (!\recop|impl_datapath|impl_ir|opcode_signal\(6) & 
-- (\recop|impl_datapath|impl_ir|opcode_signal\(3) & !\recop|impl_datapath|impl_ir|opcode_signal\(2))) ) ) ) # ( \recop|impl_control_unit|Equal1~0_combout\ & ( !\recop|impl_control_unit|pc_mode_signal[1]~4_combout\ & ( (!\recop|impl_control_unit|state.T2~q\) 
-- # ((!\recop|impl_datapath|impl_ir|opcode_signal\(2) & ((!\recop|impl_datapath|impl_ir|opcode_signal\(6)) # (!\recop|impl_datapath|impl_ir|opcode_signal\(3))))) ) ) ) # ( !\recop|impl_control_unit|Equal1~0_combout\ & ( 
-- !\recop|impl_control_unit|pc_mode_signal[1]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111101100110000000000000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(6),
	datab => \recop|impl_control_unit|ALT_INV_state.T2~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(3),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(2),
	datae => \recop|impl_control_unit|ALT_INV_Equal1~0_combout\,
	dataf => \recop|impl_control_unit|ALT_INV_pc_mode_signal[1]~4_combout\,
	combout => \recop|impl_control_unit|pc_mode_signal[1]~5_combout\);

-- Location: MLABCELL_X52_Y25_N30
\recop|impl_control_unit|alu_clr_z_flag_signal~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|alu_clr_z_flag_signal~1_combout\ = ( \recop|impl_control_unit|state.T3~q\ & ( \recop|impl_control_unit|alu_clr_z_flag_signal~0_combout\ & ( \recop|impl_control_unit|Equal1~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_Equal1~0_combout\,
	datae => \recop|impl_control_unit|ALT_INV_state.T3~q\,
	dataf => \recop|impl_control_unit|ALT_INV_alu_clr_z_flag_signal~0_combout\,
	combout => \recop|impl_control_unit|alu_clr_z_flag_signal~1_combout\);

-- Location: FF_X52_Y25_N31
\recop|impl_control_unit|alu_clr_z_flag_signal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_control_unit|alu_clr_z_flag_signal~1_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|alu_clr_z_flag_signal~q\);

-- Location: FF_X48_Y21_N46
\recop|impl_datapath|fetch_inst_2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sclr => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_3~q\,
	sload => VCC,
	ena => \recop|impl_datapath|fetch_inst_2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_2\(13));

-- Location: FF_X50_Y23_N5
\recop|impl_datapath|impl_ir|operand_signal[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_2\(13),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|operand_signal[13]~DUPLICATE_q\);

-- Location: MLABCELL_X47_Y19_N33
\recop|impl_datapath|fetch_inst_2[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|fetch_inst_2[12]~feeder_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~2_combout\,
	combout => \recop|impl_datapath|fetch_inst_2[12]~feeder_combout\);

-- Location: FF_X47_Y19_N34
\recop|impl_datapath|fetch_inst_2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|fetch_inst_2[12]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sclr => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_3~q\,
	ena => \recop|impl_datapath|fetch_inst_2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_2\(12));

-- Location: LABCELL_X48_Y23_N0
\recop|impl_datapath|impl_ir|operand_signal[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_ir|operand_signal[12]~feeder_combout\ = ( \recop|impl_datapath|fetch_inst_2\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|ALT_INV_fetch_inst_2\(12),
	combout => \recop|impl_datapath|impl_ir|operand_signal[12]~feeder_combout\);

-- Location: FF_X48_Y23_N1
\recop|impl_datapath|impl_ir|operand_signal[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_ir|operand_signal[12]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|operand_signal\(12));

-- Location: FF_X50_Y23_N4
\recop|impl_datapath|impl_ir|operand_signal[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_2\(13),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|operand_signal\(13));

-- Location: LABCELL_X50_Y24_N45
\recop|impl_datapath|data_mem_in_data[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_data[13]~13_combout\ = ( \recop|impl_datapath|impl_rf|Mux34~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_in_signal\(1) & ((!\recop|impl_control_unit|dm_sel_in_signal\(0) & 
-- ((\recop|impl_datapath|impl_ir|operand_signal\(13)))) # (\recop|impl_control_unit|dm_sel_in_signal\(0) & (\recop|impl_datapath|impl_pc|pc_out_signal[13]~DUPLICATE_q\)))) # (\recop|impl_control_unit|dm_sel_in_signal\(1) & 
-- (((!\recop|impl_control_unit|dm_sel_in_signal\(0))))) ) ) # ( !\recop|impl_datapath|impl_rf|Mux34~4_combout\ & ( (!\recop|impl_control_unit|dm_sel_in_signal\(1) & ((!\recop|impl_control_unit|dm_sel_in_signal\(0) & 
-- ((\recop|impl_datapath|impl_ir|operand_signal\(13)))) # (\recop|impl_control_unit|dm_sel_in_signal\(0) & (\recop|impl_datapath|impl_pc|pc_out_signal[13]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010100000011111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[13]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(13),
	datac => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(1),
	datad => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(0),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux34~4_combout\,
	combout => \recop|impl_datapath|data_mem_in_data[13]~13_combout\);

-- Location: M10K_X49_Y24_N0
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop:recop|datapath:impl_datapath|data_mem:impl_dm|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|impl_control_unit|dm_write_signal~q\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: FF_X50_Y20_N29
\recop|impl_datapath|impl_rf|regs[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux3~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[13][3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[13][12]~q\);

-- Location: FF_X52_Y20_N50
\recop|impl_datapath|impl_rf|regs[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux3~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[12][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[12][12]~q\);

-- Location: FF_X51_Y20_N2
\recop|impl_datapath|impl_rf|regs[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux3~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[15][3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[15][12]~q\);

-- Location: FF_X51_Y20_N56
\recop|impl_datapath|impl_rf|regs[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux3~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[14][3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[14][12]~q\);

-- Location: LABCELL_X51_Y20_N3
\recop|impl_datapath|impl_rf|Mux51~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux51~3_combout\ = ( \recop|impl_datapath|impl_rf|regs[14][12]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[13][12]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[15][12]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[14][12]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( 
-- (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[13][12]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[15][12]~q\))) ) ) ) # ( 
-- \recop|impl_datapath|impl_rf|regs[14][12]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( (\recop|impl_datapath|impl_rf|regs[12][12]~q\) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[14][12]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & \recop|impl_datapath|impl_rf|regs[12][12]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][12]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][12]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][12]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][12]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	combout => \recop|impl_datapath|impl_rf|Mux51~3_combout\);

-- Location: FF_X50_Y20_N41
\recop|impl_datapath|impl_rf|regs[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux3~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[9][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[9][12]~q\);

-- Location: LABCELL_X48_Y22_N18
\recop|impl_datapath|impl_rf|regs[10][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[10][12]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux3~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[10][12]~feeder_combout\);

-- Location: FF_X48_Y22_N20
\recop|impl_datapath|impl_rf|regs[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[10][12]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[10][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[10][12]~q\);

-- Location: LABCELL_X48_Y22_N36
\recop|impl_datapath|impl_rf|regs[8][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[8][12]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux3~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[8][12]~feeder_combout\);

-- Location: FF_X48_Y22_N38
\recop|impl_datapath|impl_rf|regs[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[8][12]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[8][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[8][12]~q\);

-- Location: LABCELL_X51_Y20_N6
\recop|impl_datapath|impl_rf|Mux51~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux51~2_combout\ = ( \recop|impl_datapath|impl_rf|regs[8][12]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[9][12]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[11][12]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[8][12]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( 
-- (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[9][12]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[11][12]~q\))) ) ) ) # ( 
-- \recop|impl_datapath|impl_rf|regs[8][12]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\) # (\recop|impl_datapath|impl_rf|regs[10][12]~q\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[8][12]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & \recop|impl_datapath|impl_rf|regs[10][12]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][12]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][12]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][12]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][12]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	combout => \recop|impl_datapath|impl_rf|Mux51~2_combout\);

-- Location: LABCELL_X51_Y19_N3
\recop|impl_datapath|impl_rf|regs~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs~27_combout\ = ( \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|Mux3~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux3~0_combout\,
	dataf => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|regs~27_combout\);

-- Location: FF_X51_Y19_N5
\recop|impl_datapath|impl_rf|regs[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs~27_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[0][12]~q\);

-- Location: FF_X51_Y19_N8
\recop|impl_datapath|impl_rf|regs[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux3~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[1][12]~q\);

-- Location: FF_X50_Y22_N26
\recop|impl_datapath|impl_rf|regs[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux3~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[3][3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[3][12]~q\);

-- Location: FF_X52_Y22_N52
\recop|impl_datapath|impl_rf|regs[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux3~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[2][3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[2][12]~q\);

-- Location: LABCELL_X51_Y19_N9
\recop|impl_datapath|impl_rf|Mux51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux51~0_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[3][12]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[1][12]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[2][12]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[0][12]~q\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][12]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][12]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][12]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][12]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	combout => \recop|impl_datapath|impl_rf|Mux51~0_combout\);

-- Location: FF_X51_Y21_N20
\recop|impl_datapath|impl_rf|regs[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux3~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[5][3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[5][12]~q\);

-- Location: FF_X50_Y21_N11
\recop|impl_datapath|impl_rf|regs[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux3~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[4][3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[4][12]~q\);

-- Location: FF_X50_Y21_N17
\recop|impl_datapath|impl_rf|regs[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|Mux3~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[7][12]~q\);

-- Location: FF_X50_Y21_N53
\recop|impl_datapath|impl_rf|regs[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux3~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[6][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[6][12]~q\);

-- Location: LABCELL_X50_Y21_N21
\recop|impl_datapath|impl_rf|Mux51~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux51~1_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal\(1) & ( \recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[7][12]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal\(1) & 
-- ( \recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[5][12]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal\(1) & ( !\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( 
-- \recop|impl_datapath|impl_rf|regs[6][12]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal\(1) & ( !\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[4][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][12]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][12]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][12]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][12]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(1),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux51~1_combout\);

-- Location: LABCELL_X51_Y20_N21
\recop|impl_datapath|impl_rf|Mux51~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux51~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux51~0_combout\ & ( \recop|impl_datapath|impl_rf|Mux51~1_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\) # ((!\recop|impl_datapath|impl_ir|rz_signal\(2) 
-- & ((\recop|impl_datapath|impl_rf|Mux51~2_combout\))) # (\recop|impl_datapath|impl_ir|rz_signal\(2) & (\recop|impl_datapath|impl_rf|Mux51~3_combout\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux51~0_combout\ & ( 
-- \recop|impl_datapath|impl_rf|Mux51~1_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(2) & (((\recop|impl_datapath|impl_rf|Mux51~2_combout\ & \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\)))) # (\recop|impl_datapath|impl_ir|rz_signal\(2) & 
-- (((!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\)) # (\recop|impl_datapath|impl_rf|Mux51~3_combout\))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux51~0_combout\ & ( !\recop|impl_datapath|impl_rf|Mux51~1_combout\ & ( 
-- (!\recop|impl_datapath|impl_ir|rz_signal\(2) & (((!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\) # (\recop|impl_datapath|impl_rf|Mux51~2_combout\)))) # (\recop|impl_datapath|impl_ir|rz_signal\(2) & (\recop|impl_datapath|impl_rf|Mux51~3_combout\ 
-- & ((\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux51~0_combout\ & ( !\recop|impl_datapath|impl_rf|Mux51~1_combout\ & ( (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & 
-- ((!\recop|impl_datapath|impl_ir|rz_signal\(2) & ((\recop|impl_datapath|impl_rf|Mux51~2_combout\))) # (\recop|impl_datapath|impl_ir|rz_signal\(2) & (\recop|impl_datapath|impl_rf|Mux51~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux51~3_combout\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(2),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux51~2_combout\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux51~0_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux51~1_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux51~4_combout\);

-- Location: LABCELL_X51_Y20_N33
\recop|impl_datapath|impl_alu|operand_2[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|operand_2[12]~12_combout\ = ( \recop|impl_datapath|impl_rf|Mux35~4_combout\ & ( (!\recop|impl_control_unit|alu_sel_op2_signal~q\) # (\recop|impl_datapath|impl_rf|Mux51~4_combout\) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux35~4_combout\ & ( (\recop|impl_control_unit|alu_sel_op2_signal~q\ & \recop|impl_datapath|impl_rf|Mux51~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_control_unit|ALT_INV_alu_sel_op2_signal~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux51~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux35~4_combout\,
	combout => \recop|impl_datapath|impl_alu|operand_2[12]~12_combout\);

-- Location: LABCELL_X51_Y24_N21
\recop|impl_datapath|impl_alu|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux3~0_combout\ = ( \recop|impl_datapath|impl_rf|Mux35~4_combout\ & ( (!\recop|impl_control_unit|alu_sel_op1_signal\(0)) # (\recop|impl_datapath|impl_ir|operand_signal\(12)) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux35~4_combout\ & ( (\recop|impl_control_unit|alu_sel_op1_signal\(0) & \recop|impl_datapath|impl_ir|operand_signal\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(0),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(12),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux35~4_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux3~0_combout\);

-- Location: MLABCELL_X52_Y23_N39
\recop|impl_datapath|impl_alu|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Add0~53_sumout\ = SUM(( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux3~0_combout\) # (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( 
-- \recop|impl_datapath|impl_alu|operand_2[12]~12_combout\ ) + ( \recop|impl_datapath|impl_alu|Add0~50\ ))
-- \recop|impl_datapath|impl_alu|Add0~54\ = CARRY(( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux3~0_combout\) # (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( 
-- \recop|impl_datapath|impl_alu|operand_2[12]~12_combout\ ) + ( \recop|impl_datapath|impl_alu|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(0),
	datab => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datac => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[12]~12_combout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_Mux3~0_combout\,
	cin => \recop|impl_datapath|impl_alu|Add0~50\,
	sumout => \recop|impl_datapath|impl_alu|Add0~53_sumout\,
	cout => \recop|impl_datapath|impl_alu|Add0~54\);

-- Location: LABCELL_X51_Y23_N6
\recop|impl_datapath|impl_alu|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux28~0_combout\ = ( \recop|impl_datapath|impl_alu|Mux3~0_combout\ & ( \recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( (!\recop|impl_datapath|impl_alu|Mux27~0_combout\ & 
-- (((\recop|impl_datapath|impl_alu|operand_2[12]~12_combout\ & !\recop|impl_control_unit|alu_sel_op1_signal\(1))))) # (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & (\recop|impl_datapath|impl_alu|Add0~53_sumout\)) ) ) ) # ( 
-- !\recop|impl_datapath|impl_alu|Mux3~0_combout\ & ( \recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & \recop|impl_datapath|impl_alu|Add0~53_sumout\) ) ) ) # ( \recop|impl_datapath|impl_alu|Mux3~0_combout\ 
-- & ( !\recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & ((!\recop|impl_control_unit|alu_sel_op1_signal\(1)) # (\recop|impl_datapath|impl_alu|operand_2[12]~12_combout\))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_alu|Mux3~0_combout\ & ( !\recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & \recop|impl_datapath|impl_alu|operand_2[12]~12_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101010101010000010100010001000100010001101100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~0_combout\,
	datab => \recop|impl_datapath|impl_alu|ALT_INV_Add0~53_sumout\,
	datac => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[12]~12_combout\,
	datad => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datae => \recop|impl_datapath|impl_alu|ALT_INV_Mux3~0_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~1_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux28~0_combout\);

-- Location: LABCELL_X51_Y23_N48
\recop|impl_datapath|impl_alu|result[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|result\(12) = ( \recop|impl_datapath|impl_alu|result\(12) & ( (\recop|impl_datapath|impl_alu|Mux32~0_combout\) # (\recop|impl_datapath|impl_alu|Mux28~0_combout\) ) ) # ( !\recop|impl_datapath|impl_alu|result\(12) & ( 
-- (\recop|impl_datapath|impl_alu|Mux28~0_combout\ & !\recop|impl_datapath|impl_alu|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_alu|ALT_INV_Mux28~0_combout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_Mux32~0_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_result\(12),
	combout => \recop|impl_datapath|impl_alu|result\(12));

-- Location: LABCELL_X50_Y21_N15
\recop|impl_datapath|impl_rf|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux3~0_combout\ = ( \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(12) & ( \recop|impl_datapath|impl_alu|result\(12) & ( (!\recop|impl_datapath|impl_rf|Mux7~1_combout\ & 
-- ((\recop|impl_datapath|impl_rf|Mux7~0_combout\))) # (\recop|impl_datapath|impl_rf|Mux7~1_combout\ & ((!\recop|impl_datapath|impl_rf|Mux7~0_combout\) # (\recop|impl_datapath|impl_ir|operand_signal\(12)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(12) & ( \recop|impl_datapath|impl_alu|result\(12) & ( (\recop|impl_datapath|impl_rf|Mux7~1_combout\ & ((!\recop|impl_datapath|impl_rf|Mux7~0_combout\) # 
-- (\recop|impl_datapath|impl_ir|operand_signal\(12)))) ) ) ) # ( \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(12) & ( !\recop|impl_datapath|impl_alu|result\(12) & ( (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & 
-- ((!\recop|impl_datapath|impl_rf|Mux7~1_combout\) # (\recop|impl_datapath|impl_ir|operand_signal\(12)))) ) ) ) # ( !\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(12) & ( !\recop|impl_datapath|impl_alu|result\(12) & ( 
-- (\recop|impl_datapath|impl_ir|operand_signal\(12) & (\recop|impl_datapath|impl_rf|Mux7~1_combout\ & \recop|impl_datapath|impl_rf|Mux7~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000001111010100001111000001010000111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(12),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~1_combout\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~0_combout\,
	datae => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_result\(12),
	combout => \recop|impl_datapath|impl_rf|Mux3~0_combout\);

-- Location: FF_X50_Y22_N32
\recop|impl_datapath|impl_rf|regs[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux3~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[11][3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[11][12]~q\);

-- Location: LABCELL_X50_Y22_N33
\recop|impl_datapath|impl_rf|Mux35~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux35~2_combout\ = ( \recop|impl_datapath|impl_ir|rx_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[8][12]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & ((\recop|impl_datapath|impl_rf|regs[9][12]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(1) & (\recop|impl_datapath|impl_rf|regs[11][12]~q\)) ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[8][12]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1)) # 
-- (\recop|impl_datapath|impl_rf|regs[10][12]~q\) ) ) ) # ( \recop|impl_datapath|impl_ir|rx_signal\(0) & ( !\recop|impl_datapath|impl_rf|regs[8][12]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & ((\recop|impl_datapath|impl_rf|regs[9][12]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(1) & (\recop|impl_datapath|impl_rf|regs[11][12]~q\)) ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal\(0) & ( !\recop|impl_datapath|impl_rf|regs[8][12]~q\ & ( (\recop|impl_datapath|impl_ir|rx_signal\(1) & 
-- \recop|impl_datapath|impl_rf|regs[10][12]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000110110001101110101010111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][12]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][12]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][12]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][12]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux35~2_combout\);

-- Location: LABCELL_X50_Y21_N54
\recop|impl_datapath|impl_rf|Mux35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux35~1_combout\ = ( \recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[7][12]~q\ & ( (\recop|impl_datapath|impl_ir|rx_signal\(0)) # (\recop|impl_datapath|impl_rf|regs[6][12]~q\) ) ) ) 
-- # ( !\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[7][12]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[4][12]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- (\recop|impl_datapath|impl_rf|regs[5][12]~q\)) ) ) ) # ( \recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_rf|regs[7][12]~q\ & ( (\recop|impl_datapath|impl_rf|regs[6][12]~q\ & 
-- !\recop|impl_datapath|impl_ir|rx_signal\(0)) ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_rf|regs[7][12]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- ((\recop|impl_datapath|impl_rf|regs[4][12]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[5][12]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][12]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][12]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][12]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[1]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][12]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux35~1_combout\);

-- Location: LABCELL_X50_Y22_N27
\recop|impl_datapath|impl_rf|Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux35~0_combout\ = ( \recop|impl_datapath|impl_rf|regs[0][12]~q\ & ( \recop|impl_datapath|impl_rf|regs[1][12]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1)) # ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- ((\recop|impl_datapath|impl_rf|regs[2][12]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[3][12]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[0][12]~q\ & ( \recop|impl_datapath|impl_rf|regs[1][12]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(0) & (((\recop|impl_datapath|impl_rf|regs[2][12]~q\ & \recop|impl_datapath|impl_ir|rx_signal\(1))))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & (((!\recop|impl_datapath|impl_ir|rx_signal\(1))) # 
-- (\recop|impl_datapath|impl_rf|regs[3][12]~q\))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[0][12]~q\ & ( !\recop|impl_datapath|impl_rf|regs[1][12]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & (((!\recop|impl_datapath|impl_ir|rx_signal\(1)) # 
-- (\recop|impl_datapath|impl_rf|regs[2][12]~q\)))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[3][12]~q\ & ((\recop|impl_datapath|impl_ir|rx_signal\(1))))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[0][12]~q\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[1][12]~q\ & ( (\recop|impl_datapath|impl_ir|rx_signal\(1) & ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[2][12]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- (\recop|impl_datapath|impl_rf|regs[3][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][12]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][12]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][12]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][12]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux35~0_combout\);

-- Location: LABCELL_X51_Y20_N57
\recop|impl_datapath|impl_rf|Mux35~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux35~3_combout\ = ( \recop|impl_datapath|impl_ir|rx_signal\(0) & ( \recop|impl_datapath|impl_ir|rx_signal\(1) & ( \recop|impl_datapath|impl_rf|regs[15][12]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal\(0) & ( 
-- \recop|impl_datapath|impl_ir|rx_signal\(1) & ( \recop|impl_datapath|impl_rf|regs[14][12]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rx_signal\(0) & ( !\recop|impl_datapath|impl_ir|rx_signal\(1) & ( \recop|impl_datapath|impl_rf|regs[13][12]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rx_signal\(0) & ( !\recop|impl_datapath|impl_ir|rx_signal\(1) & ( \recop|impl_datapath|impl_rf|regs[12][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][12]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][12]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][12]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][12]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	combout => \recop|impl_datapath|impl_rf|Mux35~3_combout\);

-- Location: LABCELL_X50_Y22_N12
\recop|impl_datapath|impl_rf|Mux35~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux35~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux35~0_combout\ & ( \recop|impl_datapath|impl_rf|Mux35~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & 
-- (((!\recop|impl_datapath|impl_ir|rx_signal\(2)) # (\recop|impl_datapath|impl_rf|Mux35~1_combout\)))) # (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_ir|rx_signal\(2))) # 
-- (\recop|impl_datapath|impl_rf|Mux35~2_combout\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux35~0_combout\ & ( \recop|impl_datapath|impl_rf|Mux35~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_rf|Mux35~1_combout\ & \recop|impl_datapath|impl_ir|rx_signal\(2))))) # (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_ir|rx_signal\(2))) # 
-- (\recop|impl_datapath|impl_rf|Mux35~2_combout\))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux35~0_combout\ & ( !\recop|impl_datapath|impl_rf|Mux35~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & 
-- (((!\recop|impl_datapath|impl_ir|rx_signal\(2)) # (\recop|impl_datapath|impl_rf|Mux35~1_combout\)))) # (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux35~2_combout\ & 
-- ((!\recop|impl_datapath|impl_ir|rx_signal\(2))))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux35~0_combout\ & ( !\recop|impl_datapath|impl_rf|Mux35~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_rf|Mux35~1_combout\ & \recop|impl_datapath|impl_ir|rx_signal\(2))))) # (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux35~2_combout\ & 
-- ((!\recop|impl_datapath|impl_ir|rx_signal\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux35~2_combout\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux35~1_combout\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[3]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(2),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux35~0_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux35~3_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux35~4_combout\);

-- Location: LABCELL_X50_Y24_N3
\recop|impl_datapath|data_mem_in_data[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_data[12]~12_combout\ = ( \recop|impl_datapath|impl_ir|operand_signal\(12) & ( \recop|impl_control_unit|dm_sel_in_signal\(1) & ( (\recop|impl_datapath|impl_rf|Mux35~4_combout\ & 
-- !\recop|impl_control_unit|dm_sel_in_signal\(0)) ) ) ) # ( !\recop|impl_datapath|impl_ir|operand_signal\(12) & ( \recop|impl_control_unit|dm_sel_in_signal\(1) & ( (\recop|impl_datapath|impl_rf|Mux35~4_combout\ & 
-- !\recop|impl_control_unit|dm_sel_in_signal\(0)) ) ) ) # ( \recop|impl_datapath|impl_ir|operand_signal\(12) & ( !\recop|impl_control_unit|dm_sel_in_signal\(1) & ( (!\recop|impl_control_unit|dm_sel_in_signal\(0)) # 
-- (\recop|impl_datapath|impl_pc|pc_out_signal\(12)) ) ) ) # ( !\recop|impl_datapath|impl_ir|operand_signal\(12) & ( !\recop|impl_control_unit|dm_sel_in_signal\(1) & ( (\recop|impl_datapath|impl_pc|pc_out_signal\(12) & 
-- \recop|impl_control_unit|dm_sel_in_signal\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux35~4_combout\,
	datab => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(12),
	datac => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(0),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(12),
	dataf => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(1),
	combout => \recop|impl_datapath|data_mem_in_data[12]~12_combout\);

-- Location: LABCELL_X50_Y24_N15
\recop|impl_datapath|impl_rf|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux2~0_combout\ = ( \recop|impl_datapath|impl_ir|operand_signal\(13) & ( \recop|impl_datapath|impl_alu|result\(13) & ( ((\recop|impl_datapath|impl_rf|Mux7~0_combout\ & 
-- \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(13))) # (\recop|impl_datapath|impl_rf|Mux7~1_combout\) ) ) ) # ( !\recop|impl_datapath|impl_ir|operand_signal\(13) & ( \recop|impl_datapath|impl_alu|result\(13) & ( 
-- (!\recop|impl_datapath|impl_rf|Mux7~0_combout\ & (\recop|impl_datapath|impl_rf|Mux7~1_combout\)) # (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & (!\recop|impl_datapath|impl_rf|Mux7~1_combout\ & 
-- \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(13))) ) ) ) # ( \recop|impl_datapath|impl_ir|operand_signal\(13) & ( !\recop|impl_datapath|impl_alu|result\(13) & ( (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & 
-- ((\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(13)) # (\recop|impl_datapath|impl_rf|Mux7~1_combout\))) ) ) ) # ( !\recop|impl_datapath|impl_ir|operand_signal\(13) & ( !\recop|impl_datapath|impl_alu|result\(13) & ( 
-- (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & (!\recop|impl_datapath|impl_rf|Mux7~1_combout\ & \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000001010101010100001010010110100000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~0_combout\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~1_combout\,
	datad => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(13),
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_result\(13),
	combout => \recop|impl_datapath|impl_rf|Mux2~0_combout\);

-- Location: FF_X51_Y23_N59
\recop|impl_datapath|impl_rf|regs[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux2~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[15][3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[15][13]~q\);

-- Location: FF_X50_Y22_N56
\recop|impl_datapath|impl_rf|regs[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux2~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[3][3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[3][13]~q\);

-- Location: FF_X50_Y23_N56
\recop|impl_datapath|impl_rf|regs[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux2~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[11][3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[11][13]~q\);

-- Location: FF_X50_Y24_N44
\recop|impl_datapath|impl_rf|regs[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux2~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[7][13]~q\);

-- Location: LABCELL_X50_Y23_N57
\recop|impl_datapath|impl_rf|Mux34~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux34~3_combout\ = ( \recop|impl_datapath|impl_rf|regs[7][13]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_rf|regs[15][13]~q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[7][13]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & 
-- \recop|impl_datapath|impl_rf|regs[15][13]~q\) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[7][13]~q\ & ( !\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[3][13]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[11][13]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[7][13]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[3][13]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|regs[11][13]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[3]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][13]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][13]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][13]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][13]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[2]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux34~3_combout\);

-- Location: FF_X56_Y24_N23
\recop|impl_datapath|impl_rf|regs[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux2~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[6][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[6][13]~q\);

-- Location: FF_X56_Y24_N17
\recop|impl_datapath|impl_rf|regs[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux2~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[14][3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[14][13]~q\);

-- Location: LABCELL_X55_Y24_N39
\recop|impl_datapath|impl_rf|regs[2][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[2][13]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux2~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[2][13]~feeder_combout\);

-- Location: FF_X55_Y24_N41
\recop|impl_datapath|impl_rf|regs[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[2][13]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[2][3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[2][13]~q\);

-- Location: FF_X56_Y24_N47
\recop|impl_datapath|impl_rf|regs[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux2~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[10][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[10][13]~q\);

-- Location: LABCELL_X56_Y24_N12
\recop|impl_datapath|impl_rf|Mux34~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux34~2_combout\ = ( \recop|impl_datapath|impl_rf|regs[10][13]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3) & (\recop|impl_datapath|impl_rf|regs[6][13]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[14][13]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[10][13]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(3) & (\recop|impl_datapath|impl_rf|regs[6][13]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[14][13]~q\))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[10][13]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_ir|rx_signal\(3)) # (\recop|impl_datapath|impl_rf|regs[2][13]~q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[10][13]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_rf|regs[2][13]~q\ & !\recop|impl_datapath|impl_ir|rx_signal\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][13]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][13]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][13]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][13]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[2]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux34~2_combout\);

-- Location: FF_X55_Y20_N8
\recop|impl_datapath|impl_rf|regs[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux2~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[12][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[12][13]~q\);

-- Location: LABCELL_X56_Y20_N54
\recop|impl_datapath|impl_rf|regs~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs~28_combout\ = ( \recop|impl_datapath|impl_rf|Mux2~0_combout\ & ( \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux2~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs~28_combout\);

-- Location: FF_X56_Y20_N56
\recop|impl_datapath|impl_rf|regs[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs~28_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[0][13]~q\);

-- Location: FF_X55_Y20_N50
\recop|impl_datapath|impl_rf|regs[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux2~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[4][3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[4][13]~q\);

-- Location: LABCELL_X55_Y19_N36
\recop|impl_datapath|impl_rf|regs[8][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[8][13]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux2~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux2~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[8][13]~feeder_combout\);

-- Location: FF_X55_Y19_N37
\recop|impl_datapath|impl_rf|regs[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[8][13]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[8][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[8][13]~q\);

-- Location: LABCELL_X55_Y20_N9
\recop|impl_datapath|impl_rf|Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux34~0_combout\ = ( \recop|impl_datapath|impl_ir|rx_signal\(3) & ( \recop|impl_datapath|impl_rf|regs[8][13]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\) # (\recop|impl_datapath|impl_rf|regs[12][13]~q\) ) ) 
-- ) # ( !\recop|impl_datapath|impl_ir|rx_signal\(3) & ( \recop|impl_datapath|impl_rf|regs[8][13]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[0][13]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[4][13]~q\))) ) ) ) # ( \recop|impl_datapath|impl_ir|rx_signal\(3) & ( !\recop|impl_datapath|impl_rf|regs[8][13]~q\ & ( 
-- (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & \recop|impl_datapath|impl_rf|regs[12][13]~q\) ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal\(3) & ( !\recop|impl_datapath|impl_rf|regs[8][13]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[0][13]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[4][13]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000100010001000100001010010111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[2]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][13]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][13]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][13]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][13]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux34~0_combout\);

-- Location: FF_X56_Y23_N26
\recop|impl_datapath|impl_rf|regs[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux2~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[1][13]~q\);

-- Location: FF_X56_Y23_N59
\recop|impl_datapath|impl_rf|regs[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux2~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[13][3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[13][13]~q\);

-- Location: FF_X50_Y23_N38
\recop|impl_datapath|impl_rf|regs[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux2~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[5][3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[5][13]~q\);

-- Location: FF_X50_Y20_N19
\recop|impl_datapath|impl_rf|regs[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux2~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[9][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[9][13]~q\);

-- Location: LABCELL_X56_Y23_N42
\recop|impl_datapath|impl_rf|Mux34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux34~1_combout\ = ( \recop|impl_datapath|impl_rf|regs[5][13]~q\ & ( \recop|impl_datapath|impl_rf|regs[9][13]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(2) & (((\recop|impl_datapath|impl_rf|regs[1][13]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(3)))) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & ((!\recop|impl_datapath|impl_ir|rx_signal\(3)) # ((\recop|impl_datapath|impl_rf|regs[13][13]~q\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[5][13]~q\ & ( 
-- \recop|impl_datapath|impl_rf|regs[9][13]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(2) & (((\recop|impl_datapath|impl_rf|regs[1][13]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal\(3)))) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & 
-- (\recop|impl_datapath|impl_ir|rx_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[13][13]~q\)))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[5][13]~q\ & ( !\recop|impl_datapath|impl_rf|regs[9][13]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(2) & 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(3) & (\recop|impl_datapath|impl_rf|regs[1][13]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & ((!\recop|impl_datapath|impl_ir|rx_signal\(3)) # ((\recop|impl_datapath|impl_rf|regs[13][13]~q\)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[5][13]~q\ & ( !\recop|impl_datapath|impl_rf|regs[9][13]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(2) & (!\recop|impl_datapath|impl_ir|rx_signal\(3) & (\recop|impl_datapath|impl_rf|regs[1][13]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(2) & (\recop|impl_datapath|impl_ir|rx_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[13][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(2),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][13]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][13]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][13]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][13]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux34~1_combout\);

-- Location: LABCELL_X51_Y23_N12
\recop|impl_datapath|impl_rf|Mux34~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux34~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux34~0_combout\ & ( \recop|impl_datapath|impl_rf|Mux34~1_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1)) # ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- ((\recop|impl_datapath|impl_rf|Mux34~2_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|Mux34~3_combout\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux34~0_combout\ & ( \recop|impl_datapath|impl_rf|Mux34~1_combout\ 
-- & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & (((\recop|impl_datapath|impl_ir|rx_signal\(0))))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|Mux34~2_combout\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|Mux34~3_combout\)))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux34~0_combout\ & ( !\recop|impl_datapath|impl_rf|Mux34~1_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & 
-- (((!\recop|impl_datapath|impl_ir|rx_signal\(0))))) # (\recop|impl_datapath|impl_ir|rx_signal\(1) & ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|Mux34~2_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- (\recop|impl_datapath|impl_rf|Mux34~3_combout\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux34~0_combout\ & ( !\recop|impl_datapath|impl_rf|Mux34~1_combout\ & ( (\recop|impl_datapath|impl_ir|rx_signal\(1) & ((!\recop|impl_datapath|impl_ir|rx_signal\(0) 
-- & ((\recop|impl_datapath|impl_rf|Mux34~2_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|Mux34~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux34~3_combout\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux34~2_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux34~0_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux34~1_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux34~4_combout\);

-- Location: LABCELL_X50_Y23_N15
\recop|impl_datapath|impl_alu|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux2~0_combout\ = ( \recop|impl_datapath|impl_rf|Mux34~4_combout\ & ( (!\recop|impl_control_unit|alu_sel_op1_signal\(0)) # (\recop|impl_datapath|impl_ir|operand_signal[13]~DUPLICATE_q\) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux34~4_combout\ & ( (\recop|impl_datapath|impl_ir|operand_signal[13]~DUPLICATE_q\ & \recop|impl_control_unit|alu_sel_op1_signal\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal[13]~DUPLICATE_q\,
	datad => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(0),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux34~4_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux2~0_combout\);

-- Location: LABCELL_X50_Y23_N27
\recop|impl_datapath|impl_rf|Mux50~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux50~1_combout\ = ( \recop|impl_datapath|impl_rf|regs[13][13]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(2) & ( (\recop|impl_datapath|impl_rf|regs[5][13]~q\) # (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\) ) ) 
-- ) # ( !\recop|impl_datapath|impl_rf|regs[13][13]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(2) & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & \recop|impl_datapath|impl_rf|regs[5][13]~q\) ) ) ) # ( 
-- \recop|impl_datapath|impl_rf|regs[13][13]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal\(2) & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[1][13]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[9][13]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[13][13]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal\(2) & ( 
-- (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[1][13]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[9][13]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][13]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][13]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][13]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][13]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(2),
	combout => \recop|impl_datapath|impl_rf|Mux50~1_combout\);

-- Location: LABCELL_X50_Y23_N39
\recop|impl_datapath|impl_rf|Mux50~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux50~3_combout\ = ( \recop|impl_datapath|impl_rf|regs[11][13]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(2) & ( (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[7][13]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[15][13]~q\)) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[11][13]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(2) & ( 
-- (!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[7][13]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[15][13]~q\)) ) ) ) # ( 
-- \recop|impl_datapath|impl_rf|regs[11][13]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal\(2) & ( (\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\) # (\recop|impl_datapath|impl_rf|regs[3][13]~q\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[11][13]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal\(2) & ( (\recop|impl_datapath|impl_rf|regs[3][13]~q\ & !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][13]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][13]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][13]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][13]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(2),
	combout => \recop|impl_datapath|impl_rf|Mux50~3_combout\);

-- Location: LABCELL_X55_Y20_N51
\recop|impl_datapath|impl_rf|Mux50~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux50~0_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[8][13]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_rf|regs[12][13]~q\) ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[8][13]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[0][13]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[4][13]~q\))) ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[8][13]~q\ & ( (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & \recop|impl_datapath|impl_rf|regs[12][13]~q\) ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[8][13]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[0][13]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|regs[4][13]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000001010000010100100010011101111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][13]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][13]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][13]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][13]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux50~0_combout\);

-- Location: LABCELL_X56_Y24_N18
\recop|impl_datapath|impl_rf|Mux50~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux50~2_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[14][13]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[10][13]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[6][13]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( 
-- \recop|impl_datapath|impl_rf|regs[2][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][13]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][13]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][13]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][13]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux50~2_combout\);

-- Location: LABCELL_X50_Y23_N30
\recop|impl_datapath|impl_rf|Mux50~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux50~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux50~0_combout\ & ( \recop|impl_datapath|impl_rf|Mux50~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(0)) # ((!\recop|impl_datapath|impl_ir|rz_signal\(1) & 
-- (\recop|impl_datapath|impl_rf|Mux50~1_combout\)) # (\recop|impl_datapath|impl_ir|rz_signal\(1) & ((\recop|impl_datapath|impl_rf|Mux50~3_combout\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux50~0_combout\ & ( \recop|impl_datapath|impl_rf|Mux50~2_combout\ 
-- & ( (!\recop|impl_datapath|impl_ir|rz_signal\(1) & (\recop|impl_datapath|impl_ir|rz_signal\(0) & (\recop|impl_datapath|impl_rf|Mux50~1_combout\))) # (\recop|impl_datapath|impl_ir|rz_signal\(1) & ((!\recop|impl_datapath|impl_ir|rz_signal\(0)) # 
-- ((\recop|impl_datapath|impl_rf|Mux50~3_combout\)))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux50~0_combout\ & ( !\recop|impl_datapath|impl_rf|Mux50~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(1) & 
-- ((!\recop|impl_datapath|impl_ir|rz_signal\(0)) # ((\recop|impl_datapath|impl_rf|Mux50~1_combout\)))) # (\recop|impl_datapath|impl_ir|rz_signal\(1) & (\recop|impl_datapath|impl_ir|rz_signal\(0) & ((\recop|impl_datapath|impl_rf|Mux50~3_combout\)))) ) ) ) # 
-- ( !\recop|impl_datapath|impl_rf|Mux50~0_combout\ & ( !\recop|impl_datapath|impl_rf|Mux50~2_combout\ & ( (\recop|impl_datapath|impl_ir|rz_signal\(0) & ((!\recop|impl_datapath|impl_ir|rz_signal\(1) & (\recop|impl_datapath|impl_rf|Mux50~1_combout\)) # 
-- (\recop|impl_datapath|impl_ir|rz_signal\(1) & ((\recop|impl_datapath|impl_rf|Mux50~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(1),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux50~1_combout\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux50~3_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux50~0_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux50~2_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux50~4_combout\);

-- Location: LABCELL_X51_Y23_N51
\recop|impl_datapath|impl_alu|operand_2[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|operand_2[13]~13_combout\ = ( \recop|impl_datapath|impl_rf|Mux50~4_combout\ & ( (\recop|impl_control_unit|alu_sel_op2_signal~q\) # (\recop|impl_datapath|impl_rf|Mux34~4_combout\) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux50~4_combout\ & ( (\recop|impl_datapath|impl_rf|Mux34~4_combout\ & !\recop|impl_control_unit|alu_sel_op2_signal~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux34~4_combout\,
	datad => \recop|impl_control_unit|ALT_INV_alu_sel_op2_signal~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux50~4_combout\,
	combout => \recop|impl_datapath|impl_alu|operand_2[13]~13_combout\);

-- Location: MLABCELL_X52_Y23_N42
\recop|impl_datapath|impl_alu|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Add0~57_sumout\ = SUM(( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux2~0_combout\) # (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( 
-- \recop|impl_datapath|impl_alu|operand_2[13]~13_combout\ ) + ( \recop|impl_datapath|impl_alu|Add0~54\ ))
-- \recop|impl_datapath|impl_alu|Add0~58\ = CARRY(( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux2~0_combout\) # (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( 
-- \recop|impl_datapath|impl_alu|operand_2[13]~13_combout\ ) + ( \recop|impl_datapath|impl_alu|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datac => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(0),
	datad => \recop|impl_datapath|impl_alu|ALT_INV_Mux2~0_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[13]~13_combout\,
	cin => \recop|impl_datapath|impl_alu|Add0~54\,
	sumout => \recop|impl_datapath|impl_alu|Add0~57_sumout\,
	cout => \recop|impl_datapath|impl_alu|Add0~58\);

-- Location: LABCELL_X51_Y23_N33
\recop|impl_datapath|impl_alu|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux29~0_combout\ = ( \recop|impl_datapath|impl_alu|Mux2~0_combout\ & ( \recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( (!\recop|impl_datapath|impl_alu|Mux27~0_combout\ & (((!\recop|impl_control_unit|alu_sel_op1_signal\(1) 
-- & \recop|impl_datapath|impl_alu|operand_2[13]~13_combout\)))) # (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & (\recop|impl_datapath|impl_alu|Add0~57_sumout\)) ) ) ) # ( !\recop|impl_datapath|impl_alu|Mux2~0_combout\ & ( 
-- \recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & \recop|impl_datapath|impl_alu|Add0~57_sumout\) ) ) ) # ( \recop|impl_datapath|impl_alu|Mux2~0_combout\ & ( !\recop|impl_datapath|impl_alu|Mux27~1_combout\ 
-- & ( (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & ((!\recop|impl_control_unit|alu_sel_op1_signal\(1)) # (\recop|impl_datapath|impl_alu|operand_2[13]~13_combout\))) ) ) ) # ( !\recop|impl_datapath|impl_alu|Mux2~0_combout\ & ( 
-- !\recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & \recop|impl_datapath|impl_alu|operand_2[13]~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101010100000101010100010001000100010001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~0_combout\,
	datab => \recop|impl_datapath|impl_alu|ALT_INV_Add0~57_sumout\,
	datac => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datad => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[13]~13_combout\,
	datae => \recop|impl_datapath|impl_alu|ALT_INV_Mux2~0_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~1_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux29~0_combout\);

-- Location: LABCELL_X51_Y23_N39
\recop|impl_datapath|impl_alu|result[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|result\(13) = ( \recop|impl_datapath|impl_alu|Mux29~0_combout\ & ( (!\recop|impl_datapath|impl_alu|Mux32~0_combout\) # (\recop|impl_datapath|impl_alu|result\(13)) ) ) # ( !\recop|impl_datapath|impl_alu|Mux29~0_combout\ & ( 
-- (\recop|impl_datapath|impl_alu|result\(13) & \recop|impl_datapath|impl_alu|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_alu|ALT_INV_result\(13),
	datad => \recop|impl_datapath|impl_alu|ALT_INV_Mux32~0_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Mux29~0_combout\,
	combout => \recop|impl_datapath|impl_alu|result\(13));

-- Location: MLABCELL_X52_Y20_N39
\recop|impl_datapath|impl_rf|regs[12][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[12][14]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux1~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[12][14]~feeder_combout\);

-- Location: FF_X52_Y20_N41
\recop|impl_datapath|impl_rf|regs[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[12][14]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[12][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[12][14]~q\);

-- Location: FF_X52_Y24_N14
\recop|impl_datapath|impl_rf|regs[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux1~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[14][3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[14][14]~q\);

-- Location: FF_X51_Y24_N38
\recop|impl_datapath|impl_rf|regs[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux1~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[15][3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[15][14]~q\);

-- Location: MLABCELL_X52_Y24_N33
\recop|impl_datapath|impl_rf|Mux49~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux49~3_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[15][14]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[13][14]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[14][14]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( 
-- \recop|impl_datapath|impl_rf|regs[12][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][14]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][14]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][14]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][14]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux49~3_combout\);

-- Location: FF_X52_Y24_N44
\recop|impl_datapath|impl_rf|regs[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux1~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[1][14]~q\);

-- Location: LABCELL_X50_Y24_N57
\recop|impl_datapath|impl_rf|regs~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs~29_combout\ = ( \recop|impl_datapath|impl_rf|Mux1~0_combout\ & ( \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux1~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs~29_combout\);

-- Location: FF_X50_Y24_N59
\recop|impl_datapath|impl_rf|regs[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs~29_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[0][14]~q\);

-- Location: FF_X52_Y21_N37
\recop|impl_datapath|impl_rf|regs[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux1~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[2][3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[2][14]~q\);

-- Location: FF_X52_Y21_N56
\recop|impl_datapath|impl_rf|regs[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux1~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[3][3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[3][14]~q\);

-- Location: MLABCELL_X52_Y24_N21
\recop|impl_datapath|impl_rf|Mux49~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux49~0_combout\ = ( \recop|impl_datapath|impl_rf|regs[3][14]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_rf|regs[1][14]~q\) # 
-- (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[3][14]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & 
-- \recop|impl_datapath|impl_rf|regs[1][14]~q\) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[3][14]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[0][14]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[2][14]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[3][14]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[0][14]~q\)) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|regs[2][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][14]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][14]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][14]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][14]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux49~0_combout\);

-- Location: FF_X53_Y23_N8
\recop|impl_datapath|impl_rf|regs[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux1~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[7][14]~q\);

-- Location: FF_X51_Y22_N26
\recop|impl_datapath|impl_rf|regs[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux1~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[5][3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[5][14]~q\);

-- Location: FF_X50_Y21_N8
\recop|impl_datapath|impl_rf|regs[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux1~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[4][3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[4][14]~q\);

-- Location: FF_X50_Y21_N2
\recop|impl_datapath|impl_rf|regs[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux1~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[6][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[6][14]~q\);

-- Location: LABCELL_X51_Y22_N6
\recop|impl_datapath|impl_rf|Mux49~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux49~1_combout\ = ( \recop|impl_datapath|impl_rf|regs[6][14]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(1) & ((\recop|impl_datapath|impl_rf|regs[5][14]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rz_signal\(1) & (\recop|impl_datapath|impl_rf|regs[7][14]~q\)) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[6][14]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(1) 
-- & ((\recop|impl_datapath|impl_rf|regs[5][14]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal\(1) & (\recop|impl_datapath|impl_rf|regs[7][14]~q\)) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[6][14]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_rf|regs[4][14]~q\) # (\recop|impl_datapath|impl_ir|rz_signal\(1)) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[6][14]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal\(1) & \recop|impl_datapath|impl_rf|regs[4][14]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][14]~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(1),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][14]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][14]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][14]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux49~1_combout\);

-- Location: FF_X53_Y20_N32
\recop|impl_datapath|impl_rf|regs[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux1~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[8][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[8][14]~q\);

-- Location: LABCELL_X50_Y20_N12
\recop|impl_datapath|impl_rf|regs[11][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[11][14]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux1~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[11][14]~feeder_combout\);

-- Location: FF_X50_Y20_N14
\recop|impl_datapath|impl_rf|regs[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[11][14]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[11][3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[11][14]~q\);

-- Location: FF_X50_Y20_N5
\recop|impl_datapath|impl_rf|regs[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux1~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[9][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[9][14]~q\);

-- Location: LABCELL_X53_Y20_N9
\recop|impl_datapath|impl_rf|regs[10][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[10][14]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux1~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[10][14]~feeder_combout\);

-- Location: FF_X53_Y20_N11
\recop|impl_datapath|impl_rf|regs[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[10][14]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[10][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[10][14]~q\);

-- Location: MLABCELL_X52_Y20_N9
\recop|impl_datapath|impl_rf|Mux49~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux49~2_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[11][14]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[9][14]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[10][14]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_ir|rz_signal\(0) & ( \recop|impl_datapath|impl_rf|regs[8][14]~q\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][14]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][14]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][14]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][14]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal\(0),
	combout => \recop|impl_datapath|impl_rf|Mux49~2_combout\);

-- Location: MLABCELL_X52_Y24_N6
\recop|impl_datapath|impl_rf|Mux49~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux49~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux49~1_combout\ & ( \recop|impl_datapath|impl_rf|Mux49~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\) # (\recop|impl_datapath|impl_rf|Mux49~0_combout\)))) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\)) # 
-- (\recop|impl_datapath|impl_rf|Mux49~3_combout\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux49~1_combout\ & ( \recop|impl_datapath|impl_rf|Mux49~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\) # (\recop|impl_datapath|impl_rf|Mux49~0_combout\)))) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux49~3_combout\ & 
-- ((\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\)))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux49~1_combout\ & ( !\recop|impl_datapath|impl_rf|Mux49~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_rf|Mux49~0_combout\ & !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\)))) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\)) # 
-- (\recop|impl_datapath|impl_rf|Mux49~3_combout\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux49~1_combout\ & ( !\recop|impl_datapath|impl_rf|Mux49~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_rf|Mux49~0_combout\ & !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\)))) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux49~3_combout\ & 
-- ((\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux49~3_combout\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux49~0_combout\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux49~1_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux49~2_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux49~4_combout\);

-- Location: LABCELL_X51_Y24_N39
\recop|impl_datapath|impl_alu|operand_2[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|operand_2[14]~14_combout\ = ( \recop|impl_datapath|impl_rf|Mux49~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux33~4_combout\ ) ) # ( !\recop|impl_datapath|impl_rf|Mux49~4_combout\ & ( 
-- \recop|impl_datapath|impl_rf|Mux33~4_combout\ & ( !\recop|impl_control_unit|alu_sel_op2_signal~q\ ) ) ) # ( \recop|impl_datapath|impl_rf|Mux49~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux33~4_combout\ & ( \recop|impl_control_unit|alu_sel_op2_signal~q\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_alu_sel_op2_signal~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux49~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux33~4_combout\,
	combout => \recop|impl_datapath|impl_alu|operand_2[14]~14_combout\);

-- Location: LABCELL_X51_Y24_N15
\recop|impl_datapath|impl_alu|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux1~0_combout\ = ( \recop|impl_datapath|impl_rf|Mux33~4_combout\ & ( (!\recop|impl_control_unit|alu_sel_op1_signal\(0)) # (\recop|impl_datapath|impl_ir|operand_signal\(14)) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux33~4_combout\ & ( (\recop|impl_datapath|impl_ir|operand_signal\(14) & \recop|impl_control_unit|alu_sel_op1_signal\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(14),
	datad => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(0),
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux33~4_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux1~0_combout\);

-- Location: MLABCELL_X52_Y23_N45
\recop|impl_datapath|impl_alu|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Add0~61_sumout\ = SUM(( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux1~0_combout\) # (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( 
-- \recop|impl_datapath|impl_alu|operand_2[14]~14_combout\ ) + ( \recop|impl_datapath|impl_alu|Add0~58\ ))
-- \recop|impl_datapath|impl_alu|Add0~62\ = CARRY(( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux1~0_combout\) # (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( 
-- \recop|impl_datapath|impl_alu|operand_2[14]~14_combout\ ) + ( \recop|impl_datapath|impl_alu|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datab => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(0),
	datac => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[14]~14_combout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_Mux1~0_combout\,
	cin => \recop|impl_datapath|impl_alu|Add0~58\,
	sumout => \recop|impl_datapath|impl_alu|Add0~61_sumout\,
	cout => \recop|impl_datapath|impl_alu|Add0~62\);

-- Location: MLABCELL_X52_Y24_N24
\recop|impl_datapath|impl_alu|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux30~0_combout\ = ( \recop|impl_datapath|impl_alu|Mux1~0_combout\ & ( \recop|impl_datapath|impl_alu|Add0~61_sumout\ & ( (!\recop|impl_datapath|impl_alu|Mux27~1_combout\ & (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & 
-- ((!\recop|impl_control_unit|alu_sel_op1_signal\(1)) # (\recop|impl_datapath|impl_alu|operand_2[14]~14_combout\)))) # (\recop|impl_datapath|impl_alu|Mux27~1_combout\ & (((!\recop|impl_control_unit|alu_sel_op1_signal\(1) & 
-- \recop|impl_datapath|impl_alu|operand_2[14]~14_combout\)) # (\recop|impl_datapath|impl_alu|Mux27~0_combout\))) ) ) ) # ( !\recop|impl_datapath|impl_alu|Mux1~0_combout\ & ( \recop|impl_datapath|impl_alu|Add0~61_sumout\ & ( 
-- (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & ((\recop|impl_datapath|impl_alu|operand_2[14]~14_combout\) # (\recop|impl_datapath|impl_alu|Mux27~1_combout\))) ) ) ) # ( \recop|impl_datapath|impl_alu|Mux1~0_combout\ & ( 
-- !\recop|impl_datapath|impl_alu|Add0~61_sumout\ & ( (!\recop|impl_datapath|impl_alu|Mux27~1_combout\ & (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & ((!\recop|impl_control_unit|alu_sel_op1_signal\(1)) # 
-- (\recop|impl_datapath|impl_alu|operand_2[14]~14_combout\)))) # (\recop|impl_datapath|impl_alu|Mux27~1_combout\ & (!\recop|impl_control_unit|alu_sel_op1_signal\(1) & (\recop|impl_datapath|impl_alu|operand_2[14]~14_combout\ & 
-- !\recop|impl_datapath|impl_alu|Mux27~0_combout\))) ) ) ) # ( !\recop|impl_datapath|impl_alu|Mux1~0_combout\ & ( !\recop|impl_datapath|impl_alu|Add0~61_sumout\ & ( (!\recop|impl_datapath|impl_alu|Mux27~1_combout\ & 
-- (\recop|impl_datapath|impl_alu|operand_2[14]~14_combout\ & \recop|impl_datapath|impl_alu|Mux27~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000001001000101000000000010111110000010011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~1_combout\,
	datab => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datac => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[14]~14_combout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~0_combout\,
	datae => \recop|impl_datapath|impl_alu|ALT_INV_Mux1~0_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Add0~61_sumout\,
	combout => \recop|impl_datapath|impl_alu|Mux30~0_combout\);

-- Location: MLABCELL_X52_Y24_N54
\recop|impl_datapath|impl_alu|result[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|result\(14) = ( \recop|impl_datapath|impl_alu|result\(14) & ( \recop|impl_datapath|impl_alu|Mux30~0_combout\ ) ) # ( !\recop|impl_datapath|impl_alu|result\(14) & ( \recop|impl_datapath|impl_alu|Mux30~0_combout\ & ( 
-- !\recop|impl_datapath|impl_alu|Mux32~0_combout\ ) ) ) # ( \recop|impl_datapath|impl_alu|result\(14) & ( !\recop|impl_datapath|impl_alu|Mux30~0_combout\ & ( \recop|impl_datapath|impl_alu|Mux32~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_alu|ALT_INV_Mux32~0_combout\,
	datae => \recop|impl_datapath|impl_alu|ALT_INV_result\(14),
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Mux30~0_combout\,
	combout => \recop|impl_datapath|impl_alu|result\(14));

-- Location: FF_X48_Y21_N2
\recop|impl_datapath|fetch_inst_2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sclr => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_3~q\,
	sload => VCC,
	ena => \recop|impl_datapath|fetch_inst_2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_2\(15));

-- Location: LABCELL_X50_Y24_N36
\recop|impl_datapath|impl_ir|operand_signal[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_ir|operand_signal[15]~feeder_combout\ = ( \recop|impl_datapath|fetch_inst_2\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|ALT_INV_fetch_inst_2\(15),
	combout => \recop|impl_datapath|impl_ir|operand_signal[15]~feeder_combout\);

-- Location: FF_X50_Y24_N38
\recop|impl_datapath|impl_ir|operand_signal[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_ir|operand_signal[15]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|operand_signal\(15));

-- Location: LABCELL_X57_Y23_N51
\recop|impl_datapath|impl_rf|regs[3][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[3][15]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux0~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[3][15]~feeder_combout\);

-- Location: FF_X57_Y23_N53
\recop|impl_datapath|impl_rf|regs[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[3][15]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[3][3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[3][15]~q\);

-- Location: FF_X57_Y23_N35
\recop|impl_datapath|impl_rf|regs[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux0~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[7][15]~q\);

-- Location: FF_X53_Y23_N56
\recop|impl_datapath|impl_rf|regs[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux0~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[15][3]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[15][15]~q\);

-- Location: LABCELL_X57_Y23_N6
\recop|impl_datapath|impl_rf|regs[11][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[11][15]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux0~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[11][15]~feeder_combout\);

-- Location: FF_X57_Y23_N8
\recop|impl_datapath|impl_rf|regs[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[11][15]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[11][3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[11][15]~q\);

-- Location: LABCELL_X57_Y23_N18
\recop|impl_datapath|impl_rf|Mux32~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux32~3_combout\ = ( \recop|impl_datapath|impl_rf|regs[15][15]~q\ & ( \recop|impl_datapath|impl_rf|regs[11][15]~q\ & ( ((!\recop|impl_datapath|impl_ir|rx_signal\(2) & (\recop|impl_datapath|impl_rf|regs[3][15]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(2) & ((\recop|impl_datapath|impl_rf|regs[7][15]~q\)))) # (\recop|impl_datapath|impl_ir|rx_signal\(3)) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[15][15]~q\ & ( \recop|impl_datapath|impl_rf|regs[11][15]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(2) & (((\recop|impl_datapath|impl_ir|rx_signal\(3))) # (\recop|impl_datapath|impl_rf|regs[3][15]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & (((\recop|impl_datapath|impl_rf|regs[7][15]~q\ & 
-- !\recop|impl_datapath|impl_ir|rx_signal\(3))))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[15][15]~q\ & ( !\recop|impl_datapath|impl_rf|regs[11][15]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(2) & (\recop|impl_datapath|impl_rf|regs[3][15]~q\ & 
-- ((!\recop|impl_datapath|impl_ir|rx_signal\(3))))) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & (((\recop|impl_datapath|impl_ir|rx_signal\(3)) # (\recop|impl_datapath|impl_rf|regs[7][15]~q\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[15][15]~q\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[11][15]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3) & ((!\recop|impl_datapath|impl_ir|rx_signal\(2) & (\recop|impl_datapath|impl_rf|regs[3][15]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal\(2) & 
-- ((\recop|impl_datapath|impl_rf|regs[7][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][15]~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(2),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][15]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][15]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][15]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux32~3_combout\);

-- Location: FF_X56_Y23_N20
\recop|impl_datapath|impl_rf|regs[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux0~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[13][3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[13][15]~q\);

-- Location: FF_X56_Y23_N14
\recop|impl_datapath|impl_rf|regs[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux0~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[5][3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[5][15]~q\);

-- Location: FF_X56_Y23_N47
\recop|impl_datapath|impl_rf|regs[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux0~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[1][3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[1][15]~q\);

-- Location: LABCELL_X57_Y22_N0
\recop|impl_datapath|impl_rf|regs[9][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs[9][15]~feeder_combout\ = ( \recop|impl_datapath|impl_rf|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux0~0_combout\,
	combout => \recop|impl_datapath|impl_rf|regs[9][15]~feeder_combout\);

-- Location: FF_X57_Y22_N2
\recop|impl_datapath|impl_rf|regs[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs[9][15]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|regs[9][3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[9][15]~q\);

-- Location: LABCELL_X56_Y23_N30
\recop|impl_datapath|impl_rf|Mux32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux32~1_combout\ = ( \recop|impl_datapath|impl_rf|regs[1][15]~q\ & ( \recop|impl_datapath|impl_rf|regs[9][15]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(2)) # ((!\recop|impl_datapath|impl_ir|rx_signal\(3) & 
-- ((\recop|impl_datapath|impl_rf|regs[5][15]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(3) & (\recop|impl_datapath|impl_rf|regs[13][15]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[1][15]~q\ & ( \recop|impl_datapath|impl_rf|regs[9][15]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(3) & (((\recop|impl_datapath|impl_ir|rx_signal\(2) & \recop|impl_datapath|impl_rf|regs[5][15]~q\)))) # (\recop|impl_datapath|impl_ir|rx_signal\(3) & (((!\recop|impl_datapath|impl_ir|rx_signal\(2))) # 
-- (\recop|impl_datapath|impl_rf|regs[13][15]~q\))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[1][15]~q\ & ( !\recop|impl_datapath|impl_rf|regs[9][15]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3) & (((!\recop|impl_datapath|impl_ir|rx_signal\(2)) # 
-- (\recop|impl_datapath|impl_rf|regs[5][15]~q\)))) # (\recop|impl_datapath|impl_ir|rx_signal\(3) & (\recop|impl_datapath|impl_rf|regs[13][15]~q\ & (\recop|impl_datapath|impl_ir|rx_signal\(2)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[1][15]~q\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[9][15]~q\ & ( (\recop|impl_datapath|impl_ir|rx_signal\(2) & ((!\recop|impl_datapath|impl_ir|rx_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[5][15]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(3) & 
-- (\recop|impl_datapath|impl_rf|regs[13][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][15]~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(2),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][15]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][15]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][15]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux32~1_combout\);

-- Location: FF_X55_Y20_N26
\recop|impl_datapath|impl_rf|regs[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux0~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[4][3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[4][15]~q\);

-- Location: FF_X53_Y20_N49
\recop|impl_datapath|impl_rf|regs[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux0~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[8][3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[8][15]~q\);

-- Location: FF_X55_Y20_N56
\recop|impl_datapath|impl_rf|regs[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux0~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[12][3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[12][15]~q\);

-- Location: LABCELL_X55_Y19_N18
\recop|impl_datapath|impl_rf|regs~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|regs~30_combout\ = ( \recop|impl_control_unit|rf_write_signal~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|Mux0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux0~0_combout\,
	dataf => \recop|impl_control_unit|ALT_INV_rf_write_signal~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|regs~30_combout\);

-- Location: FF_X55_Y19_N20
\recop|impl_datapath|impl_rf|regs[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_rf|regs~30_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_rf|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[0][15]~q\);

-- Location: LABCELL_X55_Y20_N30
\recop|impl_datapath|impl_rf|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux32~0_combout\ = ( \recop|impl_datapath|impl_ir|rx_signal\(3) & ( \recop|impl_datapath|impl_ir|rx_signal\(2) & ( \recop|impl_datapath|impl_rf|regs[12][15]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal\(3) & ( 
-- \recop|impl_datapath|impl_ir|rx_signal\(2) & ( \recop|impl_datapath|impl_rf|regs[4][15]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rx_signal\(3) & ( !\recop|impl_datapath|impl_ir|rx_signal\(2) & ( \recop|impl_datapath|impl_rf|regs[8][15]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rx_signal\(3) & ( !\recop|impl_datapath|impl_ir|rx_signal\(2) & ( \recop|impl_datapath|impl_rf|regs[0][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][15]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][15]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][15]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][15]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(2),
	combout => \recop|impl_datapath|impl_rf|Mux32~0_combout\);

-- Location: FF_X56_Y24_N38
\recop|impl_datapath|impl_rf|regs[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux0~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[14][3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[14][15]~q\);

-- Location: FF_X56_Y24_N59
\recop|impl_datapath|impl_rf|regs[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux0~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[6][3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[6][15]~q\);

-- Location: FF_X55_Y24_N26
\recop|impl_datapath|impl_rf|regs[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux0~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[2][3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[2][15]~q\);

-- Location: LABCELL_X56_Y24_N39
\recop|impl_datapath|impl_rf|Mux32~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux32~2_combout\ = ( \recop|impl_datapath|impl_rf|regs[10][15]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[6][15]~q\))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(3) & (\recop|impl_datapath|impl_rf|regs[14][15]~q\)) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[10][15]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(3) & ((\recop|impl_datapath|impl_rf|regs[6][15]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(3) & (\recop|impl_datapath|impl_rf|regs[14][15]~q\)) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[10][15]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_rf|regs[2][15]~q\) # (\recop|impl_datapath|impl_ir|rx_signal\(3)) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[10][15]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(3) & \recop|impl_datapath|impl_rf|regs[2][15]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][15]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][15]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(3),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][15]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][15]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[2]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux32~2_combout\);

-- Location: LABCELL_X56_Y23_N21
\recop|impl_datapath|impl_rf|Mux32~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux32~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux32~0_combout\ & ( \recop|impl_datapath|impl_rf|Mux32~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0)) # ((!\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ 
-- & ((\recop|impl_datapath|impl_rf|Mux32~1_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux32~3_combout\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux32~0_combout\ & ( 
-- \recop|impl_datapath|impl_rf|Mux32~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & (((\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\)))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- ((!\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|Mux32~1_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux32~3_combout\)))) ) ) ) # ( 
-- \recop|impl_datapath|impl_rf|Mux32~0_combout\ & ( !\recop|impl_datapath|impl_rf|Mux32~2_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & (((!\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\)))) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(0) & ((!\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|Mux32~1_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|Mux32~3_combout\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux32~0_combout\ & ( !\recop|impl_datapath|impl_rf|Mux32~2_combout\ & ( (\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- ((!\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|Mux32~1_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux32~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux32~3_combout\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux32~1_combout\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[1]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux32~0_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux32~2_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux32~4_combout\);

-- Location: LABCELL_X50_Y24_N21
\recop|impl_datapath|data_mem_in_data[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_data[15]~15_combout\ = ( \recop|impl_datapath|impl_rf|Mux32~4_combout\ & ( \recop|impl_control_unit|dm_sel_in_signal\(1) & ( !\recop|impl_control_unit|dm_sel_in_signal\(0) ) ) ) # ( 
-- \recop|impl_datapath|impl_rf|Mux32~4_combout\ & ( !\recop|impl_control_unit|dm_sel_in_signal\(1) & ( (\recop|impl_datapath|impl_ir|operand_signal\(15) & !\recop|impl_control_unit|dm_sel_in_signal\(0)) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux32~4_combout\ & ( !\recop|impl_control_unit|dm_sel_in_signal\(1) & ( (\recop|impl_datapath|impl_ir|operand_signal\(15) & !\recop|impl_control_unit|dm_sel_in_signal\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(15),
	datac => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(0),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux32~4_combout\,
	dataf => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(1),
	combout => \recop|impl_datapath|data_mem_in_data[15]~15_combout\);

-- Location: M10K_X49_Y25_N0
\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "recop:recop|datapath:impl_datapath|data_mem:impl_dm|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \recop|impl_control_unit|dm_write_signal~q\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y24_N9
\recop|impl_datapath|impl_rf|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux1~0_combout\ = ( \recop|impl_datapath|impl_ir|operand_signal\(14) & ( \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(14) & ( ((\recop|impl_datapath|impl_rf|Mux7~1_combout\ & 
-- \recop|impl_datapath|impl_alu|result\(14))) # (\recop|impl_datapath|impl_rf|Mux7~0_combout\) ) ) ) # ( !\recop|impl_datapath|impl_ir|operand_signal\(14) & ( \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(14) & ( 
-- (!\recop|impl_datapath|impl_rf|Mux7~0_combout\ & (\recop|impl_datapath|impl_rf|Mux7~1_combout\ & \recop|impl_datapath|impl_alu|result\(14))) # (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & (!\recop|impl_datapath|impl_rf|Mux7~1_combout\)) ) ) ) # ( 
-- \recop|impl_datapath|impl_ir|operand_signal\(14) & ( !\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(14) & ( (\recop|impl_datapath|impl_rf|Mux7~1_combout\ & ((\recop|impl_datapath|impl_alu|result\(14)) # 
-- (\recop|impl_datapath|impl_rf|Mux7~0_combout\))) ) ) ) # ( !\recop|impl_datapath|impl_ir|operand_signal\(14) & ( !\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(14) & ( (!\recop|impl_datapath|impl_rf|Mux7~0_combout\ & 
-- (\recop|impl_datapath|impl_rf|Mux7~1_combout\ & \recop|impl_datapath|impl_alu|result\(14))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000100010011001101000100011001100101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~0_combout\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~1_combout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_result\(14),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(14),
	dataf => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	combout => \recop|impl_datapath|impl_rf|Mux1~0_combout\);

-- Location: FF_X52_Y24_N20
\recop|impl_datapath|impl_rf|regs[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux1~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[13][3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[13][14]~q\);

-- Location: MLABCELL_X52_Y24_N15
\recop|impl_datapath|impl_rf|Mux33~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux33~3_combout\ = ( \recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[12][14]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[14][14]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[15][14]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[12][14]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(0)) # (\recop|impl_datapath|impl_rf|regs[13][14]~q\) ) ) ) # ( \recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_rf|regs[12][14]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[14][14]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[15][14]~q\))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rx_signal[1]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_rf|regs[12][14]~q\ & ( (\recop|impl_datapath|impl_rf|regs[13][14]~q\ & \recop|impl_datapath|impl_ir|rx_signal\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][14]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][14]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][14]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[1]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][14]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux33~3_combout\);

-- Location: LABCELL_X50_Y20_N30
\recop|impl_datapath|impl_rf|Mux33~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux33~2_combout\ = ( \recop|impl_datapath|impl_rf|regs[10][14]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal\(1) & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0)) # (\recop|impl_datapath|impl_rf|regs[11][14]~q\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[10][14]~q\ & ( \recop|impl_datapath|impl_ir|rx_signal\(1) & ( (\recop|impl_datapath|impl_ir|rx_signal\(0) & \recop|impl_datapath|impl_rf|regs[11][14]~q\) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[10][14]~q\ & ( 
-- !\recop|impl_datapath|impl_ir|rx_signal\(1) & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[8][14]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[9][14]~q\)) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|regs[10][14]~q\ & ( !\recop|impl_datapath|impl_ir|rx_signal\(1) & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[8][14]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- (\recop|impl_datapath|impl_rf|regs[9][14]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][14]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][14]~q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][14]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][14]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	combout => \recop|impl_datapath|impl_rf|Mux33~2_combout\);

-- Location: MLABCELL_X52_Y21_N24
\recop|impl_datapath|impl_rf|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux33~0_combout\ = ( \recop|impl_datapath|impl_rf|regs[1][14]~q\ & ( \recop|impl_datapath|impl_rf|regs[0][14]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1)) # ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- (\recop|impl_datapath|impl_rf|regs[2][14]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[3][14]~q\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[1][14]~q\ & ( \recop|impl_datapath|impl_rf|regs[0][14]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(0) & (((!\recop|impl_datapath|impl_ir|rx_signal\(1))) # (\recop|impl_datapath|impl_rf|regs[2][14]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & (((\recop|impl_datapath|impl_rf|regs[3][14]~q\ & 
-- \recop|impl_datapath|impl_ir|rx_signal\(1))))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[1][14]~q\ & ( !\recop|impl_datapath|impl_rf|regs[0][14]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[2][14]~q\ & 
-- ((\recop|impl_datapath|impl_ir|rx_signal\(1))))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & (((!\recop|impl_datapath|impl_ir|rx_signal\(1)) # (\recop|impl_datapath|impl_rf|regs[3][14]~q\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[1][14]~q\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[0][14]~q\ & ( (\recop|impl_datapath|impl_ir|rx_signal\(1) & ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[2][14]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- ((\recop|impl_datapath|impl_rf|regs[3][14]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][14]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][14]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][14]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][14]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux33~0_combout\);

-- Location: LABCELL_X50_Y21_N9
\recop|impl_datapath|impl_rf|Mux33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux33~1_combout\ = ( \recop|impl_datapath|impl_rf|regs[6][14]~q\ & ( \recop|impl_datapath|impl_rf|regs[7][14]~q\ & ( ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[4][14]~q\)) # 
-- (\recop|impl_datapath|impl_ir|rx_signal\(0) & ((\recop|impl_datapath|impl_rf|regs[5][14]~q\)))) # (\recop|impl_datapath|impl_ir|rx_signal\(1)) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[6][14]~q\ & ( \recop|impl_datapath|impl_rf|regs[7][14]~q\ & ( 
-- (!\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[4][14]~q\ & ((!\recop|impl_datapath|impl_ir|rx_signal\(1))))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & (((\recop|impl_datapath|impl_ir|rx_signal\(1)) # 
-- (\recop|impl_datapath|impl_rf|regs[5][14]~q\)))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[6][14]~q\ & ( !\recop|impl_datapath|impl_rf|regs[7][14]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(0) & (((\recop|impl_datapath|impl_ir|rx_signal\(1))) # 
-- (\recop|impl_datapath|impl_rf|regs[4][14]~q\))) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & (((\recop|impl_datapath|impl_rf|regs[5][14]~q\ & !\recop|impl_datapath|impl_ir|rx_signal\(1))))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[6][14]~q\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[7][14]~q\ & ( (!\recop|impl_datapath|impl_ir|rx_signal\(1) & ((!\recop|impl_datapath|impl_ir|rx_signal\(0) & (\recop|impl_datapath|impl_rf|regs[4][14]~q\)) # (\recop|impl_datapath|impl_ir|rx_signal\(0) & 
-- ((\recop|impl_datapath|impl_rf|regs[5][14]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(0),
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][14]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][14]~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal\(1),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][14]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][14]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux33~1_combout\);

-- Location: LABCELL_X51_Y24_N24
\recop|impl_datapath|impl_rf|Mux33~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux33~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux33~0_combout\ & ( \recop|impl_datapath|impl_rf|Mux33~1_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\) # 
-- ((!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|Mux33~2_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux33~3_combout\))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux33~0_combout\ & ( \recop|impl_datapath|impl_rf|Mux33~1_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|Mux33~2_combout\)))) # (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\) # ((\recop|impl_datapath|impl_rf|Mux33~3_combout\)))) ) ) ) # ( 
-- \recop|impl_datapath|impl_rf|Mux33~0_combout\ & ( !\recop|impl_datapath|impl_rf|Mux33~1_combout\ & ( (!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\) # 
-- ((\recop|impl_datapath|impl_rf|Mux33~2_combout\)))) # (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux33~3_combout\))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux33~0_combout\ & ( !\recop|impl_datapath|impl_rf|Mux33~1_combout\ & ( (\recop|impl_datapath|impl_ir|rx_signal[3]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|Mux33~2_combout\))) # (\recop|impl_datapath|impl_ir|rx_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux33~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[2]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rx_signal[3]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux33~3_combout\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux33~2_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux33~0_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux33~1_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux33~4_combout\);

-- Location: LABCELL_X50_Y25_N15
\recop|impl_datapath|data_mem_in_data[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|data_mem_in_data[14]~14_combout\ = ( \recop|impl_datapath|impl_pc|pc_out_signal\(14) & ( (!\recop|impl_control_unit|dm_sel_in_signal\(1) & (((\recop|impl_control_unit|dm_sel_in_signal\(0))) # 
-- (\recop|impl_datapath|impl_ir|operand_signal\(14)))) # (\recop|impl_control_unit|dm_sel_in_signal\(1) & (((!\recop|impl_control_unit|dm_sel_in_signal\(0) & \recop|impl_datapath|impl_rf|Mux33~4_combout\)))) ) ) # ( 
-- !\recop|impl_datapath|impl_pc|pc_out_signal\(14) & ( (!\recop|impl_control_unit|dm_sel_in_signal\(0) & ((!\recop|impl_control_unit|dm_sel_in_signal\(1) & (\recop|impl_datapath|impl_ir|operand_signal\(14))) # (\recop|impl_control_unit|dm_sel_in_signal\(1) 
-- & ((\recop|impl_datapath|impl_rf|Mux33~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000000111000001001100011111000100110001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(14),
	datab => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(1),
	datac => \recop|impl_control_unit|ALT_INV_dm_sel_in_signal\(0),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux33~4_combout\,
	dataf => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(14),
	combout => \recop|impl_datapath|data_mem_in_data[14]~14_combout\);

-- Location: LABCELL_X50_Y24_N33
\recop|impl_datapath|impl_rf|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux0~0_combout\ = ( \recop|impl_datapath|impl_ir|operand_signal\(15) & ( \recop|impl_datapath|impl_alu|result\(15) & ( ((\recop|impl_datapath|impl_rf|Mux7~0_combout\ & 
-- \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(15))) # (\recop|impl_datapath|impl_rf|Mux7~1_combout\) ) ) ) # ( !\recop|impl_datapath|impl_ir|operand_signal\(15) & ( \recop|impl_datapath|impl_alu|result\(15) & ( 
-- (!\recop|impl_datapath|impl_rf|Mux7~0_combout\ & (\recop|impl_datapath|impl_rf|Mux7~1_combout\)) # (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & (!\recop|impl_datapath|impl_rf|Mux7~1_combout\ & 
-- \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(15))) ) ) ) # ( \recop|impl_datapath|impl_ir|operand_signal\(15) & ( !\recop|impl_datapath|impl_alu|result\(15) & ( (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & 
-- ((\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(15)) # (\recop|impl_datapath|impl_rf|Mux7~1_combout\))) ) ) ) # ( !\recop|impl_datapath|impl_ir|operand_signal\(15) & ( !\recop|impl_datapath|impl_alu|result\(15) & ( 
-- (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & (!\recop|impl_datapath|impl_rf|Mux7~1_combout\ & \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000001010101010100001010010110100000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~0_combout\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~1_combout\,
	datad => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datae => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(15),
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_result\(15),
	combout => \recop|impl_datapath|impl_rf|Mux0~0_combout\);

-- Location: FF_X56_Y24_N29
\recop|impl_datapath|impl_rf|regs[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux0~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[10][3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[10][15]~q\);

-- Location: LABCELL_X56_Y24_N0
\recop|impl_datapath|impl_rf|Mux48~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux48~2_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[14][15]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[10][15]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[6][15]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( 
-- \recop|impl_datapath|impl_rf|regs[2][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][15]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][15]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][15]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][15]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux48~2_combout\);

-- Location: LABCELL_X55_Y20_N18
\recop|impl_datapath|impl_rf|Mux48~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux48~0_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[8][15]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_rf|regs[12][15]~q\) ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[8][15]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|regs[0][15]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[4][15]~q\)) ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[8][15]~q\ & ( (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & \recop|impl_datapath|impl_rf|regs[12][15]~q\) ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[8][15]~q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[0][15]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[4][15]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000000110000001100010001110111011100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][15]~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][15]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][15]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][15]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux48~0_combout\);

-- Location: LABCELL_X56_Y23_N15
\recop|impl_datapath|impl_rf|Mux48~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux48~1_combout\ = ( \recop|impl_datapath|impl_rf|regs[1][15]~q\ & ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|regs[9][15]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|regs[13][15]~q\)) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[1][15]~q\ & ( 
-- \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_rf|regs[9][15]~q\))) # (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_rf|regs[13][15]~q\)) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[1][15]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_rf|regs[5][15]~q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[1][15]~q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( (\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & 
-- \recop|impl_datapath|impl_rf|regs[5][15]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][15]~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][15]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][15]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][15]~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux48~1_combout\);

-- Location: LABCELL_X57_Y23_N36
\recop|impl_datapath|impl_rf|Mux48~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux48~3_combout\ = ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[15][15]~q\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[7][15]~q\ ) ) ) # ( \recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_rf|regs[11][15]~q\ ) ) ) # ( !\recop|impl_datapath|impl_ir|rz_signal[3]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_ir|rz_signal[2]~DUPLICATE_q\ & ( 
-- \recop|impl_datapath|impl_rf|regs[3][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][15]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][15]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][15]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][15]~q\,
	datae => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[3]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[2]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_rf|Mux48~3_combout\);

-- Location: LABCELL_X53_Y24_N18
\recop|impl_datapath|impl_rf|Mux48~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux48~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux48~1_combout\ & ( \recop|impl_datapath|impl_rf|Mux48~3_combout\ & ( ((!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|Mux48~0_combout\))) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux48~2_combout\))) # (\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux48~1_combout\ & ( \recop|impl_datapath|impl_rf|Mux48~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_rf|Mux48~0_combout\ & 
-- !\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\)))) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\)) # (\recop|impl_datapath|impl_rf|Mux48~2_combout\))) ) ) ) # ( 
-- \recop|impl_datapath|impl_rf|Mux48~1_combout\ & ( !\recop|impl_datapath|impl_rf|Mux48~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_rf|Mux48~0_combout\)))) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux48~2_combout\ & ((!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux48~1_combout\ & ( !\recop|impl_datapath|impl_rf|Mux48~3_combout\ & ( (!\recop|impl_datapath|impl_ir|rz_signal[0]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_rf|Mux48~0_combout\))) # (\recop|impl_datapath|impl_ir|rz_signal[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_rf|Mux48~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux48~2_combout\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux48~0_combout\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[1]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_rz_signal[0]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux48~1_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux48~3_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux48~4_combout\);

-- Location: LABCELL_X53_Y24_N30
\recop|impl_datapath|impl_alu|operand_2[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|operand_2[15]~15_combout\ = ( \recop|impl_datapath|impl_rf|Mux32~4_combout\ & ( (!\recop|impl_control_unit|alu_sel_op2_signal~q\) # (\recop|impl_datapath|impl_rf|Mux48~4_combout\) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux32~4_combout\ & ( (\recop|impl_datapath|impl_rf|Mux48~4_combout\ & \recop|impl_control_unit|alu_sel_op2_signal~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux48~4_combout\,
	datad => \recop|impl_control_unit|ALT_INV_alu_sel_op2_signal~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux32~4_combout\,
	combout => \recop|impl_datapath|impl_alu|operand_2[15]~15_combout\);

-- Location: FF_X50_Y24_N37
\recop|impl_datapath|impl_ir|operand_signal[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_ir|operand_signal[15]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|operand_signal[15]~DUPLICATE_q\);

-- Location: LABCELL_X56_Y23_N27
\recop|impl_datapath|impl_alu|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux0~0_combout\ = ( \recop|impl_datapath|impl_rf|Mux32~4_combout\ & ( \recop|impl_datapath|impl_ir|operand_signal[15]~DUPLICATE_q\ ) ) # ( !\recop|impl_datapath|impl_rf|Mux32~4_combout\ & ( 
-- \recop|impl_datapath|impl_ir|operand_signal[15]~DUPLICATE_q\ & ( \recop|impl_control_unit|alu_sel_op1_signal\(0) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux32~4_combout\ & ( !\recop|impl_datapath|impl_ir|operand_signal[15]~DUPLICATE_q\ & ( 
-- !\recop|impl_control_unit|alu_sel_op1_signal\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(0),
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux32~4_combout\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal[15]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_alu|Mux0~0_combout\);

-- Location: MLABCELL_X52_Y23_N48
\recop|impl_datapath|impl_alu|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Add0~65_sumout\ = SUM(( \recop|impl_datapath|impl_alu|operand_2[15]~15_combout\ ) + ( !\recop|impl_control_unit|alu_operation_signal\(0) $ (((!\recop|impl_datapath|impl_alu|Mux0~0_combout\) # 
-- (\recop|impl_control_unit|alu_sel_op1_signal\(1)))) ) + ( \recop|impl_datapath|impl_alu|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000011110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datac => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(0),
	datad => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[15]~15_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Mux0~0_combout\,
	cin => \recop|impl_datapath|impl_alu|Add0~62\,
	sumout => \recop|impl_datapath|impl_alu|Add0~65_sumout\);

-- Location: LABCELL_X51_Y24_N30
\recop|impl_datapath|impl_alu|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux31~0_combout\ = ( \recop|impl_datapath|impl_alu|Mux0~0_combout\ & ( \recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( (!\recop|impl_datapath|impl_alu|Mux27~0_combout\ & (!\recop|impl_control_unit|alu_sel_op1_signal\(1) & 
-- ((\recop|impl_datapath|impl_alu|operand_2[15]~15_combout\)))) # (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & (((\recop|impl_datapath|impl_alu|Add0~65_sumout\)))) ) ) ) # ( !\recop|impl_datapath|impl_alu|Mux0~0_combout\ & ( 
-- \recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( (\recop|impl_datapath|impl_alu|Add0~65_sumout\ & \recop|impl_datapath|impl_alu|Mux27~0_combout\) ) ) ) # ( \recop|impl_datapath|impl_alu|Mux0~0_combout\ & ( !\recop|impl_datapath|impl_alu|Mux27~1_combout\ 
-- & ( (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & ((!\recop|impl_control_unit|alu_sel_op1_signal\(1)) # (\recop|impl_datapath|impl_alu|operand_2[15]~15_combout\))) ) ) ) # ( !\recop|impl_datapath|impl_alu|Mux0~0_combout\ & ( 
-- !\recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( (\recop|impl_datapath|impl_alu|operand_2[15]~15_combout\ & \recop|impl_datapath|impl_alu|Mux27~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000001010111100000000001100110000101000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datab => \recop|impl_datapath|impl_alu|ALT_INV_Add0~65_sumout\,
	datac => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[15]~15_combout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~0_combout\,
	datae => \recop|impl_datapath|impl_alu|ALT_INV_Mux0~0_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~1_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux31~0_combout\);

-- Location: LABCELL_X51_Y24_N6
\recop|impl_datapath|impl_alu|result[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|result\(15) = ( \recop|impl_datapath|impl_alu|Mux31~0_combout\ & ( (!\recop|impl_datapath|impl_alu|Mux32~0_combout\) # (\recop|impl_datapath|impl_alu|result\(15)) ) ) # ( !\recop|impl_datapath|impl_alu|Mux31~0_combout\ & ( 
-- (\recop|impl_datapath|impl_alu|result\(15) & \recop|impl_datapath|impl_alu|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_alu|ALT_INV_result\(15),
	datac => \recop|impl_datapath|impl_alu|ALT_INV_Mux32~0_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Mux31~0_combout\,
	combout => \recop|impl_datapath|impl_alu|result\(15));

-- Location: LABCELL_X51_Y24_N9
\recop|impl_datapath|impl_alu|z_flag~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|z_flag~0_combout\ = ( !\recop|impl_datapath|impl_alu|result\(14) & ( (!\recop|impl_datapath|impl_alu|result\(13) & (!\recop|impl_datapath|impl_alu|result\(12) & !\recop|impl_datapath|impl_alu|result\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_alu|ALT_INV_result\(13),
	datac => \recop|impl_datapath|impl_alu|ALT_INV_result\(12),
	datad => \recop|impl_datapath|impl_alu|ALT_INV_result\(15),
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_result\(14),
	combout => \recop|impl_datapath|impl_alu|z_flag~0_combout\);

-- Location: LABCELL_X53_Y23_N18
\recop|impl_datapath|impl_alu|z_flag~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|z_flag~2_combout\ = ( !\recop|impl_datapath|impl_alu|result\(6) & ( (!\recop|impl_datapath|impl_alu|result\(7) & (!\recop|impl_datapath|impl_alu|result\(9) & !\recop|impl_datapath|impl_alu|result\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_alu|ALT_INV_result\(7),
	datac => \recop|impl_datapath|impl_alu|ALT_INV_result\(9),
	datad => \recop|impl_datapath|impl_alu|ALT_INV_result\(8),
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_result\(6),
	combout => \recop|impl_datapath|impl_alu|z_flag~2_combout\);

-- Location: LABCELL_X51_Y24_N48
\recop|impl_datapath|impl_alu|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|Mux19~0_combout\ = ( \recop|impl_datapath|impl_alu|Mux12~0_combout\ & ( \recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( (!\recop|impl_datapath|impl_alu|Mux27~0_combout\ & (((!\recop|impl_control_unit|alu_sel_op1_signal\(1) 
-- & \recop|impl_datapath|impl_alu|operand_2[3]~0_combout\)))) # (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & (\recop|impl_datapath|impl_alu|Add0~1_sumout\)) ) ) ) # ( !\recop|impl_datapath|impl_alu|Mux12~0_combout\ & ( 
-- \recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & \recop|impl_datapath|impl_alu|Add0~1_sumout\) ) ) ) # ( \recop|impl_datapath|impl_alu|Mux12~0_combout\ & ( !\recop|impl_datapath|impl_alu|Mux27~1_combout\ 
-- & ( (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & ((!\recop|impl_control_unit|alu_sel_op1_signal\(1)) # (\recop|impl_datapath|impl_alu|operand_2[3]~0_combout\))) ) ) ) # ( !\recop|impl_datapath|impl_alu|Mux12~0_combout\ & ( 
-- !\recop|impl_datapath|impl_alu|Mux27~1_combout\ & ( (\recop|impl_datapath|impl_alu|Mux27~0_combout\ & \recop|impl_datapath|impl_alu|operand_2[3]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101010100000101010100010001000100010001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~0_combout\,
	datab => \recop|impl_datapath|impl_alu|ALT_INV_Add0~1_sumout\,
	datac => \recop|impl_control_unit|ALT_INV_alu_sel_op1_signal\(1),
	datad => \recop|impl_datapath|impl_alu|ALT_INV_operand_2[3]~0_combout\,
	datae => \recop|impl_datapath|impl_alu|ALT_INV_Mux12~0_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_Mux27~1_combout\,
	combout => \recop|impl_datapath|impl_alu|Mux19~0_combout\);

-- Location: LABCELL_X51_Y24_N42
\recop|impl_datapath|impl_alu|result[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|result\(3) = ( \recop|impl_datapath|impl_alu|result\(3) & ( (\recop|impl_datapath|impl_alu|Mux32~0_combout\) # (\recop|impl_datapath|impl_alu|Mux19~0_combout\) ) ) # ( !\recop|impl_datapath|impl_alu|result\(3) & ( 
-- (\recop|impl_datapath|impl_alu|Mux19~0_combout\ & !\recop|impl_datapath|impl_alu|Mux32~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_alu|ALT_INV_Mux19~0_combout\,
	datac => \recop|impl_datapath|impl_alu|ALT_INV_Mux32~0_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_result\(3),
	combout => \recop|impl_datapath|impl_alu|result\(3));

-- Location: MLABCELL_X52_Y24_N51
\recop|impl_datapath|impl_alu|z_flag~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|z_flag~1_combout\ = ( !\recop|impl_datapath|impl_alu|result\(2) & ( !\recop|impl_datapath|impl_alu|result\(3) & ( (!\recop|impl_datapath|impl_alu|result\(0) & (!\recop|impl_datapath|impl_alu|result\(1) & 
-- !\recop|impl_datapath|impl_alu|result\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_alu|ALT_INV_result\(0),
	datab => \recop|impl_datapath|impl_alu|ALT_INV_result\(1),
	datac => \recop|impl_datapath|impl_alu|ALT_INV_result\(4),
	datae => \recop|impl_datapath|impl_alu|ALT_INV_result\(2),
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_result\(3),
	combout => \recop|impl_datapath|impl_alu|z_flag~1_combout\);

-- Location: LABCELL_X53_Y23_N12
\recop|impl_datapath|impl_alu|z_flag~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|z_flag~3_combout\ = ( !\recop|impl_datapath|impl_alu|result\(10) & ( (!\recop|impl_datapath|impl_alu|result\(5) & (\recop|impl_datapath|impl_alu|z_flag~2_combout\ & (!\recop|impl_datapath|impl_alu|result\(11) & 
-- \recop|impl_datapath|impl_alu|z_flag~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_alu|ALT_INV_result\(5),
	datab => \recop|impl_datapath|impl_alu|ALT_INV_z_flag~2_combout\,
	datac => \recop|impl_datapath|impl_alu|ALT_INV_result\(11),
	datad => \recop|impl_datapath|impl_alu|ALT_INV_z_flag~1_combout\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_result\(10),
	combout => \recop|impl_datapath|impl_alu|z_flag~3_combout\);

-- Location: LABCELL_X53_Y23_N36
\recop|impl_datapath|impl_alu|z_flag~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_alu|z_flag~4_combout\ = ( \recop|impl_datapath|impl_alu|z_flag~3_combout\ & ( (!\recop|impl_control_unit|alu_clr_z_flag_signal~q\ & ((!\recop|impl_control_unit|alu_operation_signal\(2) & 
-- ((\recop|impl_datapath|impl_alu|z_flag~q\))) # (\recop|impl_control_unit|alu_operation_signal\(2) & (\recop|impl_datapath|impl_alu|z_flag~0_combout\)))) ) ) # ( !\recop|impl_datapath|impl_alu|z_flag~3_combout\ & ( 
-- (!\recop|impl_control_unit|alu_clr_z_flag_signal~q\ & (!\recop|impl_control_unit|alu_operation_signal\(2) & \recop|impl_datapath|impl_alu|z_flag~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000000010100010100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_alu_clr_z_flag_signal~q\,
	datab => \recop|impl_control_unit|ALT_INV_alu_operation_signal\(2),
	datac => \recop|impl_datapath|impl_alu|ALT_INV_z_flag~0_combout\,
	datad => \recop|impl_datapath|impl_alu|ALT_INV_z_flag~q\,
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_z_flag~3_combout\,
	combout => \recop|impl_datapath|impl_alu|z_flag~4_combout\);

-- Location: FF_X53_Y23_N38
\recop|impl_datapath|impl_alu|z_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_alu|z_flag~4_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_alu|z_flag~q\);

-- Location: MLABCELL_X52_Y25_N36
\recop|impl_control_unit|pc_mode_signal[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|pc_mode_signal[1]~3_combout\ = ( \recop|impl_datapath|impl_alu|z_flag~q\ & ( (\recop|impl_control_unit|Equal1~0_combout\ & (\recop|impl_datapath|impl_ir|opcode_signal\(2) & (\recop|impl_control_unit|state.T3~q\ & 
-- \recop|impl_datapath|impl_ir|opcode_signal\(3)))) ) ) # ( !\recop|impl_datapath|impl_alu|z_flag~q\ & ( (\recop|impl_control_unit|Equal1~0_combout\ & (\recop|impl_datapath|impl_ir|opcode_signal\(2) & \recop|impl_control_unit|state.T3~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_Equal1~0_combout\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(2),
	datac => \recop|impl_control_unit|ALT_INV_state.T3~q\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(3),
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_z_flag~q\,
	combout => \recop|impl_control_unit|pc_mode_signal[1]~3_combout\);

-- Location: MLABCELL_X52_Y25_N9
\recop|impl_control_unit|pc_mode_signal[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|pc_mode_signal[1]~1_combout\ = ( !\recop|impl_datapath|impl_rf|Mux61~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux59~4_combout\ & ( (\recop|impl_datapath|impl_ir|opcode_signal\(3) & 
-- (!\recop|impl_datapath|impl_rf|Mux63~4_combout\ & (!\recop|impl_datapath|impl_rf|Mux62~4_combout\ & !\recop|impl_datapath|impl_rf|Mux60~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(3),
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux63~4_combout\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux62~4_combout\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux60~4_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux61~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux59~4_combout\,
	combout => \recop|impl_control_unit|pc_mode_signal[1]~1_combout\);

-- Location: MLABCELL_X52_Y22_N42
\recop|impl_control_unit|pc_mode_signal[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|pc_mode_signal[1]~2_combout\ = ( !\recop|impl_datapath|impl_rf|Mux58~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux57~4_combout\ & ( (!\recop|impl_datapath|impl_rf|Mux54~4_combout\ & 
-- (!\recop|impl_datapath|impl_rf|Mux55~4_combout\ & (!\recop|impl_datapath|impl_rf|Mux56~4_combout\ & !\recop|impl_datapath|impl_rf|Mux53~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux54~4_combout\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux55~4_combout\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux56~4_combout\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux53~4_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux58~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux57~4_combout\,
	combout => \recop|impl_control_unit|pc_mode_signal[1]~2_combout\);

-- Location: LABCELL_X53_Y24_N54
\recop|impl_control_unit|pc_mode_signal[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|pc_mode_signal[1]~0_combout\ = ( !\recop|impl_datapath|impl_rf|Mux51~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux50~4_combout\ & ( (!\recop|impl_datapath|impl_rf|Mux48~4_combout\ & 
-- (!\recop|impl_datapath|impl_rf|Mux52~4_combout\ & !\recop|impl_datapath|impl_rf|Mux49~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux48~4_combout\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux52~4_combout\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux49~4_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux51~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux50~4_combout\,
	combout => \recop|impl_control_unit|pc_mode_signal[1]~0_combout\);

-- Location: MLABCELL_X52_Y25_N12
\recop|impl_control_unit|pc_mode_signal[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|pc_mode_signal[1]~6_combout\ = ( \recop|impl_control_unit|pc_mode_signal[1]~2_combout\ & ( \recop|impl_control_unit|pc_mode_signal[1]~0_combout\ & ( (!\KEY[0]~input_o\ & ((!\recop|impl_control_unit|pc_mode_signal[1]~5_combout\) # 
-- ((\recop|impl_control_unit|pc_mode_signal[1]~3_combout\ & !\recop|impl_control_unit|pc_mode_signal[1]~1_combout\)))) ) ) ) # ( !\recop|impl_control_unit|pc_mode_signal[1]~2_combout\ & ( \recop|impl_control_unit|pc_mode_signal[1]~0_combout\ & ( 
-- (!\KEY[0]~input_o\ & ((!\recop|impl_control_unit|pc_mode_signal[1]~5_combout\) # (\recop|impl_control_unit|pc_mode_signal[1]~3_combout\))) ) ) ) # ( \recop|impl_control_unit|pc_mode_signal[1]~2_combout\ & ( 
-- !\recop|impl_control_unit|pc_mode_signal[1]~0_combout\ & ( (!\KEY[0]~input_o\ & ((!\recop|impl_control_unit|pc_mode_signal[1]~5_combout\) # (\recop|impl_control_unit|pc_mode_signal[1]~3_combout\))) ) ) ) # ( 
-- !\recop|impl_control_unit|pc_mode_signal[1]~2_combout\ & ( !\recop|impl_control_unit|pc_mode_signal[1]~0_combout\ & ( (!\KEY[0]~input_o\ & ((!\recop|impl_control_unit|pc_mode_signal[1]~5_combout\) # 
-- (\recop|impl_control_unit|pc_mode_signal[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101010001010100010101000101010001010100010101000101010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \recop|impl_control_unit|ALT_INV_pc_mode_signal[1]~5_combout\,
	datac => \recop|impl_control_unit|ALT_INV_pc_mode_signal[1]~3_combout\,
	datad => \recop|impl_control_unit|ALT_INV_pc_mode_signal[1]~1_combout\,
	datae => \recop|impl_control_unit|ALT_INV_pc_mode_signal[1]~2_combout\,
	dataf => \recop|impl_control_unit|ALT_INV_pc_mode_signal[1]~0_combout\,
	combout => \recop|impl_control_unit|pc_mode_signal[1]~6_combout\);

-- Location: FF_X52_Y25_N23
\recop|impl_control_unit|pc_mode_signal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_control_unit|Selector9~1_combout\,
	ena => \recop|impl_control_unit|pc_mode_signal[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|pc_mode_signal\(0));

-- Location: LABCELL_X48_Y25_N57
\recop|impl_datapath|impl_pc|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Mux12~0_combout\ = ( \recop|impl_datapath|Add0~13_sumout\ & ( \recop|impl_datapath|impl_rf|Mux45~4_combout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(1)) # ((!\recop|impl_control_unit|pc_mode_signal\(0) & 
-- ((\recop|impl_datapath|impl_pc|Add1~9_sumout\))) # (\recop|impl_control_unit|pc_mode_signal\(0) & (\recop|impl_datapath|impl_ir|operand_signal\(2)))) ) ) ) # ( !\recop|impl_datapath|Add0~13_sumout\ & ( \recop|impl_datapath|impl_rf|Mux45~4_combout\ & ( 
-- (!\recop|impl_control_unit|pc_mode_signal\(0) & (((!\recop|impl_control_unit|pc_mode_signal\(1)) # (\recop|impl_datapath|impl_pc|Add1~9_sumout\)))) # (\recop|impl_control_unit|pc_mode_signal\(0) & (\recop|impl_datapath|impl_ir|operand_signal\(2) & 
-- ((\recop|impl_control_unit|pc_mode_signal\(1))))) ) ) ) # ( \recop|impl_datapath|Add0~13_sumout\ & ( !\recop|impl_datapath|impl_rf|Mux45~4_combout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(0) & (((\recop|impl_datapath|impl_pc|Add1~9_sumout\ & 
-- \recop|impl_control_unit|pc_mode_signal\(1))))) # (\recop|impl_control_unit|pc_mode_signal\(0) & (((!\recop|impl_control_unit|pc_mode_signal\(1))) # (\recop|impl_datapath|impl_ir|operand_signal\(2)))) ) ) ) # ( !\recop|impl_datapath|Add0~13_sumout\ & ( 
-- !\recop|impl_datapath|impl_rf|Mux45~4_combout\ & ( (\recop|impl_control_unit|pc_mode_signal\(1) & ((!\recop|impl_control_unit|pc_mode_signal\(0) & ((\recop|impl_datapath|impl_pc|Add1~9_sumout\))) # (\recop|impl_control_unit|pc_mode_signal\(0) & 
-- (\recop|impl_datapath|impl_ir|operand_signal\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(0),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(2),
	datac => \recop|impl_datapath|impl_pc|ALT_INV_Add1~9_sumout\,
	datad => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(1),
	datae => \recop|impl_datapath|ALT_INV_Add0~13_sumout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux45~4_combout\,
	combout => \recop|impl_datapath|impl_pc|Mux12~0_combout\);

-- Location: FF_X48_Y25_N58
\recop|impl_datapath|impl_pc|pc_out_signal[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pc|Mux12~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pc|pc_out_signal[2]~DUPLICATE_q\);

-- Location: FF_X47_Y21_N8
\recop|impl_datapath|prog_mem_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|Add0~13_sumout\,
	asdata => \recop|impl_datapath|impl_pc|pc_out_signal[2]~DUPLICATE_q\,
	sload => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_2~q\,
	ena => \recop|impl_datapath|prog_mem_in[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|prog_mem_in\(2));

-- Location: M10K_X38_Y22_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y27_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y25_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y24_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC30908",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y21_N54
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a49\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a33\ ) ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a17\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a1\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a33\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a17\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a49\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a1\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\);

-- Location: M10K_X38_Y25_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a96\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y11_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y21_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y10_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a112\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "simple_test.mif",
	init_file_layout => "port_a",
	logical_ram_name => "recop:recop|datapath:impl_datapath|prog_mem:impl_pm|altsyncram:altsyncram_component|altsyncram_qdi1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y21_N36
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a81\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a113\ & ( ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a65\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a97\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a81\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a113\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a65\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a97\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0) & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a81\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a113\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a65\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a97\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a81\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a113\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a65\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a97\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a97\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a65\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a81\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a113\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X45_Y21_N33
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\);

-- Location: FF_X46_Y21_N43
\recop|impl_datapath|fetch_inst_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sclr => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_3~q\,
	sload => VCC,
	ena => \recop|impl_datapath|fetch_inst_2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_2\(1));

-- Location: FF_X56_Y21_N58
\recop|impl_datapath|impl_ir|operand_signal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_2\(1),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|operand_signal\(1));

-- Location: LABCELL_X53_Y25_N54
\recop|impl_datapath|impl_pc|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Mux13~0_combout\ = ( \recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|Add0~9_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(1)) # (\recop|impl_datapath|impl_ir|operand_signal\(1)) ) ) ) # ( 
-- !\recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|Add0~9_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(1) & (\recop|impl_datapath|impl_rf|Mux46~4_combout\)) # (\recop|impl_control_unit|pc_mode_signal\(1) & 
-- ((\recop|impl_datapath|impl_pc|Add1~5_sumout\))) ) ) ) # ( \recop|impl_control_unit|pc_mode_signal\(0) & ( !\recop|impl_datapath|Add0~9_sumout\ & ( (\recop|impl_datapath|impl_ir|operand_signal\(1) & \recop|impl_control_unit|pc_mode_signal\(1)) ) ) ) # ( 
-- !\recop|impl_control_unit|pc_mode_signal\(0) & ( !\recop|impl_datapath|Add0~9_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(1) & (\recop|impl_datapath|impl_rf|Mux46~4_combout\)) # (\recop|impl_control_unit|pc_mode_signal\(1) & 
-- ((\recop|impl_datapath|impl_pc|Add1~5_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000100010001000100001100001111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(1),
	datab => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(1),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux46~4_combout\,
	datad => \recop|impl_datapath|impl_pc|ALT_INV_Add1~5_sumout\,
	datae => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(0),
	dataf => \recop|impl_datapath|ALT_INV_Add0~9_sumout\,
	combout => \recop|impl_datapath|impl_pc|Mux13~0_combout\);

-- Location: FF_X53_Y25_N56
\recop|impl_datapath|impl_pc|pc_out_signal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pc|Mux13~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pc|pc_out_signal\(1));

-- Location: FF_X47_Y21_N5
\recop|impl_datapath|prog_mem_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|Add0~9_sumout\,
	asdata => \recop|impl_datapath|impl_pc|pc_out_signal\(1),
	sload => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_2~q\,
	ena => \recop|impl_datapath|prog_mem_in[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|prog_mem_in\(1));

-- Location: LABCELL_X42_Y23_N36
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a16~portadataout\)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a48~portadataout\)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a16~portadataout\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a48~portadataout\))))) ) ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a16~portadataout\)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a48~portadataout\))))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a16~portadataout\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a48~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X48_Y21_N51
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a112~portadataout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a64~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a80~portadataout\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a96~portadataout\))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a112~portadataout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a64~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a80~portadataout\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a112~portadataout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a64~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0) & \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a80~portadataout\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a96~portadataout\))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a112~portadataout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a64~portadataout\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0) & \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a80~portadataout\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X48_Y21_N57
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\);

-- Location: FF_X48_Y21_N49
\recop|impl_datapath|fetch_inst_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sclr => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_3~q\,
	sload => VCC,
	ena => \recop|impl_datapath|fetch_inst_2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_2\(0));

-- Location: FF_X52_Y21_N20
\recop|impl_datapath|impl_ir|operand_signal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_2\(0),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|operand_signal\(0));

-- Location: FF_X51_Y25_N55
\recop|impl_datapath|impl_pc|pc_out_signal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pc|pc_out_signal[0]~1_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pc|pc_out_signal\(0));

-- Location: LABCELL_X51_Y25_N54
\recop|impl_datapath|impl_pc|pc_out_signal[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|pc_out_signal[0]~1_combout\ = ( !\recop|impl_control_unit|pc_mode_signal\(1) & ( (!\recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\ & ((((\recop|impl_datapath|impl_pc|pc_out_signal\(0)))))) # 
-- (\recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\ & (((!\recop|impl_control_unit|pc_mode_signal\(0) & ((\recop|impl_datapath|impl_rf|Mux47~4_combout\))) # (\recop|impl_control_unit|pc_mode_signal\(0) & (\recop|impl_datapath|Add0~5_sumout\))))) ) ) 
-- # ( \recop|impl_control_unit|pc_mode_signal\(1) & ( (!\recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\ & ((((\recop|impl_datapath|impl_pc|pc_out_signal\(0)))))) # (\recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\ & 
-- (((!\recop|impl_control_unit|pc_mode_signal\(0) & ((\recop|impl_datapath|impl_pc|pc_out_signal\(0)))) # (\recop|impl_control_unit|pc_mode_signal\(0) & (\recop|impl_datapath|impl_ir|operand_signal\(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110101111000000001111111100010001101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[3]~0_combout\,
	datab => \recop|impl_datapath|ALT_INV_Add0~5_sumout\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(0),
	datad => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(0),
	datae => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(1),
	dataf => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(0),
	datag => \recop|impl_datapath|impl_rf|ALT_INV_Mux47~4_combout\,
	combout => \recop|impl_datapath|impl_pc|pc_out_signal[0]~1_combout\);

-- Location: FF_X51_Y25_N56
\recop|impl_datapath|impl_pc|pc_out_signal[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pc|pc_out_signal[0]~1_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pc|pc_out_signal[0]~DUPLICATE_q\);

-- Location: FF_X47_Y21_N2
\recop|impl_datapath|prog_mem_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|Add0~5_sumout\,
	asdata => \recop|impl_datapath|impl_pc|pc_out_signal[0]~DUPLICATE_q\,
	sload => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_2~q\,
	ena => \recop|impl_datapath|prog_mem_in[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|prog_mem_in\(0));

-- Location: MLABCELL_X47_Y19_N3
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a27\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a43\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a11\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a59\)))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a27\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a43\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a11\ & (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a59\)))) ) ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a27\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a43\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a11\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a59\)))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a27\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a43\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a11\ & (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a59\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a11\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a59\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a27\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a43\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X47_Y19_N18
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a91\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a107\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a75\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a123\)))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a91\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a107\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a75\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a123\)))) ) ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a91\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a107\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a75\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a123\))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a91\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a107\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a75\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a123\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a123\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a75\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a91\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a107\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X47_Y19_N6
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) ) # ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~1_combout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~0_combout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\);

-- Location: FF_X48_Y21_N29
\recop|impl_datapath|fetch_inst_2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sclr => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_3~q\,
	sload => VCC,
	ena => \recop|impl_datapath|fetch_inst_2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_2\(11));

-- Location: FF_X48_Y21_N22
\recop|impl_datapath|impl_ir|operand_signal[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|fetch_inst_2\(11),
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|operand_signal\(11));

-- Location: LABCELL_X48_Y25_N30
\recop|impl_datapath|impl_pc|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Add1~41_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal\(11) ) + ( GND ) + ( \recop|impl_datapath|impl_pc|Add1~38\ ))
-- \recop|impl_datapath|impl_pc|Add1~42\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal\(11) ) + ( GND ) + ( \recop|impl_datapath|impl_pc|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(11),
	cin => \recop|impl_datapath|impl_pc|Add1~38\,
	sumout => \recop|impl_datapath|impl_pc|Add1~41_sumout\,
	cout => \recop|impl_datapath|impl_pc|Add1~42\);

-- Location: LABCELL_X53_Y25_N21
\recop|impl_datapath|impl_pc|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Mux3~0_combout\ = ( \recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|Add0~45_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(1)) # (\recop|impl_datapath|impl_ir|operand_signal\(11)) ) ) ) # ( 
-- !\recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|Add0~45_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(1) & (\recop|impl_datapath|impl_rf|Mux36~4_combout\)) # (\recop|impl_control_unit|pc_mode_signal\(1) & 
-- ((\recop|impl_datapath|impl_pc|Add1~41_sumout\))) ) ) ) # ( \recop|impl_control_unit|pc_mode_signal\(0) & ( !\recop|impl_datapath|Add0~45_sumout\ & ( (\recop|impl_datapath|impl_ir|operand_signal\(11) & \recop|impl_control_unit|pc_mode_signal\(1)) ) ) ) # 
-- ( !\recop|impl_control_unit|pc_mode_signal\(0) & ( !\recop|impl_datapath|Add0~45_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(1) & (\recop|impl_datapath|impl_rf|Mux36~4_combout\)) # (\recop|impl_control_unit|pc_mode_signal\(1) & 
-- ((\recop|impl_datapath|impl_pc|Add1~41_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000100010001000100001100001111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(11),
	datab => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(1),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux36~4_combout\,
	datad => \recop|impl_datapath|impl_pc|ALT_INV_Add1~41_sumout\,
	datae => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(0),
	dataf => \recop|impl_datapath|ALT_INV_Add0~45_sumout\,
	combout => \recop|impl_datapath|impl_pc|Mux3~0_combout\);

-- Location: FF_X53_Y25_N22
\recop|impl_datapath|impl_pc|pc_out_signal[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pc|Mux3~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pc|pc_out_signal\(11));

-- Location: LABCELL_X48_Y25_N33
\recop|impl_datapath|impl_pc|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Add1~53_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal\(12) ) + ( GND ) + ( \recop|impl_datapath|impl_pc|Add1~42\ ))
-- \recop|impl_datapath|impl_pc|Add1~54\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal\(12) ) + ( GND ) + ( \recop|impl_datapath|impl_pc|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(12),
	cin => \recop|impl_datapath|impl_pc|Add1~42\,
	sumout => \recop|impl_datapath|impl_pc|Add1~53_sumout\,
	cout => \recop|impl_datapath|impl_pc|Add1~54\);

-- Location: LABCELL_X51_Y25_N36
\recop|impl_datapath|impl_pc|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Mux2~0_combout\ = ( \recop|impl_control_unit|pc_mode_signal\(1) & ( \recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|impl_ir|operand_signal\(12) ) ) ) # ( !\recop|impl_control_unit|pc_mode_signal\(1) & ( 
-- \recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|Add0~57_sumout\ ) ) ) # ( \recop|impl_control_unit|pc_mode_signal\(1) & ( !\recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|impl_pc|Add1~53_sumout\ ) ) ) # ( 
-- !\recop|impl_control_unit|pc_mode_signal\(1) & ( !\recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|impl_rf|Mux35~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pc|ALT_INV_Add1~53_sumout\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(12),
	datac => \recop|impl_datapath|ALT_INV_Add0~57_sumout\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux35~4_combout\,
	datae => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(1),
	dataf => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(0),
	combout => \recop|impl_datapath|impl_pc|Mux2~0_combout\);

-- Location: FF_X51_Y25_N37
\recop|impl_datapath|impl_pc|pc_out_signal[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pc|Mux2~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pc|pc_out_signal\(12));

-- Location: MLABCELL_X47_Y21_N36
\recop|impl_datapath|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|Add0~57_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal\(12) ) + ( GND ) + ( \recop|impl_datapath|Add0~46\ ))
-- \recop|impl_datapath|Add0~58\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal\(12) ) + ( GND ) + ( \recop|impl_datapath|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(12),
	cin => \recop|impl_datapath|Add0~46\,
	sumout => \recop|impl_datapath|Add0~57_sumout\,
	cout => \recop|impl_datapath|Add0~58\);

-- Location: FF_X47_Y21_N38
\recop|impl_datapath|prog_mem_in[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|Add0~57_sumout\,
	asdata => \recop|impl_datapath|impl_pc|pc_out_signal\(12),
	sload => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_2~q\,
	ena => \recop|impl_datapath|prog_mem_in[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|prog_mem_in\(12));

-- Location: LABCELL_X46_Y21_N9
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\ = ( \recop|impl_datapath|prog_mem_in\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|ALT_INV_prog_mem_in\(12),
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\);

-- Location: FF_X46_Y21_N11
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\);

-- Location: LABCELL_X46_Y21_N0
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a79\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a111\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a95\)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a127\)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a79\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a111\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a95\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a127\)))) ) ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a79\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a111\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a95\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a127\)))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a79\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a111\ & ( (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a95\)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a127\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a95\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a127\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a79\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a111\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X48_Y23_N33
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a47\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a31\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a15\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a63\)))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a47\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a31\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a15\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a63\ & 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a47\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a31\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a15\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a63\)))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a47\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a31\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a15\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a63\ & 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a15\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a63\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a47\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a31\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X47_Y21_N51
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ & ( (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ & 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~0_combout\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~1_combout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X46_Y21_N51
\recop|impl_datapath|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|Selector2~0_combout\ = ( \recop|impl_datapath|next_fetch_state.FETCH_3~q\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ & ( 
-- (!\recop|impl_datapath|fetch_state.IDLE~DUPLICATE_q\ & ((!\recop|impl_control_unit|ir_fetch_start_signal~DUPLICATE_q\) # ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ & 
-- \recop|impl_datapath|fetch_state.FETCH_2~q\)))) # (\recop|impl_datapath|fetch_state.IDLE~DUPLICATE_q\ & (((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ & 
-- \recop|impl_datapath|fetch_state.FETCH_2~q\)))) ) ) ) # ( !\recop|impl_datapath|next_fetch_state.FETCH_3~q\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ & \recop|impl_datapath|fetch_state.FETCH_2~q\) ) ) ) # ( \recop|impl_datapath|next_fetch_state.FETCH_3~q\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ & ( (!\recop|impl_datapath|fetch_state.IDLE~DUPLICATE_q\ & ((!\recop|impl_control_unit|ir_fetch_start_signal~DUPLICATE_q\) # 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ & \recop|impl_datapath|fetch_state.FETCH_2~q\)))) # (\recop|impl_datapath|fetch_state.IDLE~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ & \recop|impl_datapath|fetch_state.FETCH_2~q\)))) ) ) ) # ( !\recop|impl_datapath|next_fetch_state.FETCH_3~q\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ & ( (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ & 
-- \recop|impl_datapath|fetch_state.FETCH_2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111100010001000111100000000111100001000100011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|ALT_INV_fetch_state.IDLE~DUPLICATE_q\,
	datab => \recop|impl_control_unit|ALT_INV_ir_fetch_start_signal~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~2_combout\,
	datad => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_2~q\,
	datae => \recop|impl_datapath|ALT_INV_next_fetch_state.FETCH_3~q\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~2_combout\,
	combout => \recop|impl_datapath|Selector2~0_combout\);

-- Location: FF_X46_Y21_N52
\recop|impl_datapath|next_fetch_state.FETCH_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|Selector2~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|next_fetch_state.FETCH_3~q\);

-- Location: FF_X46_Y21_N5
\recop|impl_datapath|fetch_state.FETCH_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|next_fetch_state.FETCH_3~q\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_state.FETCH_3~q\);

-- Location: MLABCELL_X47_Y23_N24
\recop|impl_datapath|Selector34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|Selector34~0_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ & ( ((\recop|impl_datapath|fetch_state.FETCH_2~q\ & 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\)) # (\recop|impl_datapath|fetch_state.FETCH_3~q\) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ & ( ((\recop|impl_datapath|fetch_state.FETCH_2~q\ & 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\)) # (\recop|impl_datapath|fetch_state.FETCH_3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100110011001111110011001100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_3~q\,
	datac => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_2~q\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~2_combout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~2_combout\,
	combout => \recop|impl_datapath|Selector34~0_combout\);

-- Location: FF_X47_Y23_N26
\recop|impl_datapath|inst_fetched_signal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|Selector34~0_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|inst_fetched_signal~q\);

-- Location: MLABCELL_X47_Y23_N27
\recop|impl_control_unit|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Selector5~0_combout\ = ( \recop|impl_control_unit|state.T1~q\ & ( (!\recop|impl_control_unit|state.T0~q\) # ((!\recop|impl_datapath|inst_fetched_signal~q\ & \recop|impl_control_unit|next_state.T1~q\)) ) ) # ( 
-- !\recop|impl_control_unit|state.T1~q\ & ( !\recop|impl_control_unit|state.T0~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111110101111000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|ALT_INV_inst_fetched_signal~q\,
	datac => \recop|impl_control_unit|ALT_INV_state.T0~q\,
	datad => \recop|impl_control_unit|ALT_INV_next_state.T1~q\,
	dataf => \recop|impl_control_unit|ALT_INV_state.T1~q\,
	combout => \recop|impl_control_unit|Selector5~0_combout\);

-- Location: FF_X47_Y23_N28
\recop|impl_control_unit|next_state.T1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_control_unit|Selector5~0_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|next_state.T1~q\);

-- Location: FF_X47_Y23_N38
\recop|impl_control_unit|state.T1~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_control_unit|next_state.T1~q\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|state.T1~DUPLICATE_q\);

-- Location: MLABCELL_X47_Y23_N54
\recop|impl_control_unit|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Selector6~0_combout\ = ( \recop|impl_control_unit|state.T2~q\ ) # ( !\recop|impl_control_unit|state.T2~q\ & ( (\recop|impl_control_unit|state.T1~DUPLICATE_q\ & (!\recop|impl_datapath|inst_fetched_signal~q\ & 
-- \recop|impl_control_unit|next_state.T3~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_state.T1~DUPLICATE_q\,
	datac => \recop|impl_datapath|ALT_INV_inst_fetched_signal~q\,
	datad => \recop|impl_control_unit|ALT_INV_next_state.T3~q\,
	dataf => \recop|impl_control_unit|ALT_INV_state.T2~q\,
	combout => \recop|impl_control_unit|Selector6~0_combout\);

-- Location: FF_X47_Y23_N55
\recop|impl_control_unit|next_state.T3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_control_unit|Selector6~0_combout\,
	ena => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|next_state.T3~q\);

-- Location: FF_X48_Y23_N52
\recop|impl_control_unit|state.T3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_control_unit|next_state.T3~q\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|state.T3~q\);

-- Location: MLABCELL_X52_Y25_N0
\recop|impl_control_unit|Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Selector8~0_combout\ = (\recop|impl_datapath|impl_ir|opcode_signal\(2) & (((\recop|impl_control_unit|state.T1~q\ & \recop|impl_control_unit|Equal1~0_combout\)) # (\recop|impl_control_unit|state.T2~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110111000000000011011100000000001101110000000000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_state.T1~q\,
	datab => \recop|impl_control_unit|ALT_INV_state.T2~q\,
	datac => \recop|impl_control_unit|ALT_INV_Equal1~0_combout\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(2),
	combout => \recop|impl_control_unit|Selector8~0_combout\);

-- Location: MLABCELL_X52_Y25_N39
\recop|impl_control_unit|pc_mode_signal[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|pc_mode_signal[1]~7_combout\ = ( \recop|impl_datapath|impl_ir|opcode_signal\(3) & ( (!\recop|impl_control_unit|Equal1~0_combout\ & (\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ & 
-- \recop|impl_control_unit|state.T1~q\)) ) ) # ( !\recop|impl_datapath|impl_ir|opcode_signal\(3) & ( (\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ & (\recop|impl_control_unit|state.T1~q\ & ((!\recop|impl_control_unit|Equal1~0_combout\) # 
-- (!\recop|impl_datapath|impl_ir|opcode_signal\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001110000000000000111000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_Equal1~0_combout\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(2),
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal[7]~DUPLICATE_q\,
	datad => \recop|impl_control_unit|ALT_INV_state.T1~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(3),
	combout => \recop|impl_control_unit|pc_mode_signal[1]~7_combout\);

-- Location: MLABCELL_X52_Y25_N18
\recop|impl_control_unit|Selector8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Selector8~1_combout\ = ( \recop|impl_control_unit|pc_mode_signal[1]~7_combout\ & ( ((!\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ $ (!\recop|impl_datapath|impl_ir|opcode_signal\(6))) # 
-- (\recop|impl_control_unit|Selector8~0_combout\)) # (\recop|impl_control_unit|state.T3~q\) ) ) # ( !\recop|impl_control_unit|pc_mode_signal[1]~7_combout\ & ( (((!\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ & 
-- \recop|impl_datapath|impl_ir|opcode_signal\(6))) # (\recop|impl_control_unit|Selector8~0_combout\)) # (\recop|impl_control_unit|state.T3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110111111111010111011111111101111101111111110111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_state.T3~q\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal[7]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(6),
	datad => \recop|impl_control_unit|ALT_INV_Selector8~0_combout\,
	dataf => \recop|impl_control_unit|ALT_INV_pc_mode_signal[1]~7_combout\,
	combout => \recop|impl_control_unit|Selector8~1_combout\);

-- Location: FF_X52_Y25_N20
\recop|impl_control_unit|pc_mode_signal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_control_unit|Selector8~1_combout\,
	ena => \recop|impl_control_unit|pc_mode_signal[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|pc_mode_signal\(1));

-- Location: FF_X48_Y25_N44
\recop|impl_datapath|impl_pc|pc_out_signal[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pc|Mux1~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pc|pc_out_signal\(13));

-- Location: LABCELL_X48_Y25_N36
\recop|impl_datapath|impl_pc|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Add1~49_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal\(13) ) + ( GND ) + ( \recop|impl_datapath|impl_pc|Add1~54\ ))
-- \recop|impl_datapath|impl_pc|Add1~50\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal\(13) ) + ( GND ) + ( \recop|impl_datapath|impl_pc|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(13),
	cin => \recop|impl_datapath|impl_pc|Add1~54\,
	sumout => \recop|impl_datapath|impl_pc|Add1~49_sumout\,
	cout => \recop|impl_datapath|impl_pc|Add1~50\);

-- Location: LABCELL_X48_Y25_N42
\recop|impl_datapath|impl_pc|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Mux1~0_combout\ = ( \recop|impl_datapath|impl_pc|Add1~49_sumout\ & ( \recop|impl_datapath|Add0~53_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(1) & (((\recop|impl_datapath|impl_rf|Mux34~4_combout\) # 
-- (\recop|impl_control_unit|pc_mode_signal\(0))))) # (\recop|impl_control_unit|pc_mode_signal\(1) & (((!\recop|impl_control_unit|pc_mode_signal\(0))) # (\recop|impl_datapath|impl_ir|operand_signal\(13)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pc|Add1~49_sumout\ & ( \recop|impl_datapath|Add0~53_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(1) & (((\recop|impl_datapath|impl_rf|Mux34~4_combout\) # (\recop|impl_control_unit|pc_mode_signal\(0))))) # 
-- (\recop|impl_control_unit|pc_mode_signal\(1) & (\recop|impl_datapath|impl_ir|operand_signal\(13) & (\recop|impl_control_unit|pc_mode_signal\(0)))) ) ) ) # ( \recop|impl_datapath|impl_pc|Add1~49_sumout\ & ( !\recop|impl_datapath|Add0~53_sumout\ & ( 
-- (!\recop|impl_control_unit|pc_mode_signal\(1) & (((!\recop|impl_control_unit|pc_mode_signal\(0) & \recop|impl_datapath|impl_rf|Mux34~4_combout\)))) # (\recop|impl_control_unit|pc_mode_signal\(1) & (((!\recop|impl_control_unit|pc_mode_signal\(0))) # 
-- (\recop|impl_datapath|impl_ir|operand_signal\(13)))) ) ) ) # ( !\recop|impl_datapath|impl_pc|Add1~49_sumout\ & ( !\recop|impl_datapath|Add0~53_sumout\ & ( (!\recop|impl_control_unit|pc_mode_signal\(1) & (((!\recop|impl_control_unit|pc_mode_signal\(0) & 
-- \recop|impl_datapath|impl_rf|Mux34~4_combout\)))) # (\recop|impl_control_unit|pc_mode_signal\(1) & (\recop|impl_datapath|impl_ir|operand_signal\(13) & (\recop|impl_control_unit|pc_mode_signal\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(1),
	datab => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(13),
	datac => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(0),
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux34~4_combout\,
	datae => \recop|impl_datapath|impl_pc|ALT_INV_Add1~49_sumout\,
	dataf => \recop|impl_datapath|ALT_INV_Add0~53_sumout\,
	combout => \recop|impl_datapath|impl_pc|Mux1~0_combout\);

-- Location: FF_X48_Y25_N43
\recop|impl_datapath|impl_pc|pc_out_signal[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pc|Mux1~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pc|pc_out_signal[13]~DUPLICATE_q\);

-- Location: MLABCELL_X47_Y21_N39
\recop|impl_datapath|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|Add0~53_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal[13]~DUPLICATE_q\ ) + ( GND ) + ( \recop|impl_datapath|Add0~58\ ))
-- \recop|impl_datapath|Add0~54\ = CARRY(( \recop|impl_datapath|impl_pc|pc_out_signal[13]~DUPLICATE_q\ ) + ( GND ) + ( \recop|impl_datapath|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal[13]~DUPLICATE_q\,
	cin => \recop|impl_datapath|Add0~58\,
	sumout => \recop|impl_datapath|Add0~53_sumout\,
	cout => \recop|impl_datapath|Add0~54\);

-- Location: FF_X47_Y21_N41
\recop|impl_datapath|prog_mem_in[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|Add0~53_sumout\,
	asdata => \recop|impl_datapath|impl_pc|pc_out_signal[13]~DUPLICATE_q\,
	sload => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_2~q\,
	ena => \recop|impl_datapath|prog_mem_in[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|prog_mem_in\(13));

-- Location: LABCELL_X46_Y21_N45
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\ = ( \recop|impl_datapath|prog_mem_in\(14) & ( \recop|impl_datapath|prog_mem_in\(12) & ( \recop|impl_datapath|prog_mem_in\(13) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|ALT_INV_prog_mem_in\(13),
	datae => \recop|impl_datapath|ALT_INV_prog_mem_in\(14),
	dataf => \recop|impl_datapath|ALT_INV_prog_mem_in\(12),
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\);

-- Location: LABCELL_X48_Y21_N30
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a110\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a78\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a94\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a126\))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a110\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a78\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & (((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a94\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a126\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a110\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a78\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a94\ 
-- & \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0))))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a126\))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a110\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a78\ & ( (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a94\))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a\(1) & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a126\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a126\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a94\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a110\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a78\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X42_Y21_N42
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a14\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a62\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a30\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a46\)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a14\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a62\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a30\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a46\)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a14\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a62\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a30\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a46\))) ) ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a14\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a62\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a30\)))) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a46\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a46\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a30\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a14\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a62\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X47_Y21_N48
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ & ( (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ & 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~0_combout\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~1_combout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\);

-- Location: FF_X48_Y21_N13
\recop|impl_datapath|fetch_inst_2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sclr => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_3~q\,
	sload => VCC,
	ena => \recop|impl_datapath|fetch_inst_2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_2\(14));

-- Location: LABCELL_X48_Y24_N36
\recop|impl_datapath|impl_ir|operand_signal[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_ir|operand_signal[14]~feeder_combout\ = ( \recop|impl_datapath|fetch_inst_2\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|ALT_INV_fetch_inst_2\(14),
	combout => \recop|impl_datapath|impl_ir|operand_signal[14]~feeder_combout\);

-- Location: FF_X48_Y24_N37
\recop|impl_datapath|impl_ir|operand_signal[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_ir|operand_signal[14]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|operand_signal\(14));

-- Location: LABCELL_X48_Y25_N39
\recop|impl_datapath|impl_pc|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Add1~45_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal\(14) ) + ( GND ) + ( \recop|impl_datapath|impl_pc|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(14),
	cin => \recop|impl_datapath|impl_pc|Add1~50\,
	sumout => \recop|impl_datapath|impl_pc|Add1~45_sumout\);

-- Location: LABCELL_X51_Y25_N6
\recop|impl_datapath|impl_pc|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pc|Mux0~0_combout\ = ( \recop|impl_control_unit|pc_mode_signal\(1) & ( \recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|impl_ir|operand_signal\(14) ) ) ) # ( !\recop|impl_control_unit|pc_mode_signal\(1) & ( 
-- \recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|Add0~49_sumout\ ) ) ) # ( \recop|impl_control_unit|pc_mode_signal\(1) & ( !\recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|impl_pc|Add1~45_sumout\ ) ) ) # ( 
-- !\recop|impl_control_unit|pc_mode_signal\(1) & ( !\recop|impl_control_unit|pc_mode_signal\(0) & ( \recop|impl_datapath|impl_rf|Mux33~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|ALT_INV_Add0~49_sumout\,
	datab => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(14),
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux33~4_combout\,
	datad => \recop|impl_datapath|impl_pc|ALT_INV_Add1~45_sumout\,
	datae => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(1),
	dataf => \recop|impl_control_unit|ALT_INV_pc_mode_signal\(0),
	combout => \recop|impl_datapath|impl_pc|Mux0~0_combout\);

-- Location: FF_X51_Y25_N8
\recop|impl_datapath|impl_pc|pc_out_signal[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pc|Mux0~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|impl_pc|pc_out_signal[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pc|pc_out_signal\(14));

-- Location: MLABCELL_X47_Y21_N42
\recop|impl_datapath|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|Add0~49_sumout\ = SUM(( \recop|impl_datapath|impl_pc|pc_out_signal\(14) ) + ( GND ) + ( \recop|impl_datapath|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \recop|impl_datapath|impl_pc|ALT_INV_pc_out_signal\(14),
	cin => \recop|impl_datapath|Add0~54\,
	sumout => \recop|impl_datapath|Add0~49_sumout\);

-- Location: FF_X47_Y21_N44
\recop|impl_datapath|prog_mem_in[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|Add0~49_sumout\,
	asdata => \recop|impl_datapath|impl_pc|pc_out_signal\(14),
	sload => \recop|impl_datapath|ALT_INV_fetch_state.FETCH_2~q\,
	ena => \recop|impl_datapath|prog_mem_in[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|prog_mem_in\(14));

-- Location: FF_X46_Y21_N34
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|prog_mem_in\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\);

-- Location: MLABCELL_X47_Y17_N54
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a45\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a61\ & ( ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a13\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a29\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a45\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a61\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a13\)))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a29\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a45\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a61\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a13\)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a29\))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a45\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a61\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a13\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a29\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a13\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a45\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a61\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X57_Y17_N30
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a77\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a93\ & ( (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a109\)) # 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a125\)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a77\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a93\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a109\))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a125\)))) ) ) ) # ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a77\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a93\ & ( 
-- (!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a109\)))) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a125\)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a77\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a93\ & ( 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a109\)) # (\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ram_block1a125\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a109\,
	datad => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a125\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a77\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_ram_block1a93\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X47_Y17_N42
\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\ = ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ ) ) # ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ & ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ & ( \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) ) # ( 
-- \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ & ( !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ & ( 
-- !\recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datae => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~1_combout\,
	dataf => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~0_combout\,
	combout => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\);

-- Location: FF_X47_Y17_N44
\recop|impl_datapath|fetch_inst_1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_pm|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	ena => \recop|impl_datapath|fetch_state.FETCH_2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|fetch_inst_1\(13));

-- Location: MLABCELL_X47_Y25_N48
\recop|impl_datapath|impl_ir|opcode_signal[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_ir|opcode_signal[5]~feeder_combout\ = ( \recop|impl_datapath|fetch_inst_1\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \recop|impl_datapath|ALT_INV_fetch_inst_1\(13),
	combout => \recop|impl_datapath|impl_ir|opcode_signal[5]~feeder_combout\);

-- Location: FF_X47_Y25_N49
\recop|impl_datapath|impl_ir|opcode_signal[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_datapath|impl_ir|opcode_signal[5]~feeder_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_ir|opcode_signal\(5));

-- Location: LABCELL_X50_Y25_N6
\recop|impl_control_unit|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_control_unit|Selector11~0_combout\ = ( \recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ & ( !\recop|impl_control_unit|state.T3~q\ ) ) # ( !\recop|impl_datapath|impl_ir|opcode_signal[7]~DUPLICATE_q\ & ( 
-- (!\recop|impl_control_unit|state.T3~q\ & (((!\recop|impl_control_unit|alu_clr_z_flag_signal~0_combout\) # (\recop|impl_datapath|impl_ir|opcode_signal\(1))) # (\recop|impl_datapath|impl_ir|opcode_signal\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111100000000110111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(5),
	datab => \recop|impl_control_unit|ALT_INV_alu_clr_z_flag_signal~0_combout\,
	datac => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal\(1),
	datad => \recop|impl_control_unit|ALT_INV_state.T3~q\,
	dataf => \recop|impl_datapath|impl_ir|ALT_INV_opcode_signal[7]~DUPLICATE_q\,
	combout => \recop|impl_control_unit|Selector11~0_combout\);

-- Location: FF_X50_Y25_N8
\recop|impl_control_unit|rf_sel_in_signal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \recop|impl_control_unit|Selector11~0_combout\,
	ena => \recop|impl_control_unit|rf_sel_in_signal[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_control_unit|rf_sel_in_signal\(1));

-- Location: LABCELL_X51_Y22_N18
\recop|impl_datapath|impl_rf|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux7~1_combout\ = ( \recop|impl_control_unit|rf_sel_in_signal\(2) & ( (!\recop|impl_control_unit|rf_sel_in_signal\(1) & !\recop|impl_control_unit|rf_sel_in_signal\(0)) ) ) # ( !\recop|impl_control_unit|rf_sel_in_signal\(2) & ( 
-- !\recop|impl_control_unit|rf_sel_in_signal\(1) $ (\recop|impl_control_unit|rf_sel_in_signal\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011110000111100001111000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_control_unit|ALT_INV_rf_sel_in_signal\(1),
	datac => \recop|impl_control_unit|ALT_INV_rf_sel_in_signal\(0),
	dataf => \recop|impl_control_unit|ALT_INV_rf_sel_in_signal\(2),
	combout => \recop|impl_datapath|impl_rf|Mux7~1_combout\);

-- Location: MLABCELL_X52_Y24_N45
\recop|impl_datapath|impl_rf|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux12~0_combout\ = ( \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(3) & ( \recop|impl_datapath|impl_alu|result\(3) & ( (!\recop|impl_datapath|impl_rf|Mux7~1_combout\ & 
-- (\recop|impl_datapath|impl_rf|Mux7~0_combout\)) # (\recop|impl_datapath|impl_rf|Mux7~1_combout\ & ((!\recop|impl_datapath|impl_rf|Mux7~0_combout\) # (\recop|impl_datapath|impl_ir|operand_signal\(3)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(3) & ( \recop|impl_datapath|impl_alu|result\(3) & ( (\recop|impl_datapath|impl_rf|Mux7~1_combout\ & ((!\recop|impl_datapath|impl_rf|Mux7~0_combout\) # 
-- (\recop|impl_datapath|impl_ir|operand_signal\(3)))) ) ) ) # ( \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(3) & ( !\recop|impl_datapath|impl_alu|result\(3) & ( (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & 
-- ((!\recop|impl_datapath|impl_rf|Mux7~1_combout\) # (\recop|impl_datapath|impl_ir|operand_signal\(3)))) ) ) ) # ( !\recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|q_a\(3) & ( !\recop|impl_datapath|impl_alu|result\(3) & ( 
-- (\recop|impl_datapath|impl_rf|Mux7~1_combout\ & (\recop|impl_datapath|impl_rf|Mux7~0_combout\ & \recop|impl_datapath|impl_ir|operand_signal\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001001000100011001101000100010101010110011001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~1_combout\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux7~0_combout\,
	datad => \recop|impl_datapath|impl_ir|ALT_INV_operand_signal\(3),
	datae => \recop|impl_datapath|impl_dm|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	dataf => \recop|impl_datapath|impl_alu|ALT_INV_result\(3),
	combout => \recop|impl_datapath|impl_rf|Mux12~0_combout\);

-- Location: FF_X57_Y21_N32
\recop|impl_datapath|impl_rf|regs[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \recop|impl_datapath|impl_rf|Mux12~0_combout\,
	clrn => \ALT_INV_KEY[0]~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \recop|impl_datapath|impl_rf|regs[3][3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \recop|impl_datapath|impl_rf|regs[3][3]~q\);

-- Location: IOIBUF_X58_Y0_N58
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LABCELL_X57_Y21_N24
\recop|impl_datapath|impl_rf|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux28~0_combout\ = ( \recop|impl_datapath|impl_rf|regs[2][3]~q\ & ( \recop|impl_datapath|impl_rf|regs[0][3]~q\ & ( (!\SW[0]~input_o\) # ((!\SW[1]~input_o\ & ((\recop|impl_datapath|impl_rf|regs[1][3]~q\))) # (\SW[1]~input_o\ & 
-- (\recop|impl_datapath|impl_rf|regs[3][3]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[2][3]~q\ & ( \recop|impl_datapath|impl_rf|regs[0][3]~q\ & ( (!\SW[1]~input_o\ & (((!\SW[0]~input_o\) # (\recop|impl_datapath|impl_rf|regs[1][3]~q\)))) # 
-- (\SW[1]~input_o\ & (\recop|impl_datapath|impl_rf|regs[3][3]~q\ & (\SW[0]~input_o\))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[2][3]~q\ & ( !\recop|impl_datapath|impl_rf|regs[0][3]~q\ & ( (!\SW[1]~input_o\ & (((\SW[0]~input_o\ & 
-- \recop|impl_datapath|impl_rf|regs[1][3]~q\)))) # (\SW[1]~input_o\ & (((!\SW[0]~input_o\)) # (\recop|impl_datapath|impl_rf|regs[3][3]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[2][3]~q\ & ( !\recop|impl_datapath|impl_rf|regs[0][3]~q\ & ( 
-- (\SW[0]~input_o\ & ((!\SW[1]~input_o\ & ((\recop|impl_datapath|impl_rf|regs[1][3]~q\))) # (\SW[1]~input_o\ & (\recop|impl_datapath|impl_rf|regs[3][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][3]~q\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][3]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][3]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][3]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux28~0_combout\);

-- Location: IOIBUF_X50_Y0_N75
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: MLABCELL_X52_Y22_N24
\recop|impl_datapath|impl_rf|Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux28~3_combout\ = ( \recop|impl_datapath|impl_rf|regs[15][3]~q\ & ( \SW[0]~input_o\ & ( (\recop|impl_datapath|impl_rf|regs[13][3]~q\) # (\SW[1]~input_o\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[15][3]~q\ & ( 
-- \SW[0]~input_o\ & ( (!\SW[1]~input_o\ & \recop|impl_datapath|impl_rf|regs[13][3]~q\) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[15][3]~q\ & ( !\SW[0]~input_o\ & ( (!\SW[1]~input_o\ & ((\recop|impl_datapath|impl_rf|regs[12][3]~q\))) # (\SW[1]~input_o\ & 
-- (\recop|impl_datapath|impl_rf|regs[14][3]~q\)) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[15][3]~q\ & ( !\SW[0]~input_o\ & ( (!\SW[1]~input_o\ & ((\recop|impl_datapath|impl_rf|regs[12][3]~q\))) # (\SW[1]~input_o\ & 
-- (\recop|impl_datapath|impl_rf|regs[14][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][3]~q\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][3]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][3]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][3]~q\,
	dataf => \ALT_INV_SW[0]~input_o\,
	combout => \recop|impl_datapath|impl_rf|Mux28~3_combout\);

-- Location: IOIBUF_X52_Y0_N18
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: MLABCELL_X59_Y21_N24
\recop|impl_datapath|impl_rf|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux28~1_combout\ = ( \recop|impl_datapath|impl_rf|regs[6][3]~q\ & ( \SW[0]~input_o\ & ( (!\SW[1]~input_o\ & (\recop|impl_datapath|impl_rf|regs[5][3]~q\)) # (\SW[1]~input_o\ & ((\recop|impl_datapath|impl_rf|regs[7][3]~q\))) ) ) 
-- ) # ( !\recop|impl_datapath|impl_rf|regs[6][3]~q\ & ( \SW[0]~input_o\ & ( (!\SW[1]~input_o\ & (\recop|impl_datapath|impl_rf|regs[5][3]~q\)) # (\SW[1]~input_o\ & ((\recop|impl_datapath|impl_rf|regs[7][3]~q\))) ) ) ) # ( 
-- \recop|impl_datapath|impl_rf|regs[6][3]~q\ & ( !\SW[0]~input_o\ & ( (\SW[1]~input_o\) # (\recop|impl_datapath|impl_rf|regs[4][3]~q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[6][3]~q\ & ( !\SW[0]~input_o\ & ( (\recop|impl_datapath|impl_rf|regs[4][3]~q\ 
-- & !\SW[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][3]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][3]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][3]~q\,
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][3]~q\,
	dataf => \ALT_INV_SW[0]~input_o\,
	combout => \recop|impl_datapath|impl_rf|Mux28~1_combout\);

-- Location: LABCELL_X57_Y22_N54
\recop|impl_datapath|impl_rf|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux28~2_combout\ = ( \recop|impl_datapath|impl_rf|regs[8][3]~q\ & ( \recop|impl_datapath|impl_rf|regs[10][3]~q\ & ( (!\SW[0]~input_o\) # ((!\SW[1]~input_o\ & ((\recop|impl_datapath|impl_rf|regs[9][3]~q\))) # (\SW[1]~input_o\ & 
-- (\recop|impl_datapath|impl_rf|regs[11][3]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[8][3]~q\ & ( \recop|impl_datapath|impl_rf|regs[10][3]~q\ & ( (!\SW[0]~input_o\ & (((\SW[1]~input_o\)))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\ & 
-- ((\recop|impl_datapath|impl_rf|regs[9][3]~q\))) # (\SW[1]~input_o\ & (\recop|impl_datapath|impl_rf|regs[11][3]~q\)))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[8][3]~q\ & ( !\recop|impl_datapath|impl_rf|regs[10][3]~q\ & ( (!\SW[0]~input_o\ & 
-- (((!\SW[1]~input_o\)))) # (\SW[0]~input_o\ & ((!\SW[1]~input_o\ & ((\recop|impl_datapath|impl_rf|regs[9][3]~q\))) # (\SW[1]~input_o\ & (\recop|impl_datapath|impl_rf|regs[11][3]~q\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[8][3]~q\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[10][3]~q\ & ( (\SW[0]~input_o\ & ((!\SW[1]~input_o\ & ((\recop|impl_datapath|impl_rf|regs[9][3]~q\))) # (\SW[1]~input_o\ & (\recop|impl_datapath|impl_rf|regs[11][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][3]~q\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][3]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][3]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][3]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux28~2_combout\);

-- Location: LABCELL_X56_Y18_N24
\recop|impl_datapath|impl_rf|Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux28~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux28~1_combout\ & ( \recop|impl_datapath|impl_rf|Mux28~2_combout\ & ( (!\SW[3]~input_o\ & (((\SW[2]~input_o\)) # (\recop|impl_datapath|impl_rf|Mux28~0_combout\))) # 
-- (\SW[3]~input_o\ & (((!\SW[2]~input_o\) # (\recop|impl_datapath|impl_rf|Mux28~3_combout\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux28~1_combout\ & ( \recop|impl_datapath|impl_rf|Mux28~2_combout\ & ( (!\SW[3]~input_o\ & 
-- (\recop|impl_datapath|impl_rf|Mux28~0_combout\ & ((!\SW[2]~input_o\)))) # (\SW[3]~input_o\ & (((!\SW[2]~input_o\) # (\recop|impl_datapath|impl_rf|Mux28~3_combout\)))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux28~1_combout\ & ( 
-- !\recop|impl_datapath|impl_rf|Mux28~2_combout\ & ( (!\SW[3]~input_o\ & (((\SW[2]~input_o\)) # (\recop|impl_datapath|impl_rf|Mux28~0_combout\))) # (\SW[3]~input_o\ & (((\recop|impl_datapath|impl_rf|Mux28~3_combout\ & \SW[2]~input_o\)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux28~1_combout\ & ( !\recop|impl_datapath|impl_rf|Mux28~2_combout\ & ( (!\SW[3]~input_o\ & (\recop|impl_datapath|impl_rf|Mux28~0_combout\ & ((!\SW[2]~input_o\)))) # (\SW[3]~input_o\ & 
-- (((\recop|impl_datapath|impl_rf|Mux28~3_combout\ & \SW[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux28~0_combout\,
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux28~3_combout\,
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux28~1_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux28~2_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux28~4_combout\);

-- Location: LABCELL_X50_Y20_N0
\recop|impl_datapath|impl_rf|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux29~0_combout\ = ( \recop|impl_datapath|impl_rf|regs[4][2]~q\ & ( \SW[2]~input_o\ & ( (!\SW[3]~input_o\) # (\recop|impl_datapath|impl_rf|regs[12][2]~q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[4][2]~q\ & ( 
-- \SW[2]~input_o\ & ( (\recop|impl_datapath|impl_rf|regs[12][2]~q\ & \SW[3]~input_o\) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[4][2]~q\ & ( !\SW[2]~input_o\ & ( (!\SW[3]~input_o\ & ((\recop|impl_datapath|impl_rf|regs[0][2]~q\))) # (\SW[3]~input_o\ & 
-- (\recop|impl_datapath|impl_rf|regs[8][2]~q\)) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[4][2]~q\ & ( !\SW[2]~input_o\ & ( (!\SW[3]~input_o\ & ((\recop|impl_datapath|impl_rf|regs[0][2]~q\))) # (\SW[3]~input_o\ & 
-- (\recop|impl_datapath|impl_rf|regs[8][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][2]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][2]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][2]~q\,
	datad => \ALT_INV_SW[3]~input_o\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][2]~q\,
	dataf => \ALT_INV_SW[2]~input_o\,
	combout => \recop|impl_datapath|impl_rf|Mux29~0_combout\);

-- Location: LABCELL_X51_Y19_N57
\recop|impl_datapath|impl_rf|Mux29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux29~3_combout\ = ( \SW[2]~input_o\ & ( \recop|impl_datapath|impl_rf|regs[7][2]~q\ & ( (!\SW[3]~input_o\) # (\recop|impl_datapath|impl_rf|regs[15][2]~q\) ) ) ) # ( !\SW[2]~input_o\ & ( 
-- \recop|impl_datapath|impl_rf|regs[7][2]~q\ & ( (!\SW[3]~input_o\ & ((\recop|impl_datapath|impl_rf|regs[3][2]~q\))) # (\SW[3]~input_o\ & (\recop|impl_datapath|impl_rf|regs[11][2]~q\)) ) ) ) # ( \SW[2]~input_o\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[7][2]~q\ & ( (\SW[3]~input_o\ & \recop|impl_datapath|impl_rf|regs[15][2]~q\) ) ) ) # ( !\SW[2]~input_o\ & ( !\recop|impl_datapath|impl_rf|regs[7][2]~q\ & ( (!\SW[3]~input_o\ & 
-- ((\recop|impl_datapath|impl_rf|regs[3][2]~q\))) # (\SW[3]~input_o\ & (\recop|impl_datapath|impl_rf|regs[11][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000000101010100011011000110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][2]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][2]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][2]~q\,
	datae => \ALT_INV_SW[2]~input_o\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][2]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux29~3_combout\);

-- Location: LABCELL_X50_Y20_N45
\recop|impl_datapath|impl_rf|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux29~2_combout\ = ( \SW[3]~input_o\ & ( \recop|impl_datapath|impl_rf|regs[6][2]~q\ & ( (!\SW[2]~input_o\ & (\recop|impl_datapath|impl_rf|regs[10][2]~q\)) # (\SW[2]~input_o\ & ((\recop|impl_datapath|impl_rf|regs[14][2]~q\))) ) 
-- ) ) # ( !\SW[3]~input_o\ & ( \recop|impl_datapath|impl_rf|regs[6][2]~q\ & ( (\recop|impl_datapath|impl_rf|regs[2][2]~q\) # (\SW[2]~input_o\) ) ) ) # ( \SW[3]~input_o\ & ( !\recop|impl_datapath|impl_rf|regs[6][2]~q\ & ( (!\SW[2]~input_o\ & 
-- (\recop|impl_datapath|impl_rf|regs[10][2]~q\)) # (\SW[2]~input_o\ & ((\recop|impl_datapath|impl_rf|regs[14][2]~q\))) ) ) ) # ( !\SW[3]~input_o\ & ( !\recop|impl_datapath|impl_rf|regs[6][2]~q\ & ( (!\SW[2]~input_o\ & 
-- \recop|impl_datapath|impl_rf|regs[2][2]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100010001110100011100110011111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][2]~q\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][2]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][2]~q\,
	datae => \ALT_INV_SW[3]~input_o\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][2]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux29~2_combout\);

-- Location: LABCELL_X50_Y19_N57
\recop|impl_datapath|impl_rf|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux29~1_combout\ = ( \recop|impl_datapath|impl_rf|regs[5][2]~q\ & ( \recop|impl_datapath|impl_rf|regs[9][2]~q\ & ( (!\SW[2]~input_o\ & (((\SW[3]~input_o\)) # (\recop|impl_datapath|impl_rf|regs[1][2]~q\))) # (\SW[2]~input_o\ & 
-- (((!\SW[3]~input_o\) # (\recop|impl_datapath|impl_rf|regs[13][2]~q\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[5][2]~q\ & ( \recop|impl_datapath|impl_rf|regs[9][2]~q\ & ( (!\SW[2]~input_o\ & (((\SW[3]~input_o\)) # 
-- (\recop|impl_datapath|impl_rf|regs[1][2]~q\))) # (\SW[2]~input_o\ & (((\SW[3]~input_o\ & \recop|impl_datapath|impl_rf|regs[13][2]~q\)))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[5][2]~q\ & ( !\recop|impl_datapath|impl_rf|regs[9][2]~q\ & ( 
-- (!\SW[2]~input_o\ & (\recop|impl_datapath|impl_rf|regs[1][2]~q\ & (!\SW[3]~input_o\))) # (\SW[2]~input_o\ & (((!\SW[3]~input_o\) # (\recop|impl_datapath|impl_rf|regs[13][2]~q\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[5][2]~q\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[9][2]~q\ & ( (!\SW[2]~input_o\ & (\recop|impl_datapath|impl_rf|regs[1][2]~q\ & (!\SW[3]~input_o\))) # (\SW[2]~input_o\ & (((\SW[3]~input_o\ & \recop|impl_datapath|impl_rf|regs[13][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][2]~q\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][2]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][2]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][2]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux29~1_combout\);

-- Location: MLABCELL_X52_Y7_N15
\recop|impl_datapath|impl_rf|Mux29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux29~4_combout\ = ( \SW[0]~input_o\ & ( \SW[1]~input_o\ & ( \recop|impl_datapath|impl_rf|Mux29~3_combout\ ) ) ) # ( !\SW[0]~input_o\ & ( \SW[1]~input_o\ & ( \recop|impl_datapath|impl_rf|Mux29~2_combout\ ) ) ) # ( 
-- \SW[0]~input_o\ & ( !\SW[1]~input_o\ & ( \recop|impl_datapath|impl_rf|Mux29~1_combout\ ) ) ) # ( !\SW[0]~input_o\ & ( !\SW[1]~input_o\ & ( \recop|impl_datapath|impl_rf|Mux29~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux29~0_combout\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux29~3_combout\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux29~2_combout\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux29~1_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \recop|impl_datapath|impl_rf|Mux29~4_combout\);

-- Location: LABCELL_X50_Y20_N36
\recop|impl_datapath|impl_rf|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux31~1_combout\ = ( \SW[3]~input_o\ & ( \recop|impl_datapath|impl_rf|regs[9][0]~q\ & ( (!\SW[2]~input_o\) # (\recop|impl_datapath|impl_rf|regs[13][0]~q\) ) ) ) # ( !\SW[3]~input_o\ & ( 
-- \recop|impl_datapath|impl_rf|regs[9][0]~q\ & ( (!\SW[2]~input_o\ & (\recop|impl_datapath|impl_rf|regs[1][0]~q\)) # (\SW[2]~input_o\ & ((\recop|impl_datapath|impl_rf|regs[5][0]~q\))) ) ) ) # ( \SW[3]~input_o\ & ( !\recop|impl_datapath|impl_rf|regs[9][0]~q\ 
-- & ( (\recop|impl_datapath|impl_rf|regs[13][0]~q\ & \SW[2]~input_o\) ) ) ) # ( !\SW[3]~input_o\ & ( !\recop|impl_datapath|impl_rf|regs[9][0]~q\ & ( (!\SW[2]~input_o\ & (\recop|impl_datapath|impl_rf|regs[1][0]~q\)) # (\SW[2]~input_o\ & 
-- ((\recop|impl_datapath|impl_rf|regs[5][0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111000000000101010100110011000011111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][0]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][0]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][0]~q\,
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \ALT_INV_SW[3]~input_o\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][0]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux31~1_combout\);

-- Location: MLABCELL_X52_Y20_N24
\recop|impl_datapath|impl_rf|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux31~0_combout\ = ( \recop|impl_datapath|impl_rf|regs[0][0]~q\ & ( \recop|impl_datapath|impl_rf|regs[8][0]~q\ & ( (!\SW[2]~input_o\) # ((!\SW[3]~input_o\ & ((\recop|impl_datapath|impl_rf|regs[4][0]~q\))) # (\SW[3]~input_o\ & 
-- (\recop|impl_datapath|impl_rf|regs[12][0]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[0][0]~q\ & ( \recop|impl_datapath|impl_rf|regs[8][0]~q\ & ( (!\SW[3]~input_o\ & (((\recop|impl_datapath|impl_rf|regs[4][0]~q\ & \SW[2]~input_o\)))) # 
-- (\SW[3]~input_o\ & (((!\SW[2]~input_o\)) # (\recop|impl_datapath|impl_rf|regs[12][0]~q\))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[0][0]~q\ & ( !\recop|impl_datapath|impl_rf|regs[8][0]~q\ & ( (!\SW[3]~input_o\ & (((!\SW[2]~input_o\) # 
-- (\recop|impl_datapath|impl_rf|regs[4][0]~q\)))) # (\SW[3]~input_o\ & (\recop|impl_datapath|impl_rf|regs[12][0]~q\ & ((\SW[2]~input_o\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[0][0]~q\ & ( !\recop|impl_datapath|impl_rf|regs[8][0]~q\ & ( 
-- (\SW[2]~input_o\ & ((!\SW[3]~input_o\ & ((\recop|impl_datapath|impl_rf|regs[4][0]~q\))) # (\SW[3]~input_o\ & (\recop|impl_datapath|impl_rf|regs[12][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][0]~q\,
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][0]~q\,
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][0]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][0]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux31~0_combout\);

-- Location: MLABCELL_X52_Y21_N51
\recop|impl_datapath|impl_rf|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux31~3_combout\ = ( \recop|impl_datapath|impl_rf|regs[11][0]~q\ & ( \SW[3]~input_o\ & ( (!\SW[2]~input_o\) # (\recop|impl_datapath|impl_rf|regs[15][0]~q\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[11][0]~q\ & ( 
-- \SW[3]~input_o\ & ( (\recop|impl_datapath|impl_rf|regs[15][0]~q\ & \SW[2]~input_o\) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[11][0]~q\ & ( !\SW[3]~input_o\ & ( (!\SW[2]~input_o\ & (\recop|impl_datapath|impl_rf|regs[3][0]~q\)) # (\SW[2]~input_o\ & 
-- ((\recop|impl_datapath|impl_rf|regs[7][0]~q\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[11][0]~q\ & ( !\SW[3]~input_o\ & ( (!\SW[2]~input_o\ & (\recop|impl_datapath|impl_rf|regs[3][0]~q\)) # (\SW[2]~input_o\ & 
-- ((\recop|impl_datapath|impl_rf|regs[7][0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][0]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][0]~q\,
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][0]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][0]~q\,
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \recop|impl_datapath|impl_rf|Mux31~3_combout\);

-- Location: LABCELL_X55_Y21_N42
\recop|impl_datapath|impl_rf|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux31~2_combout\ = ( \recop|impl_datapath|impl_rf|regs[2][0]~q\ & ( \recop|impl_datapath|impl_rf|regs[10][0]~q\ & ( (!\SW[2]~input_o\) # ((!\SW[3]~input_o\ & (\recop|impl_datapath|impl_rf|regs[6][0]~q\)) # (\SW[3]~input_o\ & 
-- ((\recop|impl_datapath|impl_rf|regs[14][0]~q\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[2][0]~q\ & ( \recop|impl_datapath|impl_rf|regs[10][0]~q\ & ( (!\SW[3]~input_o\ & (\recop|impl_datapath|impl_rf|regs[6][0]~q\ & (\SW[2]~input_o\))) # 
-- (\SW[3]~input_o\ & (((!\SW[2]~input_o\) # (\recop|impl_datapath|impl_rf|regs[14][0]~q\)))) ) ) ) # ( \recop|impl_datapath|impl_rf|regs[2][0]~q\ & ( !\recop|impl_datapath|impl_rf|regs[10][0]~q\ & ( (!\SW[3]~input_o\ & (((!\SW[2]~input_o\)) # 
-- (\recop|impl_datapath|impl_rf|regs[6][0]~q\))) # (\SW[3]~input_o\ & (((\SW[2]~input_o\ & \recop|impl_datapath|impl_rf|regs[14][0]~q\)))) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[2][0]~q\ & ( !\recop|impl_datapath|impl_rf|regs[10][0]~q\ & ( 
-- (\SW[2]~input_o\ & ((!\SW[3]~input_o\ & (\recop|impl_datapath|impl_rf|regs[6][0]~q\)) # (\SW[3]~input_o\ & ((\recop|impl_datapath|impl_rf|regs[14][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][0]~q\,
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][0]~q\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][0]~q\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][0]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux31~2_combout\);

-- Location: LABCELL_X57_Y22_N48
\recop|impl_datapath|impl_rf|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux31~4_combout\ = ( \SW[1]~input_o\ & ( \SW[0]~input_o\ & ( \recop|impl_datapath|impl_rf|Mux31~3_combout\ ) ) ) # ( !\SW[1]~input_o\ & ( \SW[0]~input_o\ & ( \recop|impl_datapath|impl_rf|Mux31~1_combout\ ) ) ) # ( 
-- \SW[1]~input_o\ & ( !\SW[0]~input_o\ & ( \recop|impl_datapath|impl_rf|Mux31~2_combout\ ) ) ) # ( !\SW[1]~input_o\ & ( !\SW[0]~input_o\ & ( \recop|impl_datapath|impl_rf|Mux31~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_Mux31~1_combout\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux31~0_combout\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux31~3_combout\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux31~2_combout\,
	datae => \ALT_INV_SW[1]~input_o\,
	dataf => \ALT_INV_SW[0]~input_o\,
	combout => \recop|impl_datapath|impl_rf|Mux31~4_combout\);

-- Location: LABCELL_X57_Y21_N36
\recop|impl_datapath|impl_rf|Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux30~3_combout\ = ( \SW[0]~input_o\ & ( \recop|impl_datapath|impl_rf|regs[14][1]~q\ & ( (!\SW[1]~input_o\ & ((!\recop|impl_datapath|impl_rf|regs[13][1]~q\))) # (\SW[1]~input_o\ & 
-- (!\recop|impl_datapath|impl_rf|regs[15][1]~q\)) ) ) ) # ( !\SW[0]~input_o\ & ( \recop|impl_datapath|impl_rf|regs[14][1]~q\ & ( (!\recop|impl_datapath|impl_rf|regs[12][1]~q\ & !\SW[1]~input_o\) ) ) ) # ( \SW[0]~input_o\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[14][1]~q\ & ( (!\SW[1]~input_o\ & ((!\recop|impl_datapath|impl_rf|regs[13][1]~q\))) # (\SW[1]~input_o\ & (!\recop|impl_datapath|impl_rf|regs[15][1]~q\)) ) ) ) # ( !\SW[0]~input_o\ & ( 
-- !\recop|impl_datapath|impl_rf|regs[14][1]~q\ & ( (!\recop|impl_datapath|impl_rf|regs[12][1]~q\) # (\SW[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111111111000000110010100000101000001111110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[12][1]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[15][1]~q\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[13][1]~q\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[14][1]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux30~3_combout\);

-- Location: LABCELL_X57_Y21_N57
\recop|impl_datapath|impl_rf|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux30~1_combout\ = ( \SW[0]~input_o\ & ( \recop|impl_datapath|impl_rf|regs[6][1]~q\ & ( (!\SW[1]~input_o\ & (!\recop|impl_datapath|impl_rf|regs[5][1]~q\)) # (\SW[1]~input_o\ & ((!\recop|impl_datapath|impl_rf|regs[7][1]~q\))) ) 
-- ) ) # ( !\SW[0]~input_o\ & ( \recop|impl_datapath|impl_rf|regs[6][1]~q\ & ( (!\SW[1]~input_o\ & !\recop|impl_datapath|impl_rf|regs[4][1]~q\) ) ) ) # ( \SW[0]~input_o\ & ( !\recop|impl_datapath|impl_rf|regs[6][1]~q\ & ( (!\SW[1]~input_o\ & 
-- (!\recop|impl_datapath|impl_rf|regs[5][1]~q\)) # (\SW[1]~input_o\ & ((!\recop|impl_datapath|impl_rf|regs[7][1]~q\))) ) ) ) # ( !\SW[0]~input_o\ & ( !\recop|impl_datapath|impl_rf|regs[6][1]~q\ & ( (!\recop|impl_datapath|impl_rf|regs[4][1]~q\) # 
-- (\SW[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101110111011000100010100000101000001101110110001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[5][1]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[4][1]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[7][1]~q\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_regs[6][1]~q\,
	combout => \recop|impl_datapath|impl_rf|Mux30~1_combout\);

-- Location: LABCELL_X57_Y22_N21
\recop|impl_datapath|impl_rf|Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux30~2_combout\ = ( \SW[1]~input_o\ & ( \SW[0]~input_o\ & ( !\recop|impl_datapath|impl_rf|regs[11][1]~q\ ) ) ) # ( !\SW[1]~input_o\ & ( \SW[0]~input_o\ & ( !\recop|impl_datapath|impl_rf|regs[9][1]~q\ ) ) ) # ( \SW[1]~input_o\ 
-- & ( !\SW[0]~input_o\ & ( !\recop|impl_datapath|impl_rf|regs[10][1]~q\ ) ) ) # ( !\SW[1]~input_o\ & ( !\SW[0]~input_o\ & ( !\recop|impl_datapath|impl_rf|regs[8][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010110011001100110011110000111100001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[8][1]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[10][1]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[9][1]~q\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_regs[11][1]~q\,
	datae => \ALT_INV_SW[1]~input_o\,
	dataf => \ALT_INV_SW[0]~input_o\,
	combout => \recop|impl_datapath|impl_rf|Mux30~2_combout\);

-- Location: LABCELL_X57_Y21_N33
\recop|impl_datapath|impl_rf|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux30~0_combout\ = ( \recop|impl_datapath|impl_rf|regs[0][1]~q\ & ( \SW[1]~input_o\ & ( (!\SW[0]~input_o\ & ((!\recop|impl_datapath|impl_rf|regs[2][1]~q\))) # (\SW[0]~input_o\ & (!\recop|impl_datapath|impl_rf|regs[3][1]~q\)) ) 
-- ) ) # ( !\recop|impl_datapath|impl_rf|regs[0][1]~q\ & ( \SW[1]~input_o\ & ( (!\SW[0]~input_o\ & ((!\recop|impl_datapath|impl_rf|regs[2][1]~q\))) # (\SW[0]~input_o\ & (!\recop|impl_datapath|impl_rf|regs[3][1]~q\)) ) ) ) # ( 
-- \recop|impl_datapath|impl_rf|regs[0][1]~q\ & ( !\SW[1]~input_o\ & ( (!\recop|impl_datapath|impl_rf|regs[1][1]~q\ & \SW[0]~input_o\) ) ) ) # ( !\recop|impl_datapath|impl_rf|regs[0][1]~q\ & ( !\SW[1]~input_o\ & ( 
-- (!\recop|impl_datapath|impl_rf|regs[1][1]~q\) # (!\SW[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010000000001010101011110000110011001111000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \recop|impl_datapath|impl_rf|ALT_INV_regs[1][1]~q\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_regs[3][1]~q\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_regs[2][1]~q\,
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_regs[0][1]~q\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \recop|impl_datapath|impl_rf|Mux30~0_combout\);

-- Location: LABCELL_X57_Y21_N18
\recop|impl_datapath|impl_rf|Mux30~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|impl_datapath|impl_rf|Mux30~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux30~2_combout\ & ( \recop|impl_datapath|impl_rf|Mux30~0_combout\ & ( (!\SW[2]~input_o\) # ((!\SW[3]~input_o\ & ((\recop|impl_datapath|impl_rf|Mux30~1_combout\))) # 
-- (\SW[3]~input_o\ & (\recop|impl_datapath|impl_rf|Mux30~3_combout\))) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux30~2_combout\ & ( \recop|impl_datapath|impl_rf|Mux30~0_combout\ & ( (!\SW[2]~input_o\ & (((!\SW[3]~input_o\)))) # (\SW[2]~input_o\ & 
-- ((!\SW[3]~input_o\ & ((\recop|impl_datapath|impl_rf|Mux30~1_combout\))) # (\SW[3]~input_o\ & (\recop|impl_datapath|impl_rf|Mux30~3_combout\)))) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux30~2_combout\ & ( !\recop|impl_datapath|impl_rf|Mux30~0_combout\ & ( 
-- (!\SW[2]~input_o\ & (((\SW[3]~input_o\)))) # (\SW[2]~input_o\ & ((!\SW[3]~input_o\ & ((\recop|impl_datapath|impl_rf|Mux30~1_combout\))) # (\SW[3]~input_o\ & (\recop|impl_datapath|impl_rf|Mux30~3_combout\)))) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux30~2_combout\ & ( !\recop|impl_datapath|impl_rf|Mux30~0_combout\ & ( (\SW[2]~input_o\ & ((!\SW[3]~input_o\ & ((\recop|impl_datapath|impl_rf|Mux30~1_combout\))) # (\SW[3]~input_o\ & 
-- (\recop|impl_datapath|impl_rf|Mux30~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux30~3_combout\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux30~1_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux30~2_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux30~0_combout\,
	combout => \recop|impl_datapath|impl_rf|Mux30~4_combout\);

-- Location: LABCELL_X60_Y2_N24
\recop|hex0_inst|conv_out[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|hex0_inst|conv_out[0]~0_combout\ = ( \recop|impl_datapath|impl_rf|Mux31~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux30~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux28~4_combout\ $ (\recop|impl_datapath|impl_rf|Mux29~4_combout\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux31~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux30~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux29~4_combout\ ) ) ) # ( \recop|impl_datapath|impl_rf|Mux31~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux30~4_combout\ & 
-- ( \recop|impl_datapath|impl_rf|Mux28~4_combout\ ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux31~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux30~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux28~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux28~4_combout\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux29~4_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux31~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux30~4_combout\,
	combout => \recop|hex0_inst|conv_out[0]~0_combout\);

-- Location: LABCELL_X60_Y2_N9
\recop|hex0_inst|conv_out[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|hex0_inst|conv_out[1]~1_combout\ = ( \recop|impl_datapath|impl_rf|Mux31~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux29~4_combout\ & ( (\recop|impl_datapath|impl_rf|Mux28~4_combout\) # (\recop|impl_datapath|impl_rf|Mux30~4_combout\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux31~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux29~4_combout\ & ( (!\recop|impl_datapath|impl_rf|Mux30~4_combout\) # (\recop|impl_datapath|impl_rf|Mux28~4_combout\) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux31~4_combout\ 
-- & ( !\recop|impl_datapath|impl_rf|Mux29~4_combout\ & ( (!\recop|impl_datapath|impl_rf|Mux30~4_combout\ & \recop|impl_datapath|impl_rf|Mux28~4_combout\) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux31~4_combout\ & ( 
-- !\recop|impl_datapath|impl_rf|Mux29~4_combout\ & ( (!\recop|impl_datapath|impl_rf|Mux30~4_combout\ & \recop|impl_datapath|impl_rf|Mux28~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011001111110011110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux30~4_combout\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux28~4_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux31~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux29~4_combout\,
	combout => \recop|hex0_inst|conv_out[1]~1_combout\);

-- Location: LABCELL_X60_Y2_N3
\recop|hex0_inst|conv_out[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|hex0_inst|conv_out[2]~2_combout\ = ( \recop|impl_datapath|impl_rf|Mux31~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux29~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux28~4_combout\ ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux31~4_combout\ & ( 
-- \recop|impl_datapath|impl_rf|Mux29~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux28~4_combout\ ) ) ) # ( \recop|impl_datapath|impl_rf|Mux31~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux29~4_combout\ & ( (!\recop|impl_datapath|impl_rf|Mux30~4_combout\ 
-- & \recop|impl_datapath|impl_rf|Mux28~4_combout\) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux31~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux29~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux30~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000011000000110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux30~4_combout\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux28~4_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux31~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux29~4_combout\,
	combout => \recop|hex0_inst|conv_out[2]~2_combout\);

-- Location: LABCELL_X60_Y2_N42
\recop|hex0_inst|conv_out[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|hex0_inst|conv_out[3]~3_combout\ = ( \recop|impl_datapath|impl_rf|Mux31~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux30~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux28~4_combout\ $ (\recop|impl_datapath|impl_rf|Mux29~4_combout\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux31~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux30~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux29~4_combout\ ) ) ) # ( \recop|impl_datapath|impl_rf|Mux31~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux30~4_combout\ & 
-- ( (\recop|impl_datapath|impl_rf|Mux29~4_combout\) # (\recop|impl_datapath|impl_rf|Mux28~4_combout\) ) ) ) # ( !\recop|impl_datapath|impl_rf|Mux31~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux30~4_combout\ & ( 
-- \recop|impl_datapath|impl_rf|Mux28~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001111110011111100001111000011111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux28~4_combout\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux29~4_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux31~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux30~4_combout\,
	combout => \recop|hex0_inst|conv_out[3]~3_combout\);

-- Location: LABCELL_X60_Y2_N39
\recop|hex0_inst|conv_out[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|hex0_inst|conv_out[4]~4_combout\ = ( \recop|impl_datapath|impl_rf|Mux31~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux29~4_combout\ ) ) # ( !\recop|impl_datapath|impl_rf|Mux31~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux29~4_combout\ & ( 
-- (\recop|impl_datapath|impl_rf|Mux28~4_combout\) # (\recop|impl_datapath|impl_rf|Mux30~4_combout\) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux31~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux29~4_combout\ ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux31~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux29~4_combout\ & ( (!\recop|impl_datapath|impl_rf|Mux30~4_combout\ & \recop|impl_datapath|impl_rf|Mux28~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100111111111111111100111111001111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux30~4_combout\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux28~4_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux31~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux29~4_combout\,
	combout => \recop|hex0_inst|conv_out[4]~4_combout\);

-- Location: LABCELL_X60_Y2_N54
\recop|hex0_inst|conv_out[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|hex0_inst|conv_out[5]~5_combout\ = ( \recop|impl_datapath|impl_rf|Mux31~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux30~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux28~4_combout\ $ (\recop|impl_datapath|impl_rf|Mux29~4_combout\) ) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux31~4_combout\ & ( \recop|impl_datapath|impl_rf|Mux30~4_combout\ & ( (\recop|impl_datapath|impl_rf|Mux28~4_combout\ & \recop|impl_datapath|impl_rf|Mux29~4_combout\) ) ) ) # ( \recop|impl_datapath|impl_rf|Mux31~4_combout\ & 
-- ( !\recop|impl_datapath|impl_rf|Mux30~4_combout\ ) ) # ( !\recop|impl_datapath|impl_rf|Mux31~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux30~4_combout\ & ( (!\recop|impl_datapath|impl_rf|Mux29~4_combout\) # 
-- (\recop|impl_datapath|impl_rf|Mux28~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111111111111111100000011000000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux28~4_combout\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux29~4_combout\,
	datae => \recop|impl_datapath|impl_rf|ALT_INV_Mux31~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux30~4_combout\,
	combout => \recop|hex0_inst|conv_out[5]~5_combout\);

-- Location: LABCELL_X60_Y2_N51
\recop|hex0_inst|conv_out[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|hex0_inst|conv_out[6]~6_combout\ = ( \recop|impl_datapath|impl_rf|Mux29~4_combout\ & ( ((!\recop|impl_datapath|impl_rf|Mux30~4_combout\ & \recop|impl_datapath|impl_rf|Mux31~4_combout\)) # (\recop|impl_datapath|impl_rf|Mux28~4_combout\) ) ) # ( 
-- !\recop|impl_datapath|impl_rf|Mux29~4_combout\ & ( !\recop|impl_datapath|impl_rf|Mux28~4_combout\ $ (!\recop|impl_datapath|impl_rf|Mux30~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000110011111100110011001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \recop|impl_datapath|impl_rf|ALT_INV_Mux28~4_combout\,
	datac => \recop|impl_datapath|impl_rf|ALT_INV_Mux30~4_combout\,
	datad => \recop|impl_datapath|impl_rf|ALT_INV_Mux31~4_combout\,
	dataf => \recop|impl_datapath|impl_rf|ALT_INV_Mux29~4_combout\,
	combout => \recop|hex0_inst|conv_out[6]~6_combout\);

-- Location: LABCELL_X60_Y2_N48
\recop|hex5_inst|conv_out[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|hex5_inst|conv_out[0]~6_combout\ = ( \SW[0]~input_o\ & ( !\SW[3]~input_o\ $ (((\SW[2]~input_o\) # (\SW[1]~input_o\))) ) ) # ( !\SW[0]~input_o\ & ( (!\SW[1]~input_o\ & ((\SW[2]~input_o\))) # (\SW[1]~input_o\ & (\SW[3]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010110100101010101011010010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	dataf => \ALT_INV_SW[0]~input_o\,
	combout => \recop|hex5_inst|conv_out[0]~6_combout\);

-- Location: LABCELL_X60_Y2_N21
\recop|hex5_inst|conv_out[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|hex5_inst|conv_out[1]~5_combout\ = ( \SW[3]~input_o\ & ( (!\SW[1]~input_o\ & !\SW[2]~input_o\) ) ) # ( !\SW[3]~input_o\ & ( (!\SW[2]~input_o\) # (!\SW[1]~input_o\ $ (\SW[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110011001111111111001100110101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \recop|hex5_inst|conv_out[1]~5_combout\);

-- Location: LABCELL_X60_Y2_N18
\recop|hex5_inst|conv_out[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|hex5_inst|conv_out[2]~4_combout\ = ( \SW[3]~input_o\ & ( (\SW[2]~input_o\) # (\SW[1]~input_o\) ) ) # ( !\SW[3]~input_o\ & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & !\SW[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \recop|hex5_inst|conv_out[2]~4_combout\);

-- Location: LABCELL_X60_Y2_N30
\recop|hex5_inst|conv_out[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|hex5_inst|conv_out[3]~3_combout\ = ( \SW[3]~input_o\ & ( (\SW[2]~input_o\) # (\SW[1]~input_o\) ) ) # ( !\SW[3]~input_o\ & ( (!\SW[0]~input_o\ & (!\SW[1]~input_o\ & \SW[2]~input_o\)) # (\SW[0]~input_o\ & (!\SW[1]~input_o\ $ (\SW[2]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011000011001100001100001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \recop|hex5_inst|conv_out[3]~3_combout\);

-- Location: LABCELL_X60_Y2_N33
\recop|hex5_inst|conv_out[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|hex5_inst|conv_out[4]~0_combout\ = ( \SW[3]~input_o\ & ( ((\SW[2]~input_o\) # (\SW[0]~input_o\)) # (\SW[1]~input_o\) ) ) # ( !\SW[3]~input_o\ & ( ((!\SW[1]~input_o\ & \SW[2]~input_o\)) # (\SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001110111011001100111011101101110111111111110111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \recop|hex5_inst|conv_out[4]~0_combout\);

-- Location: LABCELL_X60_Y2_N15
\recop|hex5_inst|conv_out[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|hex5_inst|conv_out[5]~2_combout\ = ( \SW[3]~input_o\ & ( (\SW[2]~input_o\) # (\SW[1]~input_o\) ) ) # ( !\SW[3]~input_o\ & ( (!\SW[1]~input_o\ & (\SW[0]~input_o\ & !\SW[2]~input_o\)) # (\SW[1]~input_o\ & ((!\SW[2]~input_o\) # (\SW[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100010001011101110001000101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \recop|hex5_inst|conv_out[5]~2_combout\);

-- Location: LABCELL_X60_Y2_N12
\recop|hex5_inst|conv_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \recop|hex5_inst|conv_out~1_combout\ = ( \SW[3]~input_o\ & ( (!\SW[1]~input_o\ & !\SW[2]~input_o\) ) ) # ( !\SW[3]~input_o\ & ( (!\SW[1]~input_o\ & ((\SW[2]~input_o\))) # (\SW[1]~input_o\ & ((!\SW[0]~input_o\) # (!\SW[2]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111001011110010111100101111010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[2]~input_o\,
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \recop|hex5_inst|conv_out~1_combout\);

-- Location: IOIBUF_X36_Y81_N52
\CLOCK2_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK2_50,
	o => \CLOCK2_50~input_o\);

-- Location: IOIBUF_X40_Y81_N18
\CLOCK3_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK3_50,
	o => \CLOCK3_50~input_o\);

-- Location: IOIBUF_X32_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X38_Y0_N18
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X52_Y0_N35
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: IOIBUF_X18_Y81_N41
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X30_Y81_N18
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X20_Y0_N35
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X14_Y0_N1
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X32_Y81_N35
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X10_Y81_N58
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);
END structure;


