

================================================================
== Vivado HLS Report for 'conv3x3b'
================================================================
* Date:           Tue Apr  6 17:21:08 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BNN_6
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  25.00|     7.649|        3.12|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    3|    3| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    548|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|    267|    -|
|Register         |        -|      -|     68|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|     68|    815|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      270|    240|  82000|  41000|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |add_ln1353_1_fu_684_p2       |     +    |      0|  0|  13|           2|           4|
    |add_ln1353_fu_632_p2         |     +    |      0|  0|  13|           1|           4|
    |add_ln700_3_fu_1219_p2       |     +    |      0|  0|  12|           3|           3|
    |add_ln700_4_fu_1229_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln700_5_fu_1235_p2       |     +    |      0|  0|  12|           3|           3|
    |add_ln700_6_fu_1405_p2       |     +    |      0|  0|  12|           3|           3|
    |add_ln700_7_fu_1415_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln700_8_fu_1425_p2       |     +    |      0|  0|  14|           5|           5|
    |add_ln700_fu_1000_p2         |     +    |      0|  0|  12|           3|           3|
    |add_ln79_10_fu_1025_p2       |     +    |      0|  0|  15|           7|           7|
    |add_ln79_11_fu_913_p2        |     +    |      0|  0|  15|           5|           5|
    |add_ln79_1_fu_723_p2         |     +    |      0|  0|  15|           7|           7|
    |add_ln79_2_fu_576_p2         |     +    |      0|  0|  15|           5|           5|
    |add_ln79_3_fu_604_p2         |     +    |      0|  0|  15|           6|           6|
    |add_ln79_4_fu_732_p2         |     +    |      0|  0|  15|           7|           7|
    |add_ln79_5_fu_618_p2         |     +    |      0|  0|  15|           5|           5|
    |add_ln79_6_fu_656_p2         |     +    |      0|  0|  15|           6|           6|
    |add_ln79_7_fu_1009_p2        |     +    |      0|  0|  15|           7|           7|
    |add_ln79_8_fu_670_p2         |     +    |      0|  0|  15|           5|           5|
    |add_ln79_9_fu_900_p2         |     +    |      0|  0|  15|           6|           6|
    |add_ln79_fu_558_p2           |     +    |      0|  0|  15|           6|           6|
    |ap_return                    |     +    |      0|  0|  14|           5|           5|
    |and_ln1355_1_fu_860_p2       |    and   |      0|  0|   6|           1|           1|
    |and_ln1355_2_fu_1063_p2      |    and   |      0|  0|   6|           1|           1|
    |and_ln1355_3_fu_954_p2       |    and   |      0|  0|   6|           1|           1|
    |and_ln1355_4_fu_1109_p2      |    and   |      0|  0|   6|           1|           1|
    |and_ln1355_5_fu_1168_p2      |    and   |      0|  0|   6|           1|           1|
    |and_ln1355_6_fu_1250_p2      |    and   |      0|  0|   6|           1|           1|
    |and_ln1355_7_fu_1308_p2      |    and   |      0|  0|   6|           1|           1|
    |and_ln1355_8_fu_1366_p2      |    and   |      0|  0|   6|           1|           1|
    |and_ln1355_fu_798_p2         |    and   |      0|  0|   6|           1|           1|
    |and_ln79_1_fu_769_p2         |    and   |      0|  0|   6|           1|           1|
    |and_ln79_2_fu_782_p2         |    and   |      0|  0|   6|           1|           1|
    |and_ln79_fu_751_p2           |    and   |      0|  0|   6|           1|           1|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   6|           1|           1|
    |ap_condition_970             |    and   |      0|  0|   6|           1|           1|
    |ap_condition_976             |    and   |      0|  0|   6|           1|           1|
    |ap_condition_980             |    and   |      0|  0|   6|           1|           1|
    |ap_condition_985             |    and   |      0|  0|   6|           1|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   6|           1|           1|
    |or_ln79_fu_700_p2            |    or    |      0|  0|   6|           3|           1|
    |select_ln79_10_fu_934_p3     |  select  |      0|  0|   2|           1|           2|
    |select_ln79_11_fu_942_p3     |  select  |      0|  0|   2|           1|           2|
    |select_ln79_12_fu_984_p3     |  select  |      0|  0|   2|           1|           2|
    |select_ln79_13_fu_992_p3     |  select  |      0|  0|   2|           1|           2|
    |select_ln79_14_fu_1100_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln79_15_fu_1143_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln79_16_fu_1150_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln79_17_fu_1157_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln79_18_fu_1202_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln79_19_fu_1209_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln79_1_fu_774_p3      |  select  |      0|  0|   2|           1|           2|
    |select_ln79_20_fu_1241_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln79_21_fu_1283_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln79_22_fu_1290_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln79_23_fu_1297_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln79_24_fu_1341_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln79_25_fu_1348_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln79_26_fu_1355_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln79_2_fu_786_p3      |  select  |      0|  0|   2|           1|           2|
    |select_ln79_3_fu_832_p3      |  select  |      0|  0|   2|           1|           2|
    |select_ln79_4_fu_840_p3      |  select  |      0|  0|   2|           1|           2|
    |select_ln79_5_fu_848_p3      |  select  |      0|  0|   2|           1|           2|
    |select_ln79_6_fu_1038_p3     |  select  |      0|  0|   2|           1|           2|
    |select_ln79_7_fu_1045_p3     |  select  |      0|  0|   2|           1|           2|
    |select_ln79_8_fu_1052_p3     |  select  |      0|  0|   2|           1|           2|
    |select_ln79_9_fu_926_p3      |  select  |      0|  0|   2|           1|           2|
    |select_ln79_fu_756_p3        |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                |    xor   |      0|  0|   6|           1|           2|
    |xor_ln79_1_fu_764_p2         |    xor   |      0|  0|   6|           1|           2|
    |xor_ln79_fu_746_p2           |    xor   |      0|  0|   6|           1|           2|
    |xor_ln841_1_fu_874_p2        |    xor   |      0|  0|   6|           1|           1|
    |xor_ln841_2_fu_1077_p2       |    xor   |      0|  0|   6|           1|           1|
    |xor_ln841_3_fu_968_p2        |    xor   |      0|  0|   6|           1|           1|
    |xor_ln841_4_fu_1123_p2       |    xor   |      0|  0|   6|           1|           1|
    |xor_ln841_5_fu_1182_p2       |    xor   |      0|  0|   6|           1|           1|
    |xor_ln841_6_fu_1263_p2       |    xor   |      0|  0|   6|           1|           1|
    |xor_ln841_7_fu_1321_p2       |    xor   |      0|  0|   6|           1|           1|
    |xor_ln841_8_fu_1379_p2       |    xor   |      0|  0|   6|           1|           1|
    |xor_ln841_fu_812_p2          |    xor   |      0|  0|   6|           1|           1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 548|         165|         198|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |line_buffer_m_0_0_0_V_address0    |  27|          5|    6|         30|
    |line_buffer_m_0_0_0_V_address1    |  15|          3|    6|         18|
    |line_buffer_m_0_0_1_V_address0    |  27|          5|    6|         30|
    |line_buffer_m_0_0_1_V_address1    |  15|          3|    6|         18|
    |line_buffer_m_0_1_0_0_V_address0  |  15|          3|    5|         15|
    |line_buffer_m_0_1_1_0_V_address0  |  15|          3|    5|         15|
    |line_buffer_m_1_0_0_V_address0    |  27|          5|    6|         30|
    |line_buffer_m_1_0_0_V_address1    |  15|          3|    6|         18|
    |line_buffer_m_1_0_1_V_address0    |  27|          5|    6|         30|
    |line_buffer_m_1_0_1_V_address1    |  15|          3|    6|         18|
    |line_buffer_m_1_1_0_0_V_address0  |  15|          3|    5|         15|
    |line_buffer_m_1_1_1_0_V_address0  |  15|          3|    5|         15|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 267|         52|   71|        260|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+---+----+-----+-----------+
    |               Name              | FF| LUT| Bits| Const Bits|
    +---------------------------------+---+----+-----+-----------+
    |add_ln700_4_reg_1742             |  4|   0|    4|          0|
    |add_ln700_5_reg_1747             |  3|   0|    3|          0|
    |add_ln700_reg_1672               |  3|   0|    3|          0|
    |add_ln79_1_reg_1563              |  6|   0|    7|          1|
    |add_ln79_2_reg_1454              |  5|   0|    5|          0|
    |add_ln79_reg_1449                |  5|   0|    6|          1|
    |and_ln79_1_reg_1598              |  1|   0|    1|          0|
    |and_ln79_2_reg_1607              |  1|   0|    1|          0|
    |and_ln79_reg_1589                |  1|   0|    1|          0|
    |ap_CS_fsm                        |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0_reg      |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |  1|   0|    1|          0|
    |ap_port_reg_conv_params_m_0_0_s  |  1|   0|    1|          0|
    |ap_port_reg_conv_params_m_0_1_s  |  1|   0|    1|          0|
    |ap_port_reg_conv_params_m_0_2_s  |  1|   0|    1|          0|
    |ap_port_reg_conv_params_m_1_0_s  |  1|   0|    1|          0|
    |ap_port_reg_conv_params_m_1_1_s  |  1|   0|    1|          0|
    |ap_port_reg_conv_params_m_1_2_s  |  1|   0|    1|          0|
    |ap_port_reg_conv_params_m_2_0_s  |  1|   0|    1|          0|
    |ap_port_reg_conv_params_m_2_1_s  |  1|   0|    1|          0|
    |ap_port_reg_conv_params_m_2_2_s  |  1|   0|    1|          0|
    |conv_params_m_0_0_3_reg_1687     |  1|   0|    1|          0|
    |conv_params_m_0_1_3_reg_1682     |  1|   0|    1|          0|
    |conv_params_m_0_2_3_reg_1677     |  1|   0|    1|          0|
    |line_buffer_m_1_0_97_reg_1732    |  2|   0|    2|          0|
    |line_buffer_m_1_1_47_reg_1662    |  2|   0|    2|          0|
    |select_ln79_13_reg_1667          |  2|   0|    2|          0|
    |select_ln79_19_reg_1737          |  2|   0|    2|          0|
    |tmp_411_reg_1466                 |  2|   0|    2|          0|
    |tmp_414_reg_1511                 |  3|   0|    3|          0|
    |tmp_417_reg_1556                 |  3|   0|    3|          0|
    |tmp_421_reg_1657                 |  2|   0|    2|          0|
    |tmp_reg_1444                     |  2|   0|    3|          1|
    |trunc_ln79_1_reg_1459            |  1|   0|    1|          0|
    |trunc_ln79_reg_1437              |  1|   0|    1|          0|
    +---------------------------------+---+----+-----+-----------+
    |Total                            | 68|   0|   71|          3|
    +---------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |         conv3x3b        | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |         conv3x3b        | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |         conv3x3b        | return value |
|ap_done                           | out |    1| ap_ctrl_hs |         conv3x3b        | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |         conv3x3b        | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |         conv3x3b        | return value |
|ap_ce                             |  in |    1| ap_ctrl_hs |         conv3x3b        | return value |
|ap_return                         | out |    5| ap_ctrl_hs |         conv3x3b        | return value |
|line_buffer_m_0_0_0_V_address0    | out |    6|  ap_memory |  line_buffer_m_0_0_0_V  |     array    |
|line_buffer_m_0_0_0_V_ce0         | out |    1|  ap_memory |  line_buffer_m_0_0_0_V  |     array    |
|line_buffer_m_0_0_0_V_q0          |  in |    2|  ap_memory |  line_buffer_m_0_0_0_V  |     array    |
|line_buffer_m_0_0_0_V_address1    | out |    6|  ap_memory |  line_buffer_m_0_0_0_V  |     array    |
|line_buffer_m_0_0_0_V_ce1         | out |    1|  ap_memory |  line_buffer_m_0_0_0_V  |     array    |
|line_buffer_m_0_0_0_V_q1          |  in |    2|  ap_memory |  line_buffer_m_0_0_0_V  |     array    |
|line_buffer_m_0_0_1_V_address0    | out |    6|  ap_memory |  line_buffer_m_0_0_1_V  |     array    |
|line_buffer_m_0_0_1_V_ce0         | out |    1|  ap_memory |  line_buffer_m_0_0_1_V  |     array    |
|line_buffer_m_0_0_1_V_q0          |  in |    2|  ap_memory |  line_buffer_m_0_0_1_V  |     array    |
|line_buffer_m_0_0_1_V_address1    | out |    6|  ap_memory |  line_buffer_m_0_0_1_V  |     array    |
|line_buffer_m_0_0_1_V_ce1         | out |    1|  ap_memory |  line_buffer_m_0_0_1_V  |     array    |
|line_buffer_m_0_0_1_V_q1          |  in |    2|  ap_memory |  line_buffer_m_0_0_1_V  |     array    |
|line_buffer_m_0_1_0_0_V_address0  | out |    5|  ap_memory | line_buffer_m_0_1_0_0_V |     array    |
|line_buffer_m_0_1_0_0_V_ce0       | out |    1|  ap_memory | line_buffer_m_0_1_0_0_V |     array    |
|line_buffer_m_0_1_0_0_V_q0        |  in |    2|  ap_memory | line_buffer_m_0_1_0_0_V |     array    |
|line_buffer_m_0_1_0_0_V_address1  | out |    5|  ap_memory | line_buffer_m_0_1_0_0_V |     array    |
|line_buffer_m_0_1_0_0_V_ce1       | out |    1|  ap_memory | line_buffer_m_0_1_0_0_V |     array    |
|line_buffer_m_0_1_0_0_V_q1        |  in |    2|  ap_memory | line_buffer_m_0_1_0_0_V |     array    |
|line_buffer_m_0_1_1_0_V_address0  | out |    5|  ap_memory | line_buffer_m_0_1_1_0_V |     array    |
|line_buffer_m_0_1_1_0_V_ce0       | out |    1|  ap_memory | line_buffer_m_0_1_1_0_V |     array    |
|line_buffer_m_0_1_1_0_V_q0        |  in |    2|  ap_memory | line_buffer_m_0_1_1_0_V |     array    |
|line_buffer_m_0_1_1_0_V_address1  | out |    5|  ap_memory | line_buffer_m_0_1_1_0_V |     array    |
|line_buffer_m_0_1_1_0_V_ce1       | out |    1|  ap_memory | line_buffer_m_0_1_1_0_V |     array    |
|line_buffer_m_0_1_1_0_V_q1        |  in |    2|  ap_memory | line_buffer_m_0_1_1_0_V |     array    |
|line_buffer_m_1_0_0_V_address0    | out |    6|  ap_memory |  line_buffer_m_1_0_0_V  |     array    |
|line_buffer_m_1_0_0_V_ce0         | out |    1|  ap_memory |  line_buffer_m_1_0_0_V  |     array    |
|line_buffer_m_1_0_0_V_q0          |  in |    2|  ap_memory |  line_buffer_m_1_0_0_V  |     array    |
|line_buffer_m_1_0_0_V_address1    | out |    6|  ap_memory |  line_buffer_m_1_0_0_V  |     array    |
|line_buffer_m_1_0_0_V_ce1         | out |    1|  ap_memory |  line_buffer_m_1_0_0_V  |     array    |
|line_buffer_m_1_0_0_V_q1          |  in |    2|  ap_memory |  line_buffer_m_1_0_0_V  |     array    |
|line_buffer_m_1_0_1_V_address0    | out |    6|  ap_memory |  line_buffer_m_1_0_1_V  |     array    |
|line_buffer_m_1_0_1_V_ce0         | out |    1|  ap_memory |  line_buffer_m_1_0_1_V  |     array    |
|line_buffer_m_1_0_1_V_q0          |  in |    2|  ap_memory |  line_buffer_m_1_0_1_V  |     array    |
|line_buffer_m_1_0_1_V_address1    | out |    6|  ap_memory |  line_buffer_m_1_0_1_V  |     array    |
|line_buffer_m_1_0_1_V_ce1         | out |    1|  ap_memory |  line_buffer_m_1_0_1_V  |     array    |
|line_buffer_m_1_0_1_V_q1          |  in |    2|  ap_memory |  line_buffer_m_1_0_1_V  |     array    |
|line_buffer_m_1_1_0_0_V_address0  | out |    5|  ap_memory | line_buffer_m_1_1_0_0_V |     array    |
|line_buffer_m_1_1_0_0_V_ce0       | out |    1|  ap_memory | line_buffer_m_1_1_0_0_V |     array    |
|line_buffer_m_1_1_0_0_V_q0        |  in |    2|  ap_memory | line_buffer_m_1_1_0_0_V |     array    |
|line_buffer_m_1_1_0_0_V_address1  | out |    5|  ap_memory | line_buffer_m_1_1_0_0_V |     array    |
|line_buffer_m_1_1_0_0_V_ce1       | out |    1|  ap_memory | line_buffer_m_1_1_0_0_V |     array    |
|line_buffer_m_1_1_0_0_V_q1        |  in |    2|  ap_memory | line_buffer_m_1_1_0_0_V |     array    |
|line_buffer_m_1_1_1_0_V_address0  | out |    5|  ap_memory | line_buffer_m_1_1_1_0_V |     array    |
|line_buffer_m_1_1_1_0_V_ce0       | out |    1|  ap_memory | line_buffer_m_1_1_1_0_V |     array    |
|line_buffer_m_1_1_1_0_V_q0        |  in |    2|  ap_memory | line_buffer_m_1_1_1_0_V |     array    |
|line_buffer_m_1_1_1_0_V_address1  | out |    5|  ap_memory | line_buffer_m_1_1_1_0_V |     array    |
|line_buffer_m_1_1_1_0_V_ce1       | out |    1|  ap_memory | line_buffer_m_1_1_1_0_V |     array    |
|line_buffer_m_1_1_1_0_V_q1        |  in |    2|  ap_memory | line_buffer_m_1_1_1_0_V |     array    |
|conv_params_m_0_0_s               |  in |    1|   ap_none  |   conv_params_m_0_0_s   |    scalar    |
|conv_params_m_0_1_s               |  in |    1|   ap_none  |   conv_params_m_0_1_s   |    scalar    |
|conv_params_m_0_2_s               |  in |    1|   ap_none  |   conv_params_m_0_2_s   |    scalar    |
|conv_params_m_1_0_s               |  in |    1|   ap_none  |   conv_params_m_1_0_s   |    scalar    |
|conv_params_m_1_1_s               |  in |    1|   ap_none  |   conv_params_m_1_1_s   |    scalar    |
|conv_params_m_1_2_s               |  in |    1|   ap_none  |   conv_params_m_1_2_s   |    scalar    |
|conv_params_m_2_0_s               |  in |    1|   ap_none  |   conv_params_m_2_0_s   |    scalar    |
|conv_params_m_2_1_s               |  in |    1|   ap_none  |   conv_params_m_2_1_s   |    scalar    |
|conv_params_m_2_2_s               |  in |    1|   ap_none  |   conv_params_m_2_2_s   |    scalar    |
|bank_V                            |  in |    4|   ap_none  |          bank_V         |    scalar    |
|cc_V                              |  in |    4|   ap_none  |           cc_V          |    scalar    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

