 
****************************************
Report : qor
Design : khu_sensor_pad
Version: N-2017.09
Date   : Fri Aug 28 07:38:33 2020
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        0.6847
  Critical Path Slack:         2.8153
  Critical Path Clk Period:   10.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             8.0000
  Critical Path Length:        4.0269
  Critical Path Slack:         5.6332
  Critical Path Clk Period:   20.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.4971
  Total Hold Violation:      -29.2017
  No. of Hold Violations:     69.0000
  -----------------------------------

  Timing Path Group 'clk_pad'
  -----------------------------------
  Levels of Logic:            50.0000
  Critical Path Length:        9.3304
  Critical Path Slack:         0.0126
  Critical Path Clk Period:   10.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0141
  Total Hold Violation:       -0.0141
  No. of Hold Violations:      1.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       5422
  Leaf Cell Count:              37907
  Buf/Inv Cell Count:           12211
  Buf Cell Count:                6919
  Inv Cell Count:                5292
  CT Buf/Inv Cell Count:          174
  Combinational Cell Count:     32468
  Sequential Cell Count:         5439
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      74574.6839
  Noncombinational Area:   41291.3304
  Buf/Inv Area:            16683.9989
  Total Buffer Area:       11036.3192
  Total Inverter Area:      5647.6797
  Macro/Black Box Area:        0.0000
  Net Area:                 1134.0404
  Net XLength        :   1766009.7500
  Net YLength        :   1635962.6250
  -----------------------------------
  Cell Area:              115866.0143
  Design Area:            117000.0547
  Net Length        :    3401972.5000


  Design Rules
  -----------------------------------
  Total Number of Nets:         39840
  Nets With Violations:            60
  Max Trans Violations:            21
  Max Cap Violations:              10
  Max Net Length Violations:       39
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            368.0832
  -----------------------------------------
  Overall Compile Time:            370.4348
  Overall Compile Wall Clock Time: 374.4948

  --------------------------------------------------------------------

  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.4971  TNS: 29.2158  Number of Violating Paths: 70  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
