// generated by newgenasym  Wed Jul 09 15:40:39 2003


module sn74lvc1g08 (a, b, y);
    input a;
    input b;
    output y;


    initial
        begin
        end

endmodule
