
EEPROM_READ.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004bb4  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  08004c6c  08004c6c  00005c6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004da0  08004da0  0000605c  2**0
                  CONTENTS
  4 .ARM          00000000  08004da0  08004da0  0000605c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004da0  08004da0  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004da0  08004da0  00005da0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004da4  08004da4  00005da4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004da8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a0  2000005c  08004e04  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002fc  08004e04  000062fc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e6ee  00000000  00000000  00006084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000226c  00000000  00000000  00014772  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b78  00000000  00000000  000169e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008f6  00000000  00000000  00017558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001539e  00000000  00000000  00017e4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010484  00000000  00000000  0002d1ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082c22  00000000  00000000  0003d670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c0292  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d3c  00000000  00000000  000c02d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  000c3014  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000005c 	.word	0x2000005c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08004c54 	.word	0x08004c54

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000060 	.word	0x20000060
 80000fc:	08004c54 	.word	0x08004c54

08000100 <strlen>:
 8000100:	2300      	movs	r3, #0
 8000102:	5cc2      	ldrb	r2, [r0, r3]
 8000104:	3301      	adds	r3, #1
 8000106:	2a00      	cmp	r2, #0
 8000108:	d1fb      	bne.n	8000102 <strlen+0x2>
 800010a:	1e58      	subs	r0, r3, #1
 800010c:	4770      	bx	lr
	...

08000110 <__gnu_thumb1_case_shi>:
 8000110:	b403      	push	{r0, r1}
 8000112:	4671      	mov	r1, lr
 8000114:	0849      	lsrs	r1, r1, #1
 8000116:	0040      	lsls	r0, r0, #1
 8000118:	0049      	lsls	r1, r1, #1
 800011a:	5e09      	ldrsh	r1, [r1, r0]
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	448e      	add	lr, r1
 8000120:	bc03      	pop	{r0, r1}
 8000122:	4770      	bx	lr

08000124 <__udivsi3>:
 8000124:	2200      	movs	r2, #0
 8000126:	0843      	lsrs	r3, r0, #1
 8000128:	428b      	cmp	r3, r1
 800012a:	d374      	bcc.n	8000216 <__udivsi3+0xf2>
 800012c:	0903      	lsrs	r3, r0, #4
 800012e:	428b      	cmp	r3, r1
 8000130:	d35f      	bcc.n	80001f2 <__udivsi3+0xce>
 8000132:	0a03      	lsrs	r3, r0, #8
 8000134:	428b      	cmp	r3, r1
 8000136:	d344      	bcc.n	80001c2 <__udivsi3+0x9e>
 8000138:	0b03      	lsrs	r3, r0, #12
 800013a:	428b      	cmp	r3, r1
 800013c:	d328      	bcc.n	8000190 <__udivsi3+0x6c>
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d30d      	bcc.n	8000160 <__udivsi3+0x3c>
 8000144:	22ff      	movs	r2, #255	@ 0xff
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	ba12      	rev	r2, r2
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d302      	bcc.n	8000156 <__udivsi3+0x32>
 8000150:	1212      	asrs	r2, r2, #8
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	d065      	beq.n	8000222 <__udivsi3+0xfe>
 8000156:	0b03      	lsrs	r3, r0, #12
 8000158:	428b      	cmp	r3, r1
 800015a:	d319      	bcc.n	8000190 <__udivsi3+0x6c>
 800015c:	e000      	b.n	8000160 <__udivsi3+0x3c>
 800015e:	0a09      	lsrs	r1, r1, #8
 8000160:	0bc3      	lsrs	r3, r0, #15
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x46>
 8000166:	03cb      	lsls	r3, r1, #15
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b83      	lsrs	r3, r0, #14
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x52>
 8000172:	038b      	lsls	r3, r1, #14
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b43      	lsrs	r3, r0, #13
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x5e>
 800017e:	034b      	lsls	r3, r1, #13
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b03      	lsrs	r3, r0, #12
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x6a>
 800018a:	030b      	lsls	r3, r1, #12
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0ac3      	lsrs	r3, r0, #11
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x76>
 8000196:	02cb      	lsls	r3, r1, #11
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a83      	lsrs	r3, r0, #10
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x82>
 80001a2:	028b      	lsls	r3, r1, #10
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a43      	lsrs	r3, r0, #9
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x8e>
 80001ae:	024b      	lsls	r3, r1, #9
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a03      	lsrs	r3, r0, #8
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x9a>
 80001ba:	020b      	lsls	r3, r1, #8
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	d2cd      	bcs.n	800015e <__udivsi3+0x3a>
 80001c2:	09c3      	lsrs	r3, r0, #7
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xa8>
 80001c8:	01cb      	lsls	r3, r1, #7
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0983      	lsrs	r3, r0, #6
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xb4>
 80001d4:	018b      	lsls	r3, r1, #6
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0943      	lsrs	r3, r0, #5
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xc0>
 80001e0:	014b      	lsls	r3, r1, #5
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0903      	lsrs	r3, r0, #4
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xcc>
 80001ec:	010b      	lsls	r3, r1, #4
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	08c3      	lsrs	r3, r0, #3
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xd8>
 80001f8:	00cb      	lsls	r3, r1, #3
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0883      	lsrs	r3, r0, #2
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xe4>
 8000204:	008b      	lsls	r3, r1, #2
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0843      	lsrs	r3, r0, #1
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xf0>
 8000210:	004b      	lsls	r3, r1, #1
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	1a41      	subs	r1, r0, r1
 8000218:	d200      	bcs.n	800021c <__udivsi3+0xf8>
 800021a:	4601      	mov	r1, r0
 800021c:	4152      	adcs	r2, r2
 800021e:	4610      	mov	r0, r2
 8000220:	4770      	bx	lr
 8000222:	e7ff      	b.n	8000224 <__udivsi3+0x100>
 8000224:	b501      	push	{r0, lr}
 8000226:	2000      	movs	r0, #0
 8000228:	f000 f8f0 	bl	800040c <__aeabi_idiv0>
 800022c:	bd02      	pop	{r1, pc}
 800022e:	46c0      	nop			@ (mov r8, r8)

08000230 <__aeabi_uidivmod>:
 8000230:	2900      	cmp	r1, #0
 8000232:	d0f7      	beq.n	8000224 <__udivsi3+0x100>
 8000234:	e776      	b.n	8000124 <__udivsi3>
 8000236:	4770      	bx	lr

08000238 <__divsi3>:
 8000238:	4603      	mov	r3, r0
 800023a:	430b      	orrs	r3, r1
 800023c:	d47f      	bmi.n	800033e <__divsi3+0x106>
 800023e:	2200      	movs	r2, #0
 8000240:	0843      	lsrs	r3, r0, #1
 8000242:	428b      	cmp	r3, r1
 8000244:	d374      	bcc.n	8000330 <__divsi3+0xf8>
 8000246:	0903      	lsrs	r3, r0, #4
 8000248:	428b      	cmp	r3, r1
 800024a:	d35f      	bcc.n	800030c <__divsi3+0xd4>
 800024c:	0a03      	lsrs	r3, r0, #8
 800024e:	428b      	cmp	r3, r1
 8000250:	d344      	bcc.n	80002dc <__divsi3+0xa4>
 8000252:	0b03      	lsrs	r3, r0, #12
 8000254:	428b      	cmp	r3, r1
 8000256:	d328      	bcc.n	80002aa <__divsi3+0x72>
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d30d      	bcc.n	800027a <__divsi3+0x42>
 800025e:	22ff      	movs	r2, #255	@ 0xff
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	ba12      	rev	r2, r2
 8000264:	0c03      	lsrs	r3, r0, #16
 8000266:	428b      	cmp	r3, r1
 8000268:	d302      	bcc.n	8000270 <__divsi3+0x38>
 800026a:	1212      	asrs	r2, r2, #8
 800026c:	0209      	lsls	r1, r1, #8
 800026e:	d065      	beq.n	800033c <__divsi3+0x104>
 8000270:	0b03      	lsrs	r3, r0, #12
 8000272:	428b      	cmp	r3, r1
 8000274:	d319      	bcc.n	80002aa <__divsi3+0x72>
 8000276:	e000      	b.n	800027a <__divsi3+0x42>
 8000278:	0a09      	lsrs	r1, r1, #8
 800027a:	0bc3      	lsrs	r3, r0, #15
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x4c>
 8000280:	03cb      	lsls	r3, r1, #15
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b83      	lsrs	r3, r0, #14
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x58>
 800028c:	038b      	lsls	r3, r1, #14
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b43      	lsrs	r3, r0, #13
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x64>
 8000298:	034b      	lsls	r3, r1, #13
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b03      	lsrs	r3, r0, #12
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x70>
 80002a4:	030b      	lsls	r3, r1, #12
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0ac3      	lsrs	r3, r0, #11
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x7c>
 80002b0:	02cb      	lsls	r3, r1, #11
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a83      	lsrs	r3, r0, #10
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x88>
 80002bc:	028b      	lsls	r3, r1, #10
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a43      	lsrs	r3, r0, #9
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x94>
 80002c8:	024b      	lsls	r3, r1, #9
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a03      	lsrs	r3, r0, #8
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0xa0>
 80002d4:	020b      	lsls	r3, r1, #8
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	d2cd      	bcs.n	8000278 <__divsi3+0x40>
 80002dc:	09c3      	lsrs	r3, r0, #7
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xae>
 80002e2:	01cb      	lsls	r3, r1, #7
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0983      	lsrs	r3, r0, #6
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xba>
 80002ee:	018b      	lsls	r3, r1, #6
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0943      	lsrs	r3, r0, #5
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xc6>
 80002fa:	014b      	lsls	r3, r1, #5
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0903      	lsrs	r3, r0, #4
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xd2>
 8000306:	010b      	lsls	r3, r1, #4
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	08c3      	lsrs	r3, r0, #3
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xde>
 8000312:	00cb      	lsls	r3, r1, #3
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0883      	lsrs	r3, r0, #2
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xea>
 800031e:	008b      	lsls	r3, r1, #2
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0843      	lsrs	r3, r0, #1
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xf6>
 800032a:	004b      	lsls	r3, r1, #1
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	1a41      	subs	r1, r0, r1
 8000332:	d200      	bcs.n	8000336 <__divsi3+0xfe>
 8000334:	4601      	mov	r1, r0
 8000336:	4152      	adcs	r2, r2
 8000338:	4610      	mov	r0, r2
 800033a:	4770      	bx	lr
 800033c:	e05d      	b.n	80003fa <__divsi3+0x1c2>
 800033e:	0fca      	lsrs	r2, r1, #31
 8000340:	d000      	beq.n	8000344 <__divsi3+0x10c>
 8000342:	4249      	negs	r1, r1
 8000344:	1003      	asrs	r3, r0, #32
 8000346:	d300      	bcc.n	800034a <__divsi3+0x112>
 8000348:	4240      	negs	r0, r0
 800034a:	4053      	eors	r3, r2
 800034c:	2200      	movs	r2, #0
 800034e:	469c      	mov	ip, r3
 8000350:	0903      	lsrs	r3, r0, #4
 8000352:	428b      	cmp	r3, r1
 8000354:	d32d      	bcc.n	80003b2 <__divsi3+0x17a>
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d312      	bcc.n	8000382 <__divsi3+0x14a>
 800035c:	22fc      	movs	r2, #252	@ 0xfc
 800035e:	0189      	lsls	r1, r1, #6
 8000360:	ba12      	rev	r2, r2
 8000362:	0a03      	lsrs	r3, r0, #8
 8000364:	428b      	cmp	r3, r1
 8000366:	d30c      	bcc.n	8000382 <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d308      	bcc.n	8000382 <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d304      	bcc.n	8000382 <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	d03a      	beq.n	80003f2 <__divsi3+0x1ba>
 800037c:	1192      	asrs	r2, r2, #6
 800037e:	e000      	b.n	8000382 <__divsi3+0x14a>
 8000380:	0989      	lsrs	r1, r1, #6
 8000382:	09c3      	lsrs	r3, r0, #7
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x154>
 8000388:	01cb      	lsls	r3, r1, #7
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0983      	lsrs	r3, r0, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x160>
 8000394:	018b      	lsls	r3, r1, #6
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0943      	lsrs	r3, r0, #5
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x16c>
 80003a0:	014b      	lsls	r3, r1, #5
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0903      	lsrs	r3, r0, #4
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x178>
 80003ac:	010b      	lsls	r3, r1, #4
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	08c3      	lsrs	r3, r0, #3
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x184>
 80003b8:	00cb      	lsls	r3, r1, #3
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0883      	lsrs	r3, r0, #2
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x190>
 80003c4:	008b      	lsls	r3, r1, #2
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	d2d9      	bcs.n	8000380 <__divsi3+0x148>
 80003cc:	0843      	lsrs	r3, r0, #1
 80003ce:	428b      	cmp	r3, r1
 80003d0:	d301      	bcc.n	80003d6 <__divsi3+0x19e>
 80003d2:	004b      	lsls	r3, r1, #1
 80003d4:	1ac0      	subs	r0, r0, r3
 80003d6:	4152      	adcs	r2, r2
 80003d8:	1a41      	subs	r1, r0, r1
 80003da:	d200      	bcs.n	80003de <__divsi3+0x1a6>
 80003dc:	4601      	mov	r1, r0
 80003de:	4663      	mov	r3, ip
 80003e0:	4152      	adcs	r2, r2
 80003e2:	105b      	asrs	r3, r3, #1
 80003e4:	4610      	mov	r0, r2
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x1b4>
 80003e8:	4240      	negs	r0, r0
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d500      	bpl.n	80003f0 <__divsi3+0x1b8>
 80003ee:	4249      	negs	r1, r1
 80003f0:	4770      	bx	lr
 80003f2:	4663      	mov	r3, ip
 80003f4:	105b      	asrs	r3, r3, #1
 80003f6:	d300      	bcc.n	80003fa <__divsi3+0x1c2>
 80003f8:	4240      	negs	r0, r0
 80003fa:	b501      	push	{r0, lr}
 80003fc:	2000      	movs	r0, #0
 80003fe:	f000 f805 	bl	800040c <__aeabi_idiv0>
 8000402:	bd02      	pop	{r1, pc}

08000404 <__aeabi_idivmod>:
 8000404:	2900      	cmp	r1, #0
 8000406:	d0f8      	beq.n	80003fa <__divsi3+0x1c2>
 8000408:	e716      	b.n	8000238 <__divsi3>
 800040a:	4770      	bx	lr

0800040c <__aeabi_idiv0>:
 800040c:	4770      	bx	lr
 800040e:	46c0      	nop			@ (mov r8, r8)

08000410 <Write_EEPROM>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_I2C1_Init(void);
static void MX_USART1_UART_Init(void);
/* USER CODE BEGIN PFP */
void Write_EEPROM(uint16_t memAddress, uint8_t* data, uint16_t size) {
 8000410:	b580      	push	{r7, lr}
 8000412:	b086      	sub	sp, #24
 8000414:	af04      	add	r7, sp, #16
 8000416:	6039      	str	r1, [r7, #0]
 8000418:	0011      	movs	r1, r2
 800041a:	1dbb      	adds	r3, r7, #6
 800041c:	1c02      	adds	r2, r0, #0
 800041e:	801a      	strh	r2, [r3, #0]
 8000420:	1d3b      	adds	r3, r7, #4
 8000422:	1c0a      	adds	r2, r1, #0
 8000424:	801a      	strh	r2, [r3, #0]
    if (HAL_I2C_Mem_Write(&hi2c1, (I2C_ADDRESS << 1), memAddress, I2C_MEMADD_SIZE_8BIT, data, size, 1000) != HAL_OK) {
 8000426:	1dbb      	adds	r3, r7, #6
 8000428:	881a      	ldrh	r2, [r3, #0]
 800042a:	4816      	ldr	r0, [pc, #88]	@ (8000484 <Write_EEPROM+0x74>)
 800042c:	23fa      	movs	r3, #250	@ 0xfa
 800042e:	009b      	lsls	r3, r3, #2
 8000430:	9302      	str	r3, [sp, #8]
 8000432:	1d3b      	adds	r3, r7, #4
 8000434:	881b      	ldrh	r3, [r3, #0]
 8000436:	9301      	str	r3, [sp, #4]
 8000438:	683b      	ldr	r3, [r7, #0]
 800043a:	9300      	str	r3, [sp, #0]
 800043c:	2301      	movs	r3, #1
 800043e:	21a0      	movs	r1, #160	@ 0xa0
 8000440:	f000 ff54 	bl	80012ec <HAL_I2C_Mem_Write>
 8000444:	1e03      	subs	r3, r0, #0
 8000446:	d006      	beq.n	8000456 <Write_EEPROM+0x46>
        sprintf(uart_buf, "I2C Transmission Error\r\n");
 8000448:	4a0f      	ldr	r2, [pc, #60]	@ (8000488 <Write_EEPROM+0x78>)
 800044a:	4b10      	ldr	r3, [pc, #64]	@ (800048c <Write_EEPROM+0x7c>)
 800044c:	0011      	movs	r1, r2
 800044e:	0018      	movs	r0, r3
 8000450:	f003 ff62 	bl	8004318 <siprintf>
 8000454:	e005      	b.n	8000462 <Write_EEPROM+0x52>
    } else {
        sprintf(uart_buf, "Message Written: %s\r\n", data);
 8000456:	683a      	ldr	r2, [r7, #0]
 8000458:	490d      	ldr	r1, [pc, #52]	@ (8000490 <Write_EEPROM+0x80>)
 800045a:	4b0c      	ldr	r3, [pc, #48]	@ (800048c <Write_EEPROM+0x7c>)
 800045c:	0018      	movs	r0, r3
 800045e:	f003 ff5b 	bl	8004318 <siprintf>
    }
    HAL_UART_Transmit(&huart1, (uint8_t*)uart_buf, strlen(uart_buf), 1000);
 8000462:	4b0a      	ldr	r3, [pc, #40]	@ (800048c <Write_EEPROM+0x7c>)
 8000464:	0018      	movs	r0, r3
 8000466:	f7ff fe4b 	bl	8000100 <strlen>
 800046a:	0003      	movs	r3, r0
 800046c:	b29a      	uxth	r2, r3
 800046e:	23fa      	movs	r3, #250	@ 0xfa
 8000470:	009b      	lsls	r3, r3, #2
 8000472:	4906      	ldr	r1, [pc, #24]	@ (800048c <Write_EEPROM+0x7c>)
 8000474:	4807      	ldr	r0, [pc, #28]	@ (8000494 <Write_EEPROM+0x84>)
 8000476:	f003 f9f3 	bl	8003860 <HAL_UART_Transmit>
}
 800047a:	46c0      	nop			@ (mov r8, r8)
 800047c:	46bd      	mov	sp, r7
 800047e:	b002      	add	sp, #8
 8000480:	bd80      	pop	{r7, pc}
 8000482:	46c0      	nop			@ (mov r8, r8)
 8000484:	200000c4 	.word	0x200000c4
 8000488:	08004c6c 	.word	0x08004c6c
 800048c:	20000078 	.word	0x20000078
 8000490:	08004c88 	.word	0x08004c88
 8000494:	20000118 	.word	0x20000118

08000498 <Read_EEPROM>:

void Read_EEPROM(uint16_t memAddress, uint8_t* data, uint16_t size) {
 8000498:	b580      	push	{r7, lr}
 800049a:	b086      	sub	sp, #24
 800049c:	af04      	add	r7, sp, #16
 800049e:	6039      	str	r1, [r7, #0]
 80004a0:	0011      	movs	r1, r2
 80004a2:	1dbb      	adds	r3, r7, #6
 80004a4:	1c02      	adds	r2, r0, #0
 80004a6:	801a      	strh	r2, [r3, #0]
 80004a8:	1d3b      	adds	r3, r7, #4
 80004aa:	1c0a      	adds	r2, r1, #0
 80004ac:	801a      	strh	r2, [r3, #0]
    if (HAL_I2C_Mem_Read(&hi2c1, (I2C_ADDRESS << 1), memAddress, I2C_MEMADD_SIZE_8BIT, data, size, 1000) != HAL_OK) {
 80004ae:	1dbb      	adds	r3, r7, #6
 80004b0:	881a      	ldrh	r2, [r3, #0]
 80004b2:	4816      	ldr	r0, [pc, #88]	@ (800050c <Read_EEPROM+0x74>)
 80004b4:	23fa      	movs	r3, #250	@ 0xfa
 80004b6:	009b      	lsls	r3, r3, #2
 80004b8:	9302      	str	r3, [sp, #8]
 80004ba:	1d3b      	adds	r3, r7, #4
 80004bc:	881b      	ldrh	r3, [r3, #0]
 80004be:	9301      	str	r3, [sp, #4]
 80004c0:	683b      	ldr	r3, [r7, #0]
 80004c2:	9300      	str	r3, [sp, #0]
 80004c4:	2301      	movs	r3, #1
 80004c6:	21a0      	movs	r1, #160	@ 0xa0
 80004c8:	f001 f83e 	bl	8001548 <HAL_I2C_Mem_Read>
 80004cc:	1e03      	subs	r3, r0, #0
 80004ce:	d006      	beq.n	80004de <Read_EEPROM+0x46>
        sprintf(uart_buf, "I2C Reception Error\r\n");
 80004d0:	4a0f      	ldr	r2, [pc, #60]	@ (8000510 <Read_EEPROM+0x78>)
 80004d2:	4b10      	ldr	r3, [pc, #64]	@ (8000514 <Read_EEPROM+0x7c>)
 80004d4:	0011      	movs	r1, r2
 80004d6:	0018      	movs	r0, r3
 80004d8:	f003 ff1e 	bl	8004318 <siprintf>
 80004dc:	e005      	b.n	80004ea <Read_EEPROM+0x52>
    } else {
        sprintf(uart_buf, "Message Reader : %s\r\n", data);
 80004de:	683a      	ldr	r2, [r7, #0]
 80004e0:	490d      	ldr	r1, [pc, #52]	@ (8000518 <Read_EEPROM+0x80>)
 80004e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000514 <Read_EEPROM+0x7c>)
 80004e4:	0018      	movs	r0, r3
 80004e6:	f003 ff17 	bl	8004318 <siprintf>
    }
    HAL_UART_Transmit(&huart1, (uint8_t*)uart_buf, strlen(uart_buf), 1000);
 80004ea:	4b0a      	ldr	r3, [pc, #40]	@ (8000514 <Read_EEPROM+0x7c>)
 80004ec:	0018      	movs	r0, r3
 80004ee:	f7ff fe07 	bl	8000100 <strlen>
 80004f2:	0003      	movs	r3, r0
 80004f4:	b29a      	uxth	r2, r3
 80004f6:	23fa      	movs	r3, #250	@ 0xfa
 80004f8:	009b      	lsls	r3, r3, #2
 80004fa:	4906      	ldr	r1, [pc, #24]	@ (8000514 <Read_EEPROM+0x7c>)
 80004fc:	4807      	ldr	r0, [pc, #28]	@ (800051c <Read_EEPROM+0x84>)
 80004fe:	f003 f9af 	bl	8003860 <HAL_UART_Transmit>
}
 8000502:	46c0      	nop			@ (mov r8, r8)
 8000504:	46bd      	mov	sp, r7
 8000506:	b002      	add	sp, #8
 8000508:	bd80      	pop	{r7, pc}
 800050a:	46c0      	nop			@ (mov r8, r8)
 800050c:	200000c4 	.word	0x200000c4
 8000510:	08004ca0 	.word	0x08004ca0
 8000514:	20000078 	.word	0x20000078
 8000518:	08004cb8 	.word	0x08004cb8
 800051c:	20000118 	.word	0x20000118

08000520 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b082      	sub	sp, #8
 8000524:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000526:	f000 fad9 	bl	8000adc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800052a:	f000 f833 	bl	8000594 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800052e:	f000 f919 	bl	8000764 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000532:	f000 f889 	bl	8000648 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000536:	f000 f8c7 	bl	80006c8 <MX_USART1_UART_Init>

  /* USER CODE BEGIN 2 */

#define PAGE_SIZE 16

int message_len = strlen(MESSAGE);
 800053a:	2310      	movs	r3, #16
 800053c:	607b      	str	r3, [r7, #4]

Write_EEPROM(0x00, (uint8_t*)MESSAGE, message_len);
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	b29a      	uxth	r2, r3
 8000542:	4b0f      	ldr	r3, [pc, #60]	@ (8000580 <main+0x60>)
 8000544:	0019      	movs	r1, r3
 8000546:	2000      	movs	r0, #0
 8000548:	f7ff ff62 	bl	8000410 <Write_EEPROM>
HAL_Delay(50);  // Yazma işleminin tamamlanması için yeterli bekleme
 800054c:	2032      	movs	r0, #50	@ 0x32
 800054e:	f000 fb4b 	bl	8000be8 <HAL_Delay>

Read_EEPROM(0x00, rx_data, message_len);
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	b29a      	uxth	r2, r3
 8000556:	4b0b      	ldr	r3, [pc, #44]	@ (8000584 <main+0x64>)
 8000558:	0019      	movs	r1, r3
 800055a:	2000      	movs	r0, #0
 800055c:	f7ff ff9c 	bl	8000498 <Read_EEPROM>
rx_data[message_len] = '\0';  // String sonu ekle
 8000560:	4a08      	ldr	r2, [pc, #32]	@ (8000584 <main+0x64>)
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	18d3      	adds	r3, r2, r3
 8000566:	2200      	movs	r2, #0
 8000568:	701a      	strb	r2, [r3, #0]

HAL_UART_Transmit(&huart1, (uint8_t *)uart_buf, uart_buf_len, 100);
 800056a:	4b07      	ldr	r3, [pc, #28]	@ (8000588 <main+0x68>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	b29a      	uxth	r2, r3
 8000570:	4906      	ldr	r1, [pc, #24]	@ (800058c <main+0x6c>)
 8000572:	4807      	ldr	r0, [pc, #28]	@ (8000590 <main+0x70>)
 8000574:	2364      	movs	r3, #100	@ 0x64
 8000576:	f003 f973 	bl	8003860 <HAL_UART_Transmit>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800057a:	46c0      	nop			@ (mov r8, r8)
 800057c:	e7fd      	b.n	800057a <main+0x5a>
 800057e:	46c0      	nop			@ (mov r8, r8)
 8000580:	08004cd0 	.word	0x08004cd0
 8000584:	200000b0 	.word	0x200000b0
 8000588:	200000ac 	.word	0x200000ac
 800058c:	20000078 	.word	0x20000078
 8000590:	20000118 	.word	0x20000118

08000594 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000594:	b590      	push	{r4, r7, lr}
 8000596:	b093      	sub	sp, #76	@ 0x4c
 8000598:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800059a:	2414      	movs	r4, #20
 800059c:	193b      	adds	r3, r7, r4
 800059e:	0018      	movs	r0, r3
 80005a0:	2334      	movs	r3, #52	@ 0x34
 80005a2:	001a      	movs	r2, r3
 80005a4:	2100      	movs	r1, #0
 80005a6:	f003 fed7 	bl	8004358 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005aa:	1d3b      	adds	r3, r7, #4
 80005ac:	0018      	movs	r0, r3
 80005ae:	2310      	movs	r3, #16
 80005b0:	001a      	movs	r2, r3
 80005b2:	2100      	movs	r1, #0
 80005b4:	f003 fed0 	bl	8004358 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005b8:	2380      	movs	r3, #128	@ 0x80
 80005ba:	009b      	lsls	r3, r3, #2
 80005bc:	0018      	movs	r0, r3
 80005be:	f002 facd 	bl	8002b5c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005c2:	193b      	adds	r3, r7, r4
 80005c4:	2202      	movs	r2, #2
 80005c6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005c8:	193b      	adds	r3, r7, r4
 80005ca:	2280      	movs	r2, #128	@ 0x80
 80005cc:	0052      	lsls	r2, r2, #1
 80005ce:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80005d0:	0021      	movs	r1, r4
 80005d2:	187b      	adds	r3, r7, r1
 80005d4:	2200      	movs	r2, #0
 80005d6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005d8:	187b      	adds	r3, r7, r1
 80005da:	2240      	movs	r2, #64	@ 0x40
 80005dc:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005de:	187b      	adds	r3, r7, r1
 80005e0:	2202      	movs	r2, #2
 80005e2:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005e4:	187b      	adds	r3, r7, r1
 80005e6:	2202      	movs	r2, #2
 80005e8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80005ea:	187b      	adds	r3, r7, r1
 80005ec:	2200      	movs	r2, #0
 80005ee:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80005f0:	187b      	adds	r3, r7, r1
 80005f2:	2208      	movs	r2, #8
 80005f4:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005f6:	187b      	adds	r3, r7, r1
 80005f8:	2280      	movs	r2, #128	@ 0x80
 80005fa:	0292      	lsls	r2, r2, #10
 80005fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005fe:	187b      	adds	r3, r7, r1
 8000600:	2280      	movs	r2, #128	@ 0x80
 8000602:	0592      	lsls	r2, r2, #22
 8000604:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000606:	187b      	adds	r3, r7, r1
 8000608:	0018      	movs	r0, r3
 800060a:	f002 faf3 	bl	8002bf4 <HAL_RCC_OscConfig>
 800060e:	1e03      	subs	r3, r0, #0
 8000610:	d001      	beq.n	8000616 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000612:	f000 f8d5 	bl	80007c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000616:	1d3b      	adds	r3, r7, #4
 8000618:	2207      	movs	r2, #7
 800061a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800061c:	1d3b      	adds	r3, r7, #4
 800061e:	2202      	movs	r2, #2
 8000620:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000622:	1d3b      	adds	r3, r7, #4
 8000624:	2200      	movs	r2, #0
 8000626:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000628:	1d3b      	adds	r3, r7, #4
 800062a:	2200      	movs	r2, #0
 800062c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800062e:	1d3b      	adds	r3, r7, #4
 8000630:	2102      	movs	r1, #2
 8000632:	0018      	movs	r0, r3
 8000634:	f002 fdee 	bl	8003214 <HAL_RCC_ClockConfig>
 8000638:	1e03      	subs	r3, r0, #0
 800063a:	d001      	beq.n	8000640 <SystemClock_Config+0xac>
  {
    Error_Handler();
 800063c:	f000 f8c0 	bl	80007c0 <Error_Handler>
  }
}
 8000640:	46c0      	nop			@ (mov r8, r8)
 8000642:	46bd      	mov	sp, r7
 8000644:	b013      	add	sp, #76	@ 0x4c
 8000646:	bd90      	pop	{r4, r7, pc}

08000648 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800064c:	4b1b      	ldr	r3, [pc, #108]	@ (80006bc <MX_I2C1_Init+0x74>)
 800064e:	4a1c      	ldr	r2, [pc, #112]	@ (80006c0 <MX_I2C1_Init+0x78>)
 8000650:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 8000652:	4b1a      	ldr	r3, [pc, #104]	@ (80006bc <MX_I2C1_Init+0x74>)
 8000654:	4a1b      	ldr	r2, [pc, #108]	@ (80006c4 <MX_I2C1_Init+0x7c>)
 8000656:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000658:	4b18      	ldr	r3, [pc, #96]	@ (80006bc <MX_I2C1_Init+0x74>)
 800065a:	2200      	movs	r2, #0
 800065c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800065e:	4b17      	ldr	r3, [pc, #92]	@ (80006bc <MX_I2C1_Init+0x74>)
 8000660:	2201      	movs	r2, #1
 8000662:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000664:	4b15      	ldr	r3, [pc, #84]	@ (80006bc <MX_I2C1_Init+0x74>)
 8000666:	2200      	movs	r2, #0
 8000668:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800066a:	4b14      	ldr	r3, [pc, #80]	@ (80006bc <MX_I2C1_Init+0x74>)
 800066c:	2200      	movs	r2, #0
 800066e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000670:	4b12      	ldr	r3, [pc, #72]	@ (80006bc <MX_I2C1_Init+0x74>)
 8000672:	2200      	movs	r2, #0
 8000674:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000676:	4b11      	ldr	r3, [pc, #68]	@ (80006bc <MX_I2C1_Init+0x74>)
 8000678:	2200      	movs	r2, #0
 800067a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800067c:	4b0f      	ldr	r3, [pc, #60]	@ (80006bc <MX_I2C1_Init+0x74>)
 800067e:	2200      	movs	r2, #0
 8000680:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000682:	4b0e      	ldr	r3, [pc, #56]	@ (80006bc <MX_I2C1_Init+0x74>)
 8000684:	0018      	movs	r0, r3
 8000686:	f000 fd8b 	bl	80011a0 <HAL_I2C_Init>
 800068a:	1e03      	subs	r3, r0, #0
 800068c:	d001      	beq.n	8000692 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800068e:	f000 f897 	bl	80007c0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000692:	4b0a      	ldr	r3, [pc, #40]	@ (80006bc <MX_I2C1_Init+0x74>)
 8000694:	2100      	movs	r1, #0
 8000696:	0018      	movs	r0, r3
 8000698:	f002 f9c8 	bl	8002a2c <HAL_I2CEx_ConfigAnalogFilter>
 800069c:	1e03      	subs	r3, r0, #0
 800069e:	d001      	beq.n	80006a4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80006a0:	f000 f88e 	bl	80007c0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80006a4:	4b05      	ldr	r3, [pc, #20]	@ (80006bc <MX_I2C1_Init+0x74>)
 80006a6:	2100      	movs	r1, #0
 80006a8:	0018      	movs	r0, r3
 80006aa:	f002 fa0b 	bl	8002ac4 <HAL_I2CEx_ConfigDigitalFilter>
 80006ae:	1e03      	subs	r3, r0, #0
 80006b0:	d001      	beq.n	80006b6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80006b2:	f000 f885 	bl	80007c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006b6:	46c0      	nop			@ (mov r8, r8)
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	200000c4 	.word	0x200000c4
 80006c0:	40005400 	.word	0x40005400
 80006c4:	10b17db5 	.word	0x10b17db5

080006c8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80006cc:	4b23      	ldr	r3, [pc, #140]	@ (800075c <MX_USART1_UART_Init+0x94>)
 80006ce:	4a24      	ldr	r2, [pc, #144]	@ (8000760 <MX_USART1_UART_Init+0x98>)
 80006d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80006d2:	4b22      	ldr	r3, [pc, #136]	@ (800075c <MX_USART1_UART_Init+0x94>)
 80006d4:	22e1      	movs	r2, #225	@ 0xe1
 80006d6:	0252      	lsls	r2, r2, #9
 80006d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006da:	4b20      	ldr	r3, [pc, #128]	@ (800075c <MX_USART1_UART_Init+0x94>)
 80006dc:	2200      	movs	r2, #0
 80006de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80006e0:	4b1e      	ldr	r3, [pc, #120]	@ (800075c <MX_USART1_UART_Init+0x94>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80006e6:	4b1d      	ldr	r3, [pc, #116]	@ (800075c <MX_USART1_UART_Init+0x94>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80006ec:	4b1b      	ldr	r3, [pc, #108]	@ (800075c <MX_USART1_UART_Init+0x94>)
 80006ee:	220c      	movs	r2, #12
 80006f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006f2:	4b1a      	ldr	r3, [pc, #104]	@ (800075c <MX_USART1_UART_Init+0x94>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006f8:	4b18      	ldr	r3, [pc, #96]	@ (800075c <MX_USART1_UART_Init+0x94>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006fe:	4b17      	ldr	r3, [pc, #92]	@ (800075c <MX_USART1_UART_Init+0x94>)
 8000700:	2200      	movs	r2, #0
 8000702:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000704:	4b15      	ldr	r3, [pc, #84]	@ (800075c <MX_USART1_UART_Init+0x94>)
 8000706:	2200      	movs	r2, #0
 8000708:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800070a:	4b14      	ldr	r3, [pc, #80]	@ (800075c <MX_USART1_UART_Init+0x94>)
 800070c:	2200      	movs	r2, #0
 800070e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000710:	4b12      	ldr	r3, [pc, #72]	@ (800075c <MX_USART1_UART_Init+0x94>)
 8000712:	0018      	movs	r0, r3
 8000714:	f003 f84e 	bl	80037b4 <HAL_UART_Init>
 8000718:	1e03      	subs	r3, r0, #0
 800071a:	d001      	beq.n	8000720 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800071c:	f000 f850 	bl	80007c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000720:	4b0e      	ldr	r3, [pc, #56]	@ (800075c <MX_USART1_UART_Init+0x94>)
 8000722:	2100      	movs	r1, #0
 8000724:	0018      	movs	r0, r3
 8000726:	f003 fd17 	bl	8004158 <HAL_UARTEx_SetTxFifoThreshold>
 800072a:	1e03      	subs	r3, r0, #0
 800072c:	d001      	beq.n	8000732 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800072e:	f000 f847 	bl	80007c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000732:	4b0a      	ldr	r3, [pc, #40]	@ (800075c <MX_USART1_UART_Init+0x94>)
 8000734:	2100      	movs	r1, #0
 8000736:	0018      	movs	r0, r3
 8000738:	f003 fd4e 	bl	80041d8 <HAL_UARTEx_SetRxFifoThreshold>
 800073c:	1e03      	subs	r3, r0, #0
 800073e:	d001      	beq.n	8000744 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000740:	f000 f83e 	bl	80007c0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000744:	4b05      	ldr	r3, [pc, #20]	@ (800075c <MX_USART1_UART_Init+0x94>)
 8000746:	0018      	movs	r0, r3
 8000748:	f003 fccc 	bl	80040e4 <HAL_UARTEx_DisableFifoMode>
 800074c:	1e03      	subs	r3, r0, #0
 800074e:	d001      	beq.n	8000754 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000750:	f000 f836 	bl	80007c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000754:	46c0      	nop			@ (mov r8, r8)
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	46c0      	nop			@ (mov r8, r8)
 800075c:	20000118 	.word	0x20000118
 8000760:	40013800 	.word	0x40013800

08000764 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b084      	sub	sp, #16
 8000768:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800076a:	4b14      	ldr	r3, [pc, #80]	@ (80007bc <MX_GPIO_Init+0x58>)
 800076c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800076e:	4b13      	ldr	r3, [pc, #76]	@ (80007bc <MX_GPIO_Init+0x58>)
 8000770:	2120      	movs	r1, #32
 8000772:	430a      	orrs	r2, r1
 8000774:	635a      	str	r2, [r3, #52]	@ 0x34
 8000776:	4b11      	ldr	r3, [pc, #68]	@ (80007bc <MX_GPIO_Init+0x58>)
 8000778:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800077a:	2220      	movs	r2, #32
 800077c:	4013      	ands	r3, r2
 800077e:	60fb      	str	r3, [r7, #12]
 8000780:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000782:	4b0e      	ldr	r3, [pc, #56]	@ (80007bc <MX_GPIO_Init+0x58>)
 8000784:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000786:	4b0d      	ldr	r3, [pc, #52]	@ (80007bc <MX_GPIO_Init+0x58>)
 8000788:	2101      	movs	r1, #1
 800078a:	430a      	orrs	r2, r1
 800078c:	635a      	str	r2, [r3, #52]	@ 0x34
 800078e:	4b0b      	ldr	r3, [pc, #44]	@ (80007bc <MX_GPIO_Init+0x58>)
 8000790:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000792:	2201      	movs	r2, #1
 8000794:	4013      	ands	r3, r2
 8000796:	60bb      	str	r3, [r7, #8]
 8000798:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800079a:	4b08      	ldr	r3, [pc, #32]	@ (80007bc <MX_GPIO_Init+0x58>)
 800079c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800079e:	4b07      	ldr	r3, [pc, #28]	@ (80007bc <MX_GPIO_Init+0x58>)
 80007a0:	2102      	movs	r1, #2
 80007a2:	430a      	orrs	r2, r1
 80007a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80007a6:	4b05      	ldr	r3, [pc, #20]	@ (80007bc <MX_GPIO_Init+0x58>)
 80007a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007aa:	2202      	movs	r2, #2
 80007ac:	4013      	ands	r3, r2
 80007ae:	607b      	str	r3, [r7, #4]
 80007b0:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007b2:	46c0      	nop			@ (mov r8, r8)
 80007b4:	46bd      	mov	sp, r7
 80007b6:	b004      	add	sp, #16
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	46c0      	nop			@ (mov r8, r8)
 80007bc:	40021000 	.word	0x40021000

080007c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007c4:	b672      	cpsid	i
}
 80007c6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007c8:	46c0      	nop			@ (mov r8, r8)
 80007ca:	e7fd      	b.n	80007c8 <Error_Handler+0x8>

080007cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b082      	sub	sp, #8
 80007d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000810 <HAL_MspInit+0x44>)
 80007d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80007d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000810 <HAL_MspInit+0x44>)
 80007d8:	2101      	movs	r1, #1
 80007da:	430a      	orrs	r2, r1
 80007dc:	641a      	str	r2, [r3, #64]	@ 0x40
 80007de:	4b0c      	ldr	r3, [pc, #48]	@ (8000810 <HAL_MspInit+0x44>)
 80007e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007e2:	2201      	movs	r2, #1
 80007e4:	4013      	ands	r3, r2
 80007e6:	607b      	str	r3, [r7, #4]
 80007e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ea:	4b09      	ldr	r3, [pc, #36]	@ (8000810 <HAL_MspInit+0x44>)
 80007ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80007ee:	4b08      	ldr	r3, [pc, #32]	@ (8000810 <HAL_MspInit+0x44>)
 80007f0:	2180      	movs	r1, #128	@ 0x80
 80007f2:	0549      	lsls	r1, r1, #21
 80007f4:	430a      	orrs	r2, r1
 80007f6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80007f8:	4b05      	ldr	r3, [pc, #20]	@ (8000810 <HAL_MspInit+0x44>)
 80007fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80007fc:	2380      	movs	r3, #128	@ 0x80
 80007fe:	055b      	lsls	r3, r3, #21
 8000800:	4013      	ands	r3, r2
 8000802:	603b      	str	r3, [r7, #0]
 8000804:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000806:	46c0      	nop			@ (mov r8, r8)
 8000808:	46bd      	mov	sp, r7
 800080a:	b002      	add	sp, #8
 800080c:	bd80      	pop	{r7, pc}
 800080e:	46c0      	nop			@ (mov r8, r8)
 8000810:	40021000 	.word	0x40021000

08000814 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000814:	b590      	push	{r4, r7, lr}
 8000816:	b091      	sub	sp, #68	@ 0x44
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081c:	232c      	movs	r3, #44	@ 0x2c
 800081e:	18fb      	adds	r3, r7, r3
 8000820:	0018      	movs	r0, r3
 8000822:	2314      	movs	r3, #20
 8000824:	001a      	movs	r2, r3
 8000826:	2100      	movs	r1, #0
 8000828:	f003 fd96 	bl	8004358 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800082c:	2414      	movs	r4, #20
 800082e:	193b      	adds	r3, r7, r4
 8000830:	0018      	movs	r0, r3
 8000832:	2318      	movs	r3, #24
 8000834:	001a      	movs	r2, r3
 8000836:	2100      	movs	r1, #0
 8000838:	f003 fd8e 	bl	8004358 <memset>
  if(hi2c->Instance==I2C1)
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	4a26      	ldr	r2, [pc, #152]	@ (80008dc <HAL_I2C_MspInit+0xc8>)
 8000842:	4293      	cmp	r3, r2
 8000844:	d145      	bne.n	80008d2 <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000846:	193b      	adds	r3, r7, r4
 8000848:	2220      	movs	r2, #32
 800084a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800084c:	193b      	adds	r3, r7, r4
 800084e:	2200      	movs	r2, #0
 8000850:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000852:	193b      	adds	r3, r7, r4
 8000854:	0018      	movs	r0, r3
 8000856:	f002 fe87 	bl	8003568 <HAL_RCCEx_PeriphCLKConfig>
 800085a:	1e03      	subs	r3, r0, #0
 800085c:	d001      	beq.n	8000862 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800085e:	f7ff ffaf 	bl	80007c0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000862:	4b1f      	ldr	r3, [pc, #124]	@ (80008e0 <HAL_I2C_MspInit+0xcc>)
 8000864:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000866:	4b1e      	ldr	r3, [pc, #120]	@ (80008e0 <HAL_I2C_MspInit+0xcc>)
 8000868:	2102      	movs	r1, #2
 800086a:	430a      	orrs	r2, r1
 800086c:	635a      	str	r2, [r3, #52]	@ 0x34
 800086e:	4b1c      	ldr	r3, [pc, #112]	@ (80008e0 <HAL_I2C_MspInit+0xcc>)
 8000870:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000872:	2202      	movs	r2, #2
 8000874:	4013      	ands	r3, r2
 8000876:	613b      	str	r3, [r7, #16]
 8000878:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800087a:	212c      	movs	r1, #44	@ 0x2c
 800087c:	187b      	adds	r3, r7, r1
 800087e:	22c0      	movs	r2, #192	@ 0xc0
 8000880:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000882:	187b      	adds	r3, r7, r1
 8000884:	2212      	movs	r2, #18
 8000886:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000888:	187b      	adds	r3, r7, r1
 800088a:	2200      	movs	r2, #0
 800088c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088e:	187b      	adds	r3, r7, r1
 8000890:	2200      	movs	r2, #0
 8000892:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000894:	187b      	adds	r3, r7, r1
 8000896:	2206      	movs	r2, #6
 8000898:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800089a:	187b      	adds	r3, r7, r1
 800089c:	4a11      	ldr	r2, [pc, #68]	@ (80008e4 <HAL_I2C_MspInit+0xd0>)
 800089e:	0019      	movs	r1, r3
 80008a0:	0010      	movs	r0, r2
 80008a2:	f000 fb19 	bl	8000ed8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80008a6:	4b0e      	ldr	r3, [pc, #56]	@ (80008e0 <HAL_I2C_MspInit+0xcc>)
 80008a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80008aa:	4b0d      	ldr	r3, [pc, #52]	@ (80008e0 <HAL_I2C_MspInit+0xcc>)
 80008ac:	2180      	movs	r1, #128	@ 0x80
 80008ae:	0389      	lsls	r1, r1, #14
 80008b0:	430a      	orrs	r2, r1
 80008b2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80008b4:	4b0a      	ldr	r3, [pc, #40]	@ (80008e0 <HAL_I2C_MspInit+0xcc>)
 80008b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80008b8:	2380      	movs	r3, #128	@ 0x80
 80008ba:	039b      	lsls	r3, r3, #14
 80008bc:	4013      	ands	r3, r2
 80008be:	60fb      	str	r3, [r7, #12]
 80008c0:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 80008c2:	2200      	movs	r2, #0
 80008c4:	2100      	movs	r1, #0
 80008c6:	2017      	movs	r0, #23
 80008c8:	f000 fa5e 	bl	8000d88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 80008cc:	2017      	movs	r0, #23
 80008ce:	f000 fa70 	bl	8000db2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80008d2:	46c0      	nop			@ (mov r8, r8)
 80008d4:	46bd      	mov	sp, r7
 80008d6:	b011      	add	sp, #68	@ 0x44
 80008d8:	bd90      	pop	{r4, r7, pc}
 80008da:	46c0      	nop			@ (mov r8, r8)
 80008dc:	40005400 	.word	0x40005400
 80008e0:	40021000 	.word	0x40021000
 80008e4:	50000400 	.word	0x50000400

080008e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008e8:	b590      	push	{r4, r7, lr}
 80008ea:	b091      	sub	sp, #68	@ 0x44
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f0:	232c      	movs	r3, #44	@ 0x2c
 80008f2:	18fb      	adds	r3, r7, r3
 80008f4:	0018      	movs	r0, r3
 80008f6:	2314      	movs	r3, #20
 80008f8:	001a      	movs	r2, r3
 80008fa:	2100      	movs	r1, #0
 80008fc:	f003 fd2c 	bl	8004358 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000900:	2414      	movs	r4, #20
 8000902:	193b      	adds	r3, r7, r4
 8000904:	0018      	movs	r0, r3
 8000906:	2318      	movs	r3, #24
 8000908:	001a      	movs	r2, r3
 800090a:	2100      	movs	r1, #0
 800090c:	f003 fd24 	bl	8004358 <memset>
  if(huart->Instance==USART1)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a23      	ldr	r2, [pc, #140]	@ (80009a4 <HAL_UART_MspInit+0xbc>)
 8000916:	4293      	cmp	r3, r2
 8000918:	d13f      	bne.n	800099a <HAL_UART_MspInit+0xb2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800091a:	193b      	adds	r3, r7, r4
 800091c:	2201      	movs	r2, #1
 800091e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000920:	193b      	adds	r3, r7, r4
 8000922:	2200      	movs	r2, #0
 8000924:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000926:	193b      	adds	r3, r7, r4
 8000928:	0018      	movs	r0, r3
 800092a:	f002 fe1d 	bl	8003568 <HAL_RCCEx_PeriphCLKConfig>
 800092e:	1e03      	subs	r3, r0, #0
 8000930:	d001      	beq.n	8000936 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000932:	f7ff ff45 	bl	80007c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000936:	4b1c      	ldr	r3, [pc, #112]	@ (80009a8 <HAL_UART_MspInit+0xc0>)
 8000938:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800093a:	4b1b      	ldr	r3, [pc, #108]	@ (80009a8 <HAL_UART_MspInit+0xc0>)
 800093c:	2180      	movs	r1, #128	@ 0x80
 800093e:	01c9      	lsls	r1, r1, #7
 8000940:	430a      	orrs	r2, r1
 8000942:	641a      	str	r2, [r3, #64]	@ 0x40
 8000944:	4b18      	ldr	r3, [pc, #96]	@ (80009a8 <HAL_UART_MspInit+0xc0>)
 8000946:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000948:	2380      	movs	r3, #128	@ 0x80
 800094a:	01db      	lsls	r3, r3, #7
 800094c:	4013      	ands	r3, r2
 800094e:	613b      	str	r3, [r7, #16]
 8000950:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000952:	4b15      	ldr	r3, [pc, #84]	@ (80009a8 <HAL_UART_MspInit+0xc0>)
 8000954:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000956:	4b14      	ldr	r3, [pc, #80]	@ (80009a8 <HAL_UART_MspInit+0xc0>)
 8000958:	2101      	movs	r1, #1
 800095a:	430a      	orrs	r2, r1
 800095c:	635a      	str	r2, [r3, #52]	@ 0x34
 800095e:	4b12      	ldr	r3, [pc, #72]	@ (80009a8 <HAL_UART_MspInit+0xc0>)
 8000960:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000962:	2201      	movs	r2, #1
 8000964:	4013      	ands	r3, r2
 8000966:	60fb      	str	r3, [r7, #12]
 8000968:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800096a:	212c      	movs	r1, #44	@ 0x2c
 800096c:	187b      	adds	r3, r7, r1
 800096e:	22c0      	movs	r2, #192	@ 0xc0
 8000970:	00d2      	lsls	r2, r2, #3
 8000972:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000974:	187b      	adds	r3, r7, r1
 8000976:	2202      	movs	r2, #2
 8000978:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097a:	187b      	adds	r3, r7, r1
 800097c:	2200      	movs	r2, #0
 800097e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000980:	187b      	adds	r3, r7, r1
 8000982:	2200      	movs	r2, #0
 8000984:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000986:	187b      	adds	r3, r7, r1
 8000988:	2201      	movs	r2, #1
 800098a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800098c:	187a      	adds	r2, r7, r1
 800098e:	23a0      	movs	r3, #160	@ 0xa0
 8000990:	05db      	lsls	r3, r3, #23
 8000992:	0011      	movs	r1, r2
 8000994:	0018      	movs	r0, r3
 8000996:	f000 fa9f 	bl	8000ed8 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 800099a:	46c0      	nop			@ (mov r8, r8)
 800099c:	46bd      	mov	sp, r7
 800099e:	b011      	add	sp, #68	@ 0x44
 80009a0:	bd90      	pop	{r4, r7, pc}
 80009a2:	46c0      	nop			@ (mov r8, r8)
 80009a4:	40013800 	.word	0x40013800
 80009a8:	40021000 	.word	0x40021000

080009ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009b0:	46c0      	nop			@ (mov r8, r8)
 80009b2:	e7fd      	b.n	80009b0 <NMI_Handler+0x4>

080009b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009b8:	46c0      	nop			@ (mov r8, r8)
 80009ba:	e7fd      	b.n	80009b8 <HardFault_Handler+0x4>

080009bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80009c0:	46c0      	nop			@ (mov r8, r8)
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}

080009c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009c6:	b580      	push	{r7, lr}
 80009c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009ca:	46c0      	nop			@ (mov r8, r8)
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}

080009d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009d4:	f000 f8ec 	bl	8000bb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009d8:	46c0      	nop			@ (mov r8, r8)
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
	...

080009e0 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR))
 80009e4:	4b09      	ldr	r3, [pc, #36]	@ (8000a0c <I2C1_IRQHandler+0x2c>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	699a      	ldr	r2, [r3, #24]
 80009ea:	23e0      	movs	r3, #224	@ 0xe0
 80009ec:	00db      	lsls	r3, r3, #3
 80009ee:	4013      	ands	r3, r2
 80009f0:	d004      	beq.n	80009fc <I2C1_IRQHandler+0x1c>
  {
    HAL_I2C_ER_IRQHandler(&hi2c1);
 80009f2:	4b06      	ldr	r3, [pc, #24]	@ (8000a0c <I2C1_IRQHandler+0x2c>)
 80009f4:	0018      	movs	r0, r3
 80009f6:	f000 fef5 	bl	80017e4 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 80009fa:	e003      	b.n	8000a04 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 80009fc:	4b03      	ldr	r3, [pc, #12]	@ (8000a0c <I2C1_IRQHandler+0x2c>)
 80009fe:	0018      	movs	r0, r3
 8000a00:	f000 fed6 	bl	80017b0 <HAL_I2C_EV_IRQHandler>
}
 8000a04:	46c0      	nop			@ (mov r8, r8)
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	46c0      	nop			@ (mov r8, r8)
 8000a0c:	200000c4 	.word	0x200000c4

08000a10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b086      	sub	sp, #24
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a18:	4a14      	ldr	r2, [pc, #80]	@ (8000a6c <_sbrk+0x5c>)
 8000a1a:	4b15      	ldr	r3, [pc, #84]	@ (8000a70 <_sbrk+0x60>)
 8000a1c:	1ad3      	subs	r3, r2, r3
 8000a1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a24:	4b13      	ldr	r3, [pc, #76]	@ (8000a74 <_sbrk+0x64>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d102      	bne.n	8000a32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a2c:	4b11      	ldr	r3, [pc, #68]	@ (8000a74 <_sbrk+0x64>)
 8000a2e:	4a12      	ldr	r2, [pc, #72]	@ (8000a78 <_sbrk+0x68>)
 8000a30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a32:	4b10      	ldr	r3, [pc, #64]	@ (8000a74 <_sbrk+0x64>)
 8000a34:	681a      	ldr	r2, [r3, #0]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	18d3      	adds	r3, r2, r3
 8000a3a:	693a      	ldr	r2, [r7, #16]
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	d207      	bcs.n	8000a50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a40:	f003 fc92 	bl	8004368 <__errno>
 8000a44:	0003      	movs	r3, r0
 8000a46:	220c      	movs	r2, #12
 8000a48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	425b      	negs	r3, r3
 8000a4e:	e009      	b.n	8000a64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a50:	4b08      	ldr	r3, [pc, #32]	@ (8000a74 <_sbrk+0x64>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a56:	4b07      	ldr	r3, [pc, #28]	@ (8000a74 <_sbrk+0x64>)
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	18d2      	adds	r2, r2, r3
 8000a5e:	4b05      	ldr	r3, [pc, #20]	@ (8000a74 <_sbrk+0x64>)
 8000a60:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000a62:	68fb      	ldr	r3, [r7, #12]
}
 8000a64:	0018      	movs	r0, r3
 8000a66:	46bd      	mov	sp, r7
 8000a68:	b006      	add	sp, #24
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	20002000 	.word	0x20002000
 8000a70:	00000400 	.word	0x00000400
 8000a74:	200001ac 	.word	0x200001ac
 8000a78:	20000300 	.word	0x20000300

08000a7c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a80:	46c0      	nop			@ (mov r8, r8)
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
	...

08000a88 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a88:	480d      	ldr	r0, [pc, #52]	@ (8000ac0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a8a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a8c:	f7ff fff6 	bl	8000a7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a90:	480c      	ldr	r0, [pc, #48]	@ (8000ac4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a92:	490d      	ldr	r1, [pc, #52]	@ (8000ac8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a94:	4a0d      	ldr	r2, [pc, #52]	@ (8000acc <LoopForever+0xe>)
  movs r3, #0
 8000a96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a98:	e002      	b.n	8000aa0 <LoopCopyDataInit>

08000a9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a9e:	3304      	adds	r3, #4

08000aa0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000aa0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aa2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000aa4:	d3f9      	bcc.n	8000a9a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aa6:	4a0a      	ldr	r2, [pc, #40]	@ (8000ad0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000aa8:	4c0a      	ldr	r4, [pc, #40]	@ (8000ad4 <LoopForever+0x16>)
  movs r3, #0
 8000aaa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000aac:	e001      	b.n	8000ab2 <LoopFillZerobss>

08000aae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000aae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ab0:	3204      	adds	r2, #4

08000ab2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ab2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ab4:	d3fb      	bcc.n	8000aae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000ab6:	f003 fc5d 	bl	8004374 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000aba:	f7ff fd31 	bl	8000520 <main>

08000abe <LoopForever>:

LoopForever:
  b LoopForever
 8000abe:	e7fe      	b.n	8000abe <LoopForever>
  ldr   r0, =_estack
 8000ac0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000ac4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ac8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000acc:	08004da8 	.word	0x08004da8
  ldr r2, =_sbss
 8000ad0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000ad4:	200002fc 	.word	0x200002fc

08000ad8 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ad8:	e7fe      	b.n	8000ad8 <ADC1_IRQHandler>
	...

08000adc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ae2:	1dfb      	adds	r3, r7, #7
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ae8:	4b0b      	ldr	r3, [pc, #44]	@ (8000b18 <HAL_Init+0x3c>)
 8000aea:	681a      	ldr	r2, [r3, #0]
 8000aec:	4b0a      	ldr	r3, [pc, #40]	@ (8000b18 <HAL_Init+0x3c>)
 8000aee:	2180      	movs	r1, #128	@ 0x80
 8000af0:	0049      	lsls	r1, r1, #1
 8000af2:	430a      	orrs	r2, r1
 8000af4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000af6:	2003      	movs	r0, #3
 8000af8:	f000 f810 	bl	8000b1c <HAL_InitTick>
 8000afc:	1e03      	subs	r3, r0, #0
 8000afe:	d003      	beq.n	8000b08 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000b00:	1dfb      	adds	r3, r7, #7
 8000b02:	2201      	movs	r2, #1
 8000b04:	701a      	strb	r2, [r3, #0]
 8000b06:	e001      	b.n	8000b0c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000b08:	f7ff fe60 	bl	80007cc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b0c:	1dfb      	adds	r3, r7, #7
 8000b0e:	781b      	ldrb	r3, [r3, #0]
}
 8000b10:	0018      	movs	r0, r3
 8000b12:	46bd      	mov	sp, r7
 8000b14:	b002      	add	sp, #8
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	40022000 	.word	0x40022000

08000b1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b1c:	b590      	push	{r4, r7, lr}
 8000b1e:	b085      	sub	sp, #20
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b24:	230f      	movs	r3, #15
 8000b26:	18fb      	adds	r3, r7, r3
 8000b28:	2200      	movs	r2, #0
 8000b2a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000b2c:	4b1d      	ldr	r3, [pc, #116]	@ (8000ba4 <HAL_InitTick+0x88>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d02b      	beq.n	8000b8c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000b34:	4b1c      	ldr	r3, [pc, #112]	@ (8000ba8 <HAL_InitTick+0x8c>)
 8000b36:	681c      	ldr	r4, [r3, #0]
 8000b38:	4b1a      	ldr	r3, [pc, #104]	@ (8000ba4 <HAL_InitTick+0x88>)
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	0019      	movs	r1, r3
 8000b3e:	23fa      	movs	r3, #250	@ 0xfa
 8000b40:	0098      	lsls	r0, r3, #2
 8000b42:	f7ff faef 	bl	8000124 <__udivsi3>
 8000b46:	0003      	movs	r3, r0
 8000b48:	0019      	movs	r1, r3
 8000b4a:	0020      	movs	r0, r4
 8000b4c:	f7ff faea 	bl	8000124 <__udivsi3>
 8000b50:	0003      	movs	r3, r0
 8000b52:	0018      	movs	r0, r3
 8000b54:	f000 f93d 	bl	8000dd2 <HAL_SYSTICK_Config>
 8000b58:	1e03      	subs	r3, r0, #0
 8000b5a:	d112      	bne.n	8000b82 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	2b03      	cmp	r3, #3
 8000b60:	d80a      	bhi.n	8000b78 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b62:	6879      	ldr	r1, [r7, #4]
 8000b64:	2301      	movs	r3, #1
 8000b66:	425b      	negs	r3, r3
 8000b68:	2200      	movs	r2, #0
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	f000 f90c 	bl	8000d88 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b70:	4b0e      	ldr	r3, [pc, #56]	@ (8000bac <HAL_InitTick+0x90>)
 8000b72:	687a      	ldr	r2, [r7, #4]
 8000b74:	601a      	str	r2, [r3, #0]
 8000b76:	e00d      	b.n	8000b94 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000b78:	230f      	movs	r3, #15
 8000b7a:	18fb      	adds	r3, r7, r3
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	701a      	strb	r2, [r3, #0]
 8000b80:	e008      	b.n	8000b94 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000b82:	230f      	movs	r3, #15
 8000b84:	18fb      	adds	r3, r7, r3
 8000b86:	2201      	movs	r2, #1
 8000b88:	701a      	strb	r2, [r3, #0]
 8000b8a:	e003      	b.n	8000b94 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b8c:	230f      	movs	r3, #15
 8000b8e:	18fb      	adds	r3, r7, r3
 8000b90:	2201      	movs	r2, #1
 8000b92:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000b94:	230f      	movs	r3, #15
 8000b96:	18fb      	adds	r3, r7, r3
 8000b98:	781b      	ldrb	r3, [r3, #0]
}
 8000b9a:	0018      	movs	r0, r3
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	b005      	add	sp, #20
 8000ba0:	bd90      	pop	{r4, r7, pc}
 8000ba2:	46c0      	nop			@ (mov r8, r8)
 8000ba4:	20000008 	.word	0x20000008
 8000ba8:	20000000 	.word	0x20000000
 8000bac:	20000004 	.word	0x20000004

08000bb0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000bb4:	4b05      	ldr	r3, [pc, #20]	@ (8000bcc <HAL_IncTick+0x1c>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	001a      	movs	r2, r3
 8000bba:	4b05      	ldr	r3, [pc, #20]	@ (8000bd0 <HAL_IncTick+0x20>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	18d2      	adds	r2, r2, r3
 8000bc0:	4b03      	ldr	r3, [pc, #12]	@ (8000bd0 <HAL_IncTick+0x20>)
 8000bc2:	601a      	str	r2, [r3, #0]
}
 8000bc4:	46c0      	nop			@ (mov r8, r8)
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	46c0      	nop			@ (mov r8, r8)
 8000bcc:	20000008 	.word	0x20000008
 8000bd0:	200001b0 	.word	0x200001b0

08000bd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  return uwTick;
 8000bd8:	4b02      	ldr	r3, [pc, #8]	@ (8000be4 <HAL_GetTick+0x10>)
 8000bda:	681b      	ldr	r3, [r3, #0]
}
 8000bdc:	0018      	movs	r0, r3
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	46c0      	nop			@ (mov r8, r8)
 8000be4:	200001b0 	.word	0x200001b0

08000be8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bf0:	f7ff fff0 	bl	8000bd4 <HAL_GetTick>
 8000bf4:	0003      	movs	r3, r0
 8000bf6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	3301      	adds	r3, #1
 8000c00:	d005      	beq.n	8000c0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c02:	4b0a      	ldr	r3, [pc, #40]	@ (8000c2c <HAL_Delay+0x44>)
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	001a      	movs	r2, r3
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	189b      	adds	r3, r3, r2
 8000c0c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c0e:	46c0      	nop			@ (mov r8, r8)
 8000c10:	f7ff ffe0 	bl	8000bd4 <HAL_GetTick>
 8000c14:	0002      	movs	r2, r0
 8000c16:	68bb      	ldr	r3, [r7, #8]
 8000c18:	1ad3      	subs	r3, r2, r3
 8000c1a:	68fa      	ldr	r2, [r7, #12]
 8000c1c:	429a      	cmp	r2, r3
 8000c1e:	d8f7      	bhi.n	8000c10 <HAL_Delay+0x28>
  {
  }
}
 8000c20:	46c0      	nop			@ (mov r8, r8)
 8000c22:	46c0      	nop			@ (mov r8, r8)
 8000c24:	46bd      	mov	sp, r7
 8000c26:	b004      	add	sp, #16
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	46c0      	nop			@ (mov r8, r8)
 8000c2c:	20000008 	.word	0x20000008

08000c30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	0002      	movs	r2, r0
 8000c38:	1dfb      	adds	r3, r7, #7
 8000c3a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c3c:	1dfb      	adds	r3, r7, #7
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	2b7f      	cmp	r3, #127	@ 0x7f
 8000c42:	d809      	bhi.n	8000c58 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c44:	1dfb      	adds	r3, r7, #7
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	001a      	movs	r2, r3
 8000c4a:	231f      	movs	r3, #31
 8000c4c:	401a      	ands	r2, r3
 8000c4e:	4b04      	ldr	r3, [pc, #16]	@ (8000c60 <__NVIC_EnableIRQ+0x30>)
 8000c50:	2101      	movs	r1, #1
 8000c52:	4091      	lsls	r1, r2
 8000c54:	000a      	movs	r2, r1
 8000c56:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000c58:	46c0      	nop			@ (mov r8, r8)
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	b002      	add	sp, #8
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	e000e100 	.word	0xe000e100

08000c64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c64:	b590      	push	{r4, r7, lr}
 8000c66:	b083      	sub	sp, #12
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	0002      	movs	r2, r0
 8000c6c:	6039      	str	r1, [r7, #0]
 8000c6e:	1dfb      	adds	r3, r7, #7
 8000c70:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c72:	1dfb      	adds	r3, r7, #7
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	2b7f      	cmp	r3, #127	@ 0x7f
 8000c78:	d828      	bhi.n	8000ccc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c7a:	4a2f      	ldr	r2, [pc, #188]	@ (8000d38 <__NVIC_SetPriority+0xd4>)
 8000c7c:	1dfb      	adds	r3, r7, #7
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	b25b      	sxtb	r3, r3
 8000c82:	089b      	lsrs	r3, r3, #2
 8000c84:	33c0      	adds	r3, #192	@ 0xc0
 8000c86:	009b      	lsls	r3, r3, #2
 8000c88:	589b      	ldr	r3, [r3, r2]
 8000c8a:	1dfa      	adds	r2, r7, #7
 8000c8c:	7812      	ldrb	r2, [r2, #0]
 8000c8e:	0011      	movs	r1, r2
 8000c90:	2203      	movs	r2, #3
 8000c92:	400a      	ands	r2, r1
 8000c94:	00d2      	lsls	r2, r2, #3
 8000c96:	21ff      	movs	r1, #255	@ 0xff
 8000c98:	4091      	lsls	r1, r2
 8000c9a:	000a      	movs	r2, r1
 8000c9c:	43d2      	mvns	r2, r2
 8000c9e:	401a      	ands	r2, r3
 8000ca0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	019b      	lsls	r3, r3, #6
 8000ca6:	22ff      	movs	r2, #255	@ 0xff
 8000ca8:	401a      	ands	r2, r3
 8000caa:	1dfb      	adds	r3, r7, #7
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	0018      	movs	r0, r3
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	4003      	ands	r3, r0
 8000cb4:	00db      	lsls	r3, r3, #3
 8000cb6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cb8:	481f      	ldr	r0, [pc, #124]	@ (8000d38 <__NVIC_SetPriority+0xd4>)
 8000cba:	1dfb      	adds	r3, r7, #7
 8000cbc:	781b      	ldrb	r3, [r3, #0]
 8000cbe:	b25b      	sxtb	r3, r3
 8000cc0:	089b      	lsrs	r3, r3, #2
 8000cc2:	430a      	orrs	r2, r1
 8000cc4:	33c0      	adds	r3, #192	@ 0xc0
 8000cc6:	009b      	lsls	r3, r3, #2
 8000cc8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000cca:	e031      	b.n	8000d30 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ccc:	4a1b      	ldr	r2, [pc, #108]	@ (8000d3c <__NVIC_SetPriority+0xd8>)
 8000cce:	1dfb      	adds	r3, r7, #7
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	0019      	movs	r1, r3
 8000cd4:	230f      	movs	r3, #15
 8000cd6:	400b      	ands	r3, r1
 8000cd8:	3b08      	subs	r3, #8
 8000cda:	089b      	lsrs	r3, r3, #2
 8000cdc:	3306      	adds	r3, #6
 8000cde:	009b      	lsls	r3, r3, #2
 8000ce0:	18d3      	adds	r3, r2, r3
 8000ce2:	3304      	adds	r3, #4
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	1dfa      	adds	r2, r7, #7
 8000ce8:	7812      	ldrb	r2, [r2, #0]
 8000cea:	0011      	movs	r1, r2
 8000cec:	2203      	movs	r2, #3
 8000cee:	400a      	ands	r2, r1
 8000cf0:	00d2      	lsls	r2, r2, #3
 8000cf2:	21ff      	movs	r1, #255	@ 0xff
 8000cf4:	4091      	lsls	r1, r2
 8000cf6:	000a      	movs	r2, r1
 8000cf8:	43d2      	mvns	r2, r2
 8000cfa:	401a      	ands	r2, r3
 8000cfc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	019b      	lsls	r3, r3, #6
 8000d02:	22ff      	movs	r2, #255	@ 0xff
 8000d04:	401a      	ands	r2, r3
 8000d06:	1dfb      	adds	r3, r7, #7
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	0018      	movs	r0, r3
 8000d0c:	2303      	movs	r3, #3
 8000d0e:	4003      	ands	r3, r0
 8000d10:	00db      	lsls	r3, r3, #3
 8000d12:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d14:	4809      	ldr	r0, [pc, #36]	@ (8000d3c <__NVIC_SetPriority+0xd8>)
 8000d16:	1dfb      	adds	r3, r7, #7
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	001c      	movs	r4, r3
 8000d1c:	230f      	movs	r3, #15
 8000d1e:	4023      	ands	r3, r4
 8000d20:	3b08      	subs	r3, #8
 8000d22:	089b      	lsrs	r3, r3, #2
 8000d24:	430a      	orrs	r2, r1
 8000d26:	3306      	adds	r3, #6
 8000d28:	009b      	lsls	r3, r3, #2
 8000d2a:	18c3      	adds	r3, r0, r3
 8000d2c:	3304      	adds	r3, #4
 8000d2e:	601a      	str	r2, [r3, #0]
}
 8000d30:	46c0      	nop			@ (mov r8, r8)
 8000d32:	46bd      	mov	sp, r7
 8000d34:	b003      	add	sp, #12
 8000d36:	bd90      	pop	{r4, r7, pc}
 8000d38:	e000e100 	.word	0xe000e100
 8000d3c:	e000ed00 	.word	0xe000ed00

08000d40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	1e5a      	subs	r2, r3, #1
 8000d4c:	2380      	movs	r3, #128	@ 0x80
 8000d4e:	045b      	lsls	r3, r3, #17
 8000d50:	429a      	cmp	r2, r3
 8000d52:	d301      	bcc.n	8000d58 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d54:	2301      	movs	r3, #1
 8000d56:	e010      	b.n	8000d7a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d58:	4b0a      	ldr	r3, [pc, #40]	@ (8000d84 <SysTick_Config+0x44>)
 8000d5a:	687a      	ldr	r2, [r7, #4]
 8000d5c:	3a01      	subs	r2, #1
 8000d5e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d60:	2301      	movs	r3, #1
 8000d62:	425b      	negs	r3, r3
 8000d64:	2103      	movs	r1, #3
 8000d66:	0018      	movs	r0, r3
 8000d68:	f7ff ff7c 	bl	8000c64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d6c:	4b05      	ldr	r3, [pc, #20]	@ (8000d84 <SysTick_Config+0x44>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d72:	4b04      	ldr	r3, [pc, #16]	@ (8000d84 <SysTick_Config+0x44>)
 8000d74:	2207      	movs	r2, #7
 8000d76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d78:	2300      	movs	r3, #0
}
 8000d7a:	0018      	movs	r0, r3
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	b002      	add	sp, #8
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	46c0      	nop			@ (mov r8, r8)
 8000d84:	e000e010 	.word	0xe000e010

08000d88 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b084      	sub	sp, #16
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	60b9      	str	r1, [r7, #8]
 8000d90:	607a      	str	r2, [r7, #4]
 8000d92:	210f      	movs	r1, #15
 8000d94:	187b      	adds	r3, r7, r1
 8000d96:	1c02      	adds	r2, r0, #0
 8000d98:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000d9a:	68ba      	ldr	r2, [r7, #8]
 8000d9c:	187b      	adds	r3, r7, r1
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	b25b      	sxtb	r3, r3
 8000da2:	0011      	movs	r1, r2
 8000da4:	0018      	movs	r0, r3
 8000da6:	f7ff ff5d 	bl	8000c64 <__NVIC_SetPriority>
}
 8000daa:	46c0      	nop			@ (mov r8, r8)
 8000dac:	46bd      	mov	sp, r7
 8000dae:	b004      	add	sp, #16
 8000db0:	bd80      	pop	{r7, pc}

08000db2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000db2:	b580      	push	{r7, lr}
 8000db4:	b082      	sub	sp, #8
 8000db6:	af00      	add	r7, sp, #0
 8000db8:	0002      	movs	r2, r0
 8000dba:	1dfb      	adds	r3, r7, #7
 8000dbc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dbe:	1dfb      	adds	r3, r7, #7
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	b25b      	sxtb	r3, r3
 8000dc4:	0018      	movs	r0, r3
 8000dc6:	f7ff ff33 	bl	8000c30 <__NVIC_EnableIRQ>
}
 8000dca:	46c0      	nop			@ (mov r8, r8)
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	b002      	add	sp, #8
 8000dd0:	bd80      	pop	{r7, pc}

08000dd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dd2:	b580      	push	{r7, lr}
 8000dd4:	b082      	sub	sp, #8
 8000dd6:	af00      	add	r7, sp, #0
 8000dd8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	0018      	movs	r0, r3
 8000dde:	f7ff ffaf 	bl	8000d40 <SysTick_Config>
 8000de2:	0003      	movs	r3, r0
}
 8000de4:	0018      	movs	r0, r3
 8000de6:	46bd      	mov	sp, r7
 8000de8:	b002      	add	sp, #8
 8000dea:	bd80      	pop	{r7, pc}

08000dec <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b084      	sub	sp, #16
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000df4:	210f      	movs	r1, #15
 8000df6:	187b      	adds	r3, r7, r1
 8000df8:	2200      	movs	r2, #0
 8000dfa:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	2225      	movs	r2, #37	@ 0x25
 8000e00:	5c9b      	ldrb	r3, [r3, r2]
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	2b02      	cmp	r3, #2
 8000e06:	d006      	beq.n	8000e16 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	2204      	movs	r2, #4
 8000e0c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8000e0e:	187b      	adds	r3, r7, r1
 8000e10:	2201      	movs	r2, #1
 8000e12:	701a      	strb	r2, [r3, #0]
 8000e14:	e049      	b.n	8000eaa <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	681a      	ldr	r2, [r3, #0]
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	210e      	movs	r1, #14
 8000e22:	438a      	bics	r2, r1
 8000e24:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	681a      	ldr	r2, [r3, #0]
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	2101      	movs	r1, #1
 8000e32:	438a      	bics	r2, r1
 8000e34:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e40:	491d      	ldr	r1, [pc, #116]	@ (8000eb8 <HAL_DMA_Abort_IT+0xcc>)
 8000e42:	400a      	ands	r2, r1
 8000e44:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8000e46:	4b1d      	ldr	r3, [pc, #116]	@ (8000ebc <HAL_DMA_Abort_IT+0xd0>)
 8000e48:	6859      	ldr	r1, [r3, #4]
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e4e:	221c      	movs	r2, #28
 8000e50:	4013      	ands	r3, r2
 8000e52:	2201      	movs	r2, #1
 8000e54:	409a      	lsls	r2, r3
 8000e56:	4b19      	ldr	r3, [pc, #100]	@ (8000ebc <HAL_DMA_Abort_IT+0xd0>)
 8000e58:	430a      	orrs	r2, r1
 8000e5a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e60:	687a      	ldr	r2, [r7, #4]
 8000e62:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8000e64:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d00c      	beq.n	8000e88 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000e78:	490f      	ldr	r1, [pc, #60]	@ (8000eb8 <HAL_DMA_Abort_IT+0xcc>)
 8000e7a:	400a      	ands	r2, r1
 8000e7c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e82:	687a      	ldr	r2, [r7, #4]
 8000e84:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8000e86:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	2225      	movs	r2, #37	@ 0x25
 8000e8c:	2101      	movs	r1, #1
 8000e8e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2224      	movs	r2, #36	@ 0x24
 8000e94:	2100      	movs	r1, #0
 8000e96:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d004      	beq.n	8000eaa <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ea4:	687a      	ldr	r2, [r7, #4]
 8000ea6:	0010      	movs	r0, r2
 8000ea8:	4798      	blx	r3
    }
  }
  return status;
 8000eaa:	230f      	movs	r3, #15
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	781b      	ldrb	r3, [r3, #0]
}
 8000eb0:	0018      	movs	r0, r3
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	b004      	add	sp, #16
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	fffffeff 	.word	0xfffffeff
 8000ebc:	40020000 	.word	0x40020000

08000ec0 <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2225      	movs	r2, #37	@ 0x25
 8000ecc:	5c9b      	ldrb	r3, [r3, r2]
 8000ece:	b2db      	uxtb	r3, r3
}
 8000ed0:	0018      	movs	r0, r3
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	b002      	add	sp, #8
 8000ed6:	bd80      	pop	{r7, pc}

08000ed8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b086      	sub	sp, #24
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
 8000ee0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ee6:	e147      	b.n	8001178 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	2101      	movs	r1, #1
 8000eee:	697a      	ldr	r2, [r7, #20]
 8000ef0:	4091      	lsls	r1, r2
 8000ef2:	000a      	movs	r2, r1
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d100      	bne.n	8000f00 <HAL_GPIO_Init+0x28>
 8000efe:	e138      	b.n	8001172 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	2203      	movs	r2, #3
 8000f06:	4013      	ands	r3, r2
 8000f08:	2b01      	cmp	r3, #1
 8000f0a:	d005      	beq.n	8000f18 <HAL_GPIO_Init+0x40>
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	2203      	movs	r2, #3
 8000f12:	4013      	ands	r3, r2
 8000f14:	2b02      	cmp	r3, #2
 8000f16:	d130      	bne.n	8000f7a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	689b      	ldr	r3, [r3, #8]
 8000f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	005b      	lsls	r3, r3, #1
 8000f22:	2203      	movs	r2, #3
 8000f24:	409a      	lsls	r2, r3
 8000f26:	0013      	movs	r3, r2
 8000f28:	43da      	mvns	r2, r3
 8000f2a:	693b      	ldr	r3, [r7, #16]
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	68da      	ldr	r2, [r3, #12]
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	005b      	lsls	r3, r3, #1
 8000f38:	409a      	lsls	r2, r3
 8000f3a:	0013      	movs	r3, r2
 8000f3c:	693a      	ldr	r2, [r7, #16]
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	693a      	ldr	r2, [r7, #16]
 8000f46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f4e:	2201      	movs	r2, #1
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	409a      	lsls	r2, r3
 8000f54:	0013      	movs	r3, r2
 8000f56:	43da      	mvns	r2, r3
 8000f58:	693b      	ldr	r3, [r7, #16]
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	091b      	lsrs	r3, r3, #4
 8000f64:	2201      	movs	r2, #1
 8000f66:	401a      	ands	r2, r3
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	409a      	lsls	r2, r3
 8000f6c:	0013      	movs	r3, r2
 8000f6e:	693a      	ldr	r2, [r7, #16]
 8000f70:	4313      	orrs	r3, r2
 8000f72:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	693a      	ldr	r2, [r7, #16]
 8000f78:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	2203      	movs	r2, #3
 8000f80:	4013      	ands	r3, r2
 8000f82:	2b03      	cmp	r3, #3
 8000f84:	d017      	beq.n	8000fb6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	68db      	ldr	r3, [r3, #12]
 8000f8a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	2203      	movs	r2, #3
 8000f92:	409a      	lsls	r2, r3
 8000f94:	0013      	movs	r3, r2
 8000f96:	43da      	mvns	r2, r3
 8000f98:	693b      	ldr	r3, [r7, #16]
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	689a      	ldr	r2, [r3, #8]
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	409a      	lsls	r2, r3
 8000fa8:	0013      	movs	r3, r2
 8000faa:	693a      	ldr	r2, [r7, #16]
 8000fac:	4313      	orrs	r3, r2
 8000fae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	693a      	ldr	r2, [r7, #16]
 8000fb4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	2203      	movs	r2, #3
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	2b02      	cmp	r3, #2
 8000fc0:	d123      	bne.n	800100a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000fc2:	697b      	ldr	r3, [r7, #20]
 8000fc4:	08da      	lsrs	r2, r3, #3
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	3208      	adds	r2, #8
 8000fca:	0092      	lsls	r2, r2, #2
 8000fcc:	58d3      	ldr	r3, [r2, r3]
 8000fce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	2207      	movs	r2, #7
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	009b      	lsls	r3, r3, #2
 8000fd8:	220f      	movs	r2, #15
 8000fda:	409a      	lsls	r2, r3
 8000fdc:	0013      	movs	r3, r2
 8000fde:	43da      	mvns	r2, r3
 8000fe0:	693b      	ldr	r3, [r7, #16]
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	691a      	ldr	r2, [r3, #16]
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	2107      	movs	r1, #7
 8000fee:	400b      	ands	r3, r1
 8000ff0:	009b      	lsls	r3, r3, #2
 8000ff2:	409a      	lsls	r2, r3
 8000ff4:	0013      	movs	r3, r2
 8000ff6:	693a      	ldr	r2, [r7, #16]
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	08da      	lsrs	r2, r3, #3
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	3208      	adds	r2, #8
 8001004:	0092      	lsls	r2, r2, #2
 8001006:	6939      	ldr	r1, [r7, #16]
 8001008:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	005b      	lsls	r3, r3, #1
 8001014:	2203      	movs	r2, #3
 8001016:	409a      	lsls	r2, r3
 8001018:	0013      	movs	r3, r2
 800101a:	43da      	mvns	r2, r3
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	4013      	ands	r3, r2
 8001020:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	2203      	movs	r2, #3
 8001028:	401a      	ands	r2, r3
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	005b      	lsls	r3, r3, #1
 800102e:	409a      	lsls	r2, r3
 8001030:	0013      	movs	r3, r2
 8001032:	693a      	ldr	r2, [r7, #16]
 8001034:	4313      	orrs	r3, r2
 8001036:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	693a      	ldr	r2, [r7, #16]
 800103c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	685a      	ldr	r2, [r3, #4]
 8001042:	23c0      	movs	r3, #192	@ 0xc0
 8001044:	029b      	lsls	r3, r3, #10
 8001046:	4013      	ands	r3, r2
 8001048:	d100      	bne.n	800104c <HAL_GPIO_Init+0x174>
 800104a:	e092      	b.n	8001172 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800104c:	4a50      	ldr	r2, [pc, #320]	@ (8001190 <HAL_GPIO_Init+0x2b8>)
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	089b      	lsrs	r3, r3, #2
 8001052:	3318      	adds	r3, #24
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	589b      	ldr	r3, [r3, r2]
 8001058:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	2203      	movs	r2, #3
 800105e:	4013      	ands	r3, r2
 8001060:	00db      	lsls	r3, r3, #3
 8001062:	220f      	movs	r2, #15
 8001064:	409a      	lsls	r2, r3
 8001066:	0013      	movs	r3, r2
 8001068:	43da      	mvns	r2, r3
 800106a:	693b      	ldr	r3, [r7, #16]
 800106c:	4013      	ands	r3, r2
 800106e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001070:	687a      	ldr	r2, [r7, #4]
 8001072:	23a0      	movs	r3, #160	@ 0xa0
 8001074:	05db      	lsls	r3, r3, #23
 8001076:	429a      	cmp	r2, r3
 8001078:	d013      	beq.n	80010a2 <HAL_GPIO_Init+0x1ca>
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4a45      	ldr	r2, [pc, #276]	@ (8001194 <HAL_GPIO_Init+0x2bc>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d00d      	beq.n	800109e <HAL_GPIO_Init+0x1c6>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4a44      	ldr	r2, [pc, #272]	@ (8001198 <HAL_GPIO_Init+0x2c0>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d007      	beq.n	800109a <HAL_GPIO_Init+0x1c2>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4a43      	ldr	r2, [pc, #268]	@ (800119c <HAL_GPIO_Init+0x2c4>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d101      	bne.n	8001096 <HAL_GPIO_Init+0x1be>
 8001092:	2303      	movs	r3, #3
 8001094:	e006      	b.n	80010a4 <HAL_GPIO_Init+0x1cc>
 8001096:	2305      	movs	r3, #5
 8001098:	e004      	b.n	80010a4 <HAL_GPIO_Init+0x1cc>
 800109a:	2302      	movs	r3, #2
 800109c:	e002      	b.n	80010a4 <HAL_GPIO_Init+0x1cc>
 800109e:	2301      	movs	r3, #1
 80010a0:	e000      	b.n	80010a4 <HAL_GPIO_Init+0x1cc>
 80010a2:	2300      	movs	r3, #0
 80010a4:	697a      	ldr	r2, [r7, #20]
 80010a6:	2103      	movs	r1, #3
 80010a8:	400a      	ands	r2, r1
 80010aa:	00d2      	lsls	r2, r2, #3
 80010ac:	4093      	lsls	r3, r2
 80010ae:	693a      	ldr	r2, [r7, #16]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80010b4:	4936      	ldr	r1, [pc, #216]	@ (8001190 <HAL_GPIO_Init+0x2b8>)
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	089b      	lsrs	r3, r3, #2
 80010ba:	3318      	adds	r3, #24
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	693a      	ldr	r2, [r7, #16]
 80010c0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80010c2:	4b33      	ldr	r3, [pc, #204]	@ (8001190 <HAL_GPIO_Init+0x2b8>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	43da      	mvns	r2, r3
 80010cc:	693b      	ldr	r3, [r7, #16]
 80010ce:	4013      	ands	r3, r2
 80010d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	685a      	ldr	r2, [r3, #4]
 80010d6:	2380      	movs	r3, #128	@ 0x80
 80010d8:	035b      	lsls	r3, r3, #13
 80010da:	4013      	ands	r3, r2
 80010dc:	d003      	beq.n	80010e6 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80010de:	693a      	ldr	r2, [r7, #16]
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	4313      	orrs	r3, r2
 80010e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80010e6:	4b2a      	ldr	r3, [pc, #168]	@ (8001190 <HAL_GPIO_Init+0x2b8>)
 80010e8:	693a      	ldr	r2, [r7, #16]
 80010ea:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80010ec:	4b28      	ldr	r3, [pc, #160]	@ (8001190 <HAL_GPIO_Init+0x2b8>)
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	43da      	mvns	r2, r3
 80010f6:	693b      	ldr	r3, [r7, #16]
 80010f8:	4013      	ands	r3, r2
 80010fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	685a      	ldr	r2, [r3, #4]
 8001100:	2380      	movs	r3, #128	@ 0x80
 8001102:	039b      	lsls	r3, r3, #14
 8001104:	4013      	ands	r3, r2
 8001106:	d003      	beq.n	8001110 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001108:	693a      	ldr	r2, [r7, #16]
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	4313      	orrs	r3, r2
 800110e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001110:	4b1f      	ldr	r3, [pc, #124]	@ (8001190 <HAL_GPIO_Init+0x2b8>)
 8001112:	693a      	ldr	r2, [r7, #16]
 8001114:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001116:	4a1e      	ldr	r2, [pc, #120]	@ (8001190 <HAL_GPIO_Init+0x2b8>)
 8001118:	2384      	movs	r3, #132	@ 0x84
 800111a:	58d3      	ldr	r3, [r2, r3]
 800111c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	43da      	mvns	r2, r3
 8001122:	693b      	ldr	r3, [r7, #16]
 8001124:	4013      	ands	r3, r2
 8001126:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	685a      	ldr	r2, [r3, #4]
 800112c:	2380      	movs	r3, #128	@ 0x80
 800112e:	029b      	lsls	r3, r3, #10
 8001130:	4013      	ands	r3, r2
 8001132:	d003      	beq.n	800113c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001134:	693a      	ldr	r2, [r7, #16]
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	4313      	orrs	r3, r2
 800113a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800113c:	4914      	ldr	r1, [pc, #80]	@ (8001190 <HAL_GPIO_Init+0x2b8>)
 800113e:	2284      	movs	r2, #132	@ 0x84
 8001140:	693b      	ldr	r3, [r7, #16]
 8001142:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001144:	4a12      	ldr	r2, [pc, #72]	@ (8001190 <HAL_GPIO_Init+0x2b8>)
 8001146:	2380      	movs	r3, #128	@ 0x80
 8001148:	58d3      	ldr	r3, [r2, r3]
 800114a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	43da      	mvns	r2, r3
 8001150:	693b      	ldr	r3, [r7, #16]
 8001152:	4013      	ands	r3, r2
 8001154:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	685a      	ldr	r2, [r3, #4]
 800115a:	2380      	movs	r3, #128	@ 0x80
 800115c:	025b      	lsls	r3, r3, #9
 800115e:	4013      	ands	r3, r2
 8001160:	d003      	beq.n	800116a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001162:	693a      	ldr	r2, [r7, #16]
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	4313      	orrs	r3, r2
 8001168:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800116a:	4909      	ldr	r1, [pc, #36]	@ (8001190 <HAL_GPIO_Init+0x2b8>)
 800116c:	2280      	movs	r2, #128	@ 0x80
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	3301      	adds	r3, #1
 8001176:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	681a      	ldr	r2, [r3, #0]
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	40da      	lsrs	r2, r3
 8001180:	1e13      	subs	r3, r2, #0
 8001182:	d000      	beq.n	8001186 <HAL_GPIO_Init+0x2ae>
 8001184:	e6b0      	b.n	8000ee8 <HAL_GPIO_Init+0x10>
  }
}
 8001186:	46c0      	nop			@ (mov r8, r8)
 8001188:	46c0      	nop			@ (mov r8, r8)
 800118a:	46bd      	mov	sp, r7
 800118c:	b006      	add	sp, #24
 800118e:	bd80      	pop	{r7, pc}
 8001190:	40021800 	.word	0x40021800
 8001194:	50000400 	.word	0x50000400
 8001198:	50000800 	.word	0x50000800
 800119c:	50000c00 	.word	0x50000c00

080011a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d101      	bne.n	80011b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80011ae:	2301      	movs	r3, #1
 80011b0:	e08f      	b.n	80012d2 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2241      	movs	r2, #65	@ 0x41
 80011b6:	5c9b      	ldrb	r3, [r3, r2]
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d107      	bne.n	80011ce <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2240      	movs	r2, #64	@ 0x40
 80011c2:	2100      	movs	r1, #0
 80011c4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	0018      	movs	r0, r3
 80011ca:	f7ff fb23 	bl	8000814 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2241      	movs	r2, #65	@ 0x41
 80011d2:	2124      	movs	r1, #36	@ 0x24
 80011d4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	681a      	ldr	r2, [r3, #0]
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	2101      	movs	r1, #1
 80011e2:	438a      	bics	r2, r1
 80011e4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	685a      	ldr	r2, [r3, #4]
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	493b      	ldr	r1, [pc, #236]	@ (80012dc <HAL_I2C_Init+0x13c>)
 80011f0:	400a      	ands	r2, r1
 80011f2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	689a      	ldr	r2, [r3, #8]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4938      	ldr	r1, [pc, #224]	@ (80012e0 <HAL_I2C_Init+0x140>)
 8001200:	400a      	ands	r2, r1
 8001202:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	68db      	ldr	r3, [r3, #12]
 8001208:	2b01      	cmp	r3, #1
 800120a:	d108      	bne.n	800121e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	689a      	ldr	r2, [r3, #8]
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	2180      	movs	r1, #128	@ 0x80
 8001216:	0209      	lsls	r1, r1, #8
 8001218:	430a      	orrs	r2, r1
 800121a:	609a      	str	r2, [r3, #8]
 800121c:	e007      	b.n	800122e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	689a      	ldr	r2, [r3, #8]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	2184      	movs	r1, #132	@ 0x84
 8001228:	0209      	lsls	r1, r1, #8
 800122a:	430a      	orrs	r2, r1
 800122c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	68db      	ldr	r3, [r3, #12]
 8001232:	2b02      	cmp	r3, #2
 8001234:	d109      	bne.n	800124a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	685a      	ldr	r2, [r3, #4]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	2180      	movs	r1, #128	@ 0x80
 8001242:	0109      	lsls	r1, r1, #4
 8001244:	430a      	orrs	r2, r1
 8001246:	605a      	str	r2, [r3, #4]
 8001248:	e007      	b.n	800125a <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	685a      	ldr	r2, [r3, #4]
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4923      	ldr	r1, [pc, #140]	@ (80012e4 <HAL_I2C_Init+0x144>)
 8001256:	400a      	ands	r2, r1
 8001258:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	685a      	ldr	r2, [r3, #4]
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4920      	ldr	r1, [pc, #128]	@ (80012e8 <HAL_I2C_Init+0x148>)
 8001266:	430a      	orrs	r2, r1
 8001268:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	68da      	ldr	r2, [r3, #12]
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	491a      	ldr	r1, [pc, #104]	@ (80012e0 <HAL_I2C_Init+0x140>)
 8001276:	400a      	ands	r2, r1
 8001278:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	691a      	ldr	r2, [r3, #16]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	695b      	ldr	r3, [r3, #20]
 8001282:	431a      	orrs	r2, r3
 8001284:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	699b      	ldr	r3, [r3, #24]
 800128a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	430a      	orrs	r2, r1
 8001292:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	69d9      	ldr	r1, [r3, #28]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6a1a      	ldr	r2, [r3, #32]
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	430a      	orrs	r2, r1
 80012a2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	2101      	movs	r1, #1
 80012b0:	430a      	orrs	r2, r1
 80012b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2200      	movs	r2, #0
 80012b8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2241      	movs	r2, #65	@ 0x41
 80012be:	2120      	movs	r1, #32
 80012c0:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2200      	movs	r2, #0
 80012c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2242      	movs	r2, #66	@ 0x42
 80012cc:	2100      	movs	r1, #0
 80012ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80012d0:	2300      	movs	r3, #0
}
 80012d2:	0018      	movs	r0, r3
 80012d4:	46bd      	mov	sp, r7
 80012d6:	b002      	add	sp, #8
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	46c0      	nop			@ (mov r8, r8)
 80012dc:	f0ffffff 	.word	0xf0ffffff
 80012e0:	ffff7fff 	.word	0xffff7fff
 80012e4:	fffff7ff 	.word	0xfffff7ff
 80012e8:	02008000 	.word	0x02008000

080012ec <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80012ec:	b590      	push	{r4, r7, lr}
 80012ee:	b089      	sub	sp, #36	@ 0x24
 80012f0:	af02      	add	r7, sp, #8
 80012f2:	60f8      	str	r0, [r7, #12]
 80012f4:	000c      	movs	r4, r1
 80012f6:	0010      	movs	r0, r2
 80012f8:	0019      	movs	r1, r3
 80012fa:	230a      	movs	r3, #10
 80012fc:	18fb      	adds	r3, r7, r3
 80012fe:	1c22      	adds	r2, r4, #0
 8001300:	801a      	strh	r2, [r3, #0]
 8001302:	2308      	movs	r3, #8
 8001304:	18fb      	adds	r3, r7, r3
 8001306:	1c02      	adds	r2, r0, #0
 8001308:	801a      	strh	r2, [r3, #0]
 800130a:	1dbb      	adds	r3, r7, #6
 800130c:	1c0a      	adds	r2, r1, #0
 800130e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	2241      	movs	r2, #65	@ 0x41
 8001314:	5c9b      	ldrb	r3, [r3, r2]
 8001316:	b2db      	uxtb	r3, r3
 8001318:	2b20      	cmp	r3, #32
 800131a:	d000      	beq.n	800131e <HAL_I2C_Mem_Write+0x32>
 800131c:	e10c      	b.n	8001538 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 800131e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001320:	2b00      	cmp	r3, #0
 8001322:	d004      	beq.n	800132e <HAL_I2C_Mem_Write+0x42>
 8001324:	232c      	movs	r3, #44	@ 0x2c
 8001326:	18fb      	adds	r3, r7, r3
 8001328:	881b      	ldrh	r3, [r3, #0]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d105      	bne.n	800133a <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	2280      	movs	r2, #128	@ 0x80
 8001332:	0092      	lsls	r2, r2, #2
 8001334:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001336:	2301      	movs	r3, #1
 8001338:	e0ff      	b.n	800153a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	2240      	movs	r2, #64	@ 0x40
 800133e:	5c9b      	ldrb	r3, [r3, r2]
 8001340:	2b01      	cmp	r3, #1
 8001342:	d101      	bne.n	8001348 <HAL_I2C_Mem_Write+0x5c>
 8001344:	2302      	movs	r3, #2
 8001346:	e0f8      	b.n	800153a <HAL_I2C_Mem_Write+0x24e>
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	2240      	movs	r2, #64	@ 0x40
 800134c:	2101      	movs	r1, #1
 800134e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001350:	f7ff fc40 	bl	8000bd4 <HAL_GetTick>
 8001354:	0003      	movs	r3, r0
 8001356:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001358:	2380      	movs	r3, #128	@ 0x80
 800135a:	0219      	lsls	r1, r3, #8
 800135c:	68f8      	ldr	r0, [r7, #12]
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	9300      	str	r3, [sp, #0]
 8001362:	2319      	movs	r3, #25
 8001364:	2201      	movs	r2, #1
 8001366:	f001 f8e9 	bl	800253c <I2C_WaitOnFlagUntilTimeout>
 800136a:	1e03      	subs	r3, r0, #0
 800136c:	d001      	beq.n	8001372 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	e0e3      	b.n	800153a <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	2241      	movs	r2, #65	@ 0x41
 8001376:	2121      	movs	r1, #33	@ 0x21
 8001378:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	2242      	movs	r2, #66	@ 0x42
 800137e:	2140      	movs	r1, #64	@ 0x40
 8001380:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	2200      	movs	r2, #0
 8001386:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800138c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	222c      	movs	r2, #44	@ 0x2c
 8001392:	18ba      	adds	r2, r7, r2
 8001394:	8812      	ldrh	r2, [r2, #0]
 8001396:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	2200      	movs	r2, #0
 800139c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800139e:	1dbb      	adds	r3, r7, #6
 80013a0:	881c      	ldrh	r4, [r3, #0]
 80013a2:	2308      	movs	r3, #8
 80013a4:	18fb      	adds	r3, r7, r3
 80013a6:	881a      	ldrh	r2, [r3, #0]
 80013a8:	230a      	movs	r3, #10
 80013aa:	18fb      	adds	r3, r7, r3
 80013ac:	8819      	ldrh	r1, [r3, #0]
 80013ae:	68f8      	ldr	r0, [r7, #12]
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	9301      	str	r3, [sp, #4]
 80013b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013b6:	9300      	str	r3, [sp, #0]
 80013b8:	0023      	movs	r3, r4
 80013ba:	f000 fba5 	bl	8001b08 <I2C_RequestMemoryWrite>
 80013be:	1e03      	subs	r3, r0, #0
 80013c0:	d005      	beq.n	80013ce <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	2240      	movs	r2, #64	@ 0x40
 80013c6:	2100      	movs	r1, #0
 80013c8:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	e0b5      	b.n	800153a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80013d2:	b29b      	uxth	r3, r3
 80013d4:	2bff      	cmp	r3, #255	@ 0xff
 80013d6:	d911      	bls.n	80013fc <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	22ff      	movs	r2, #255	@ 0xff
 80013dc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80013e2:	b2da      	uxtb	r2, r3
 80013e4:	2380      	movs	r3, #128	@ 0x80
 80013e6:	045c      	lsls	r4, r3, #17
 80013e8:	230a      	movs	r3, #10
 80013ea:	18fb      	adds	r3, r7, r3
 80013ec:	8819      	ldrh	r1, [r3, #0]
 80013ee:	68f8      	ldr	r0, [r7, #12]
 80013f0:	2300      	movs	r3, #0
 80013f2:	9300      	str	r3, [sp, #0]
 80013f4:	0023      	movs	r3, r4
 80013f6:	f001 fa7b 	bl	80028f0 <I2C_TransferConfig>
 80013fa:	e012      	b.n	8001422 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001400:	b29a      	uxth	r2, r3
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800140a:	b2da      	uxtb	r2, r3
 800140c:	2380      	movs	r3, #128	@ 0x80
 800140e:	049c      	lsls	r4, r3, #18
 8001410:	230a      	movs	r3, #10
 8001412:	18fb      	adds	r3, r7, r3
 8001414:	8819      	ldrh	r1, [r3, #0]
 8001416:	68f8      	ldr	r0, [r7, #12]
 8001418:	2300      	movs	r3, #0
 800141a:	9300      	str	r3, [sp, #0]
 800141c:	0023      	movs	r3, r4
 800141e:	f001 fa67 	bl	80028f0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001422:	697a      	ldr	r2, [r7, #20]
 8001424:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	0018      	movs	r0, r3
 800142a:	f001 f8df 	bl	80025ec <I2C_WaitOnTXISFlagUntilTimeout>
 800142e:	1e03      	subs	r3, r0, #0
 8001430:	d001      	beq.n	8001436 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8001432:	2301      	movs	r3, #1
 8001434:	e081      	b.n	800153a <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800143a:	781a      	ldrb	r2, [r3, #0]
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001446:	1c5a      	adds	r2, r3, #1
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001450:	b29b      	uxth	r3, r3
 8001452:	3b01      	subs	r3, #1
 8001454:	b29a      	uxth	r2, r3
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800145e:	3b01      	subs	r3, #1
 8001460:	b29a      	uxth	r2, r3
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800146a:	b29b      	uxth	r3, r3
 800146c:	2b00      	cmp	r3, #0
 800146e:	d03a      	beq.n	80014e6 <HAL_I2C_Mem_Write+0x1fa>
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001474:	2b00      	cmp	r3, #0
 8001476:	d136      	bne.n	80014e6 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001478:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800147a:	68f8      	ldr	r0, [r7, #12]
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	9300      	str	r3, [sp, #0]
 8001480:	0013      	movs	r3, r2
 8001482:	2200      	movs	r2, #0
 8001484:	2180      	movs	r1, #128	@ 0x80
 8001486:	f001 f859 	bl	800253c <I2C_WaitOnFlagUntilTimeout>
 800148a:	1e03      	subs	r3, r0, #0
 800148c:	d001      	beq.n	8001492 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	e053      	b.n	800153a <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001496:	b29b      	uxth	r3, r3
 8001498:	2bff      	cmp	r3, #255	@ 0xff
 800149a:	d911      	bls.n	80014c0 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	22ff      	movs	r2, #255	@ 0xff
 80014a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80014a6:	b2da      	uxtb	r2, r3
 80014a8:	2380      	movs	r3, #128	@ 0x80
 80014aa:	045c      	lsls	r4, r3, #17
 80014ac:	230a      	movs	r3, #10
 80014ae:	18fb      	adds	r3, r7, r3
 80014b0:	8819      	ldrh	r1, [r3, #0]
 80014b2:	68f8      	ldr	r0, [r7, #12]
 80014b4:	2300      	movs	r3, #0
 80014b6:	9300      	str	r3, [sp, #0]
 80014b8:	0023      	movs	r3, r4
 80014ba:	f001 fa19 	bl	80028f0 <I2C_TransferConfig>
 80014be:	e012      	b.n	80014e6 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80014c4:	b29a      	uxth	r2, r3
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80014ce:	b2da      	uxtb	r2, r3
 80014d0:	2380      	movs	r3, #128	@ 0x80
 80014d2:	049c      	lsls	r4, r3, #18
 80014d4:	230a      	movs	r3, #10
 80014d6:	18fb      	adds	r3, r7, r3
 80014d8:	8819      	ldrh	r1, [r3, #0]
 80014da:	68f8      	ldr	r0, [r7, #12]
 80014dc:	2300      	movs	r3, #0
 80014de:	9300      	str	r3, [sp, #0]
 80014e0:	0023      	movs	r3, r4
 80014e2:	f001 fa05 	bl	80028f0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80014ea:	b29b      	uxth	r3, r3
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d198      	bne.n	8001422 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80014f0:	697a      	ldr	r2, [r7, #20]
 80014f2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	0018      	movs	r0, r3
 80014f8:	f001 f8be 	bl	8002678 <I2C_WaitOnSTOPFlagUntilTimeout>
 80014fc:	1e03      	subs	r3, r0, #0
 80014fe:	d001      	beq.n	8001504 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8001500:	2301      	movs	r3, #1
 8001502:	e01a      	b.n	800153a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	2220      	movs	r2, #32
 800150a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	685a      	ldr	r2, [r3, #4]
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	490b      	ldr	r1, [pc, #44]	@ (8001544 <HAL_I2C_Mem_Write+0x258>)
 8001518:	400a      	ands	r2, r1
 800151a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	2241      	movs	r2, #65	@ 0x41
 8001520:	2120      	movs	r1, #32
 8001522:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	2242      	movs	r2, #66	@ 0x42
 8001528:	2100      	movs	r1, #0
 800152a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	2240      	movs	r2, #64	@ 0x40
 8001530:	2100      	movs	r1, #0
 8001532:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001534:	2300      	movs	r3, #0
 8001536:	e000      	b.n	800153a <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8001538:	2302      	movs	r3, #2
  }
}
 800153a:	0018      	movs	r0, r3
 800153c:	46bd      	mov	sp, r7
 800153e:	b007      	add	sp, #28
 8001540:	bd90      	pop	{r4, r7, pc}
 8001542:	46c0      	nop			@ (mov r8, r8)
 8001544:	fe00e800 	.word	0xfe00e800

08001548 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001548:	b590      	push	{r4, r7, lr}
 800154a:	b089      	sub	sp, #36	@ 0x24
 800154c:	af02      	add	r7, sp, #8
 800154e:	60f8      	str	r0, [r7, #12]
 8001550:	000c      	movs	r4, r1
 8001552:	0010      	movs	r0, r2
 8001554:	0019      	movs	r1, r3
 8001556:	230a      	movs	r3, #10
 8001558:	18fb      	adds	r3, r7, r3
 800155a:	1c22      	adds	r2, r4, #0
 800155c:	801a      	strh	r2, [r3, #0]
 800155e:	2308      	movs	r3, #8
 8001560:	18fb      	adds	r3, r7, r3
 8001562:	1c02      	adds	r2, r0, #0
 8001564:	801a      	strh	r2, [r3, #0]
 8001566:	1dbb      	adds	r3, r7, #6
 8001568:	1c0a      	adds	r2, r1, #0
 800156a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	2241      	movs	r2, #65	@ 0x41
 8001570:	5c9b      	ldrb	r3, [r3, r2]
 8001572:	b2db      	uxtb	r3, r3
 8001574:	2b20      	cmp	r3, #32
 8001576:	d000      	beq.n	800157a <HAL_I2C_Mem_Read+0x32>
 8001578:	e110      	b.n	800179c <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 800157a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800157c:	2b00      	cmp	r3, #0
 800157e:	d004      	beq.n	800158a <HAL_I2C_Mem_Read+0x42>
 8001580:	232c      	movs	r3, #44	@ 0x2c
 8001582:	18fb      	adds	r3, r7, r3
 8001584:	881b      	ldrh	r3, [r3, #0]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d105      	bne.n	8001596 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	2280      	movs	r2, #128	@ 0x80
 800158e:	0092      	lsls	r2, r2, #2
 8001590:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001592:	2301      	movs	r3, #1
 8001594:	e103      	b.n	800179e <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	2240      	movs	r2, #64	@ 0x40
 800159a:	5c9b      	ldrb	r3, [r3, r2]
 800159c:	2b01      	cmp	r3, #1
 800159e:	d101      	bne.n	80015a4 <HAL_I2C_Mem_Read+0x5c>
 80015a0:	2302      	movs	r3, #2
 80015a2:	e0fc      	b.n	800179e <HAL_I2C_Mem_Read+0x256>
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	2240      	movs	r2, #64	@ 0x40
 80015a8:	2101      	movs	r1, #1
 80015aa:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80015ac:	f7ff fb12 	bl	8000bd4 <HAL_GetTick>
 80015b0:	0003      	movs	r3, r0
 80015b2:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80015b4:	2380      	movs	r3, #128	@ 0x80
 80015b6:	0219      	lsls	r1, r3, #8
 80015b8:	68f8      	ldr	r0, [r7, #12]
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	9300      	str	r3, [sp, #0]
 80015be:	2319      	movs	r3, #25
 80015c0:	2201      	movs	r2, #1
 80015c2:	f000 ffbb 	bl	800253c <I2C_WaitOnFlagUntilTimeout>
 80015c6:	1e03      	subs	r3, r0, #0
 80015c8:	d001      	beq.n	80015ce <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e0e7      	b.n	800179e <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	2241      	movs	r2, #65	@ 0x41
 80015d2:	2122      	movs	r1, #34	@ 0x22
 80015d4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	2242      	movs	r2, #66	@ 0x42
 80015da:	2140      	movs	r1, #64	@ 0x40
 80015dc:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	2200      	movs	r2, #0
 80015e2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80015e8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	222c      	movs	r2, #44	@ 0x2c
 80015ee:	18ba      	adds	r2, r7, r2
 80015f0:	8812      	ldrh	r2, [r2, #0]
 80015f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	2200      	movs	r2, #0
 80015f8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80015fa:	1dbb      	adds	r3, r7, #6
 80015fc:	881c      	ldrh	r4, [r3, #0]
 80015fe:	2308      	movs	r3, #8
 8001600:	18fb      	adds	r3, r7, r3
 8001602:	881a      	ldrh	r2, [r3, #0]
 8001604:	230a      	movs	r3, #10
 8001606:	18fb      	adds	r3, r7, r3
 8001608:	8819      	ldrh	r1, [r3, #0]
 800160a:	68f8      	ldr	r0, [r7, #12]
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	9301      	str	r3, [sp, #4]
 8001610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001612:	9300      	str	r3, [sp, #0]
 8001614:	0023      	movs	r3, r4
 8001616:	f000 fadb 	bl	8001bd0 <I2C_RequestMemoryRead>
 800161a:	1e03      	subs	r3, r0, #0
 800161c:	d005      	beq.n	800162a <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	2240      	movs	r2, #64	@ 0x40
 8001622:	2100      	movs	r1, #0
 8001624:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e0b9      	b.n	800179e <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800162e:	b29b      	uxth	r3, r3
 8001630:	2bff      	cmp	r3, #255	@ 0xff
 8001632:	d911      	bls.n	8001658 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	22ff      	movs	r2, #255	@ 0xff
 8001638:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800163e:	b2da      	uxtb	r2, r3
 8001640:	2380      	movs	r3, #128	@ 0x80
 8001642:	045c      	lsls	r4, r3, #17
 8001644:	230a      	movs	r3, #10
 8001646:	18fb      	adds	r3, r7, r3
 8001648:	8819      	ldrh	r1, [r3, #0]
 800164a:	68f8      	ldr	r0, [r7, #12]
 800164c:	4b56      	ldr	r3, [pc, #344]	@ (80017a8 <HAL_I2C_Mem_Read+0x260>)
 800164e:	9300      	str	r3, [sp, #0]
 8001650:	0023      	movs	r3, r4
 8001652:	f001 f94d 	bl	80028f0 <I2C_TransferConfig>
 8001656:	e012      	b.n	800167e <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800165c:	b29a      	uxth	r2, r3
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001666:	b2da      	uxtb	r2, r3
 8001668:	2380      	movs	r3, #128	@ 0x80
 800166a:	049c      	lsls	r4, r3, #18
 800166c:	230a      	movs	r3, #10
 800166e:	18fb      	adds	r3, r7, r3
 8001670:	8819      	ldrh	r1, [r3, #0]
 8001672:	68f8      	ldr	r0, [r7, #12]
 8001674:	4b4c      	ldr	r3, [pc, #304]	@ (80017a8 <HAL_I2C_Mem_Read+0x260>)
 8001676:	9300      	str	r3, [sp, #0]
 8001678:	0023      	movs	r3, r4
 800167a:	f001 f939 	bl	80028f0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800167e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001680:	68f8      	ldr	r0, [r7, #12]
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	9300      	str	r3, [sp, #0]
 8001686:	0013      	movs	r3, r2
 8001688:	2200      	movs	r2, #0
 800168a:	2104      	movs	r1, #4
 800168c:	f000 ff56 	bl	800253c <I2C_WaitOnFlagUntilTimeout>
 8001690:	1e03      	subs	r3, r0, #0
 8001692:	d001      	beq.n	8001698 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	e082      	b.n	800179e <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016a2:	b2d2      	uxtb	r2, r2
 80016a4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016aa:	1c5a      	adds	r2, r3, #1
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80016b4:	3b01      	subs	r3, #1
 80016b6:	b29a      	uxth	r2, r3
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	3b01      	subs	r3, #1
 80016c4:	b29a      	uxth	r2, r3
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80016ce:	b29b      	uxth	r3, r3
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d03a      	beq.n	800174a <HAL_I2C_Mem_Read+0x202>
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d136      	bne.n	800174a <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80016dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80016de:	68f8      	ldr	r0, [r7, #12]
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	9300      	str	r3, [sp, #0]
 80016e4:	0013      	movs	r3, r2
 80016e6:	2200      	movs	r2, #0
 80016e8:	2180      	movs	r1, #128	@ 0x80
 80016ea:	f000 ff27 	bl	800253c <I2C_WaitOnFlagUntilTimeout>
 80016ee:	1e03      	subs	r3, r0, #0
 80016f0:	d001      	beq.n	80016f6 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e053      	b.n	800179e <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80016fa:	b29b      	uxth	r3, r3
 80016fc:	2bff      	cmp	r3, #255	@ 0xff
 80016fe:	d911      	bls.n	8001724 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	22ff      	movs	r2, #255	@ 0xff
 8001704:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800170a:	b2da      	uxtb	r2, r3
 800170c:	2380      	movs	r3, #128	@ 0x80
 800170e:	045c      	lsls	r4, r3, #17
 8001710:	230a      	movs	r3, #10
 8001712:	18fb      	adds	r3, r7, r3
 8001714:	8819      	ldrh	r1, [r3, #0]
 8001716:	68f8      	ldr	r0, [r7, #12]
 8001718:	2300      	movs	r3, #0
 800171a:	9300      	str	r3, [sp, #0]
 800171c:	0023      	movs	r3, r4
 800171e:	f001 f8e7 	bl	80028f0 <I2C_TransferConfig>
 8001722:	e012      	b.n	800174a <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001728:	b29a      	uxth	r2, r3
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001732:	b2da      	uxtb	r2, r3
 8001734:	2380      	movs	r3, #128	@ 0x80
 8001736:	049c      	lsls	r4, r3, #18
 8001738:	230a      	movs	r3, #10
 800173a:	18fb      	adds	r3, r7, r3
 800173c:	8819      	ldrh	r1, [r3, #0]
 800173e:	68f8      	ldr	r0, [r7, #12]
 8001740:	2300      	movs	r3, #0
 8001742:	9300      	str	r3, [sp, #0]
 8001744:	0023      	movs	r3, r4
 8001746:	f001 f8d3 	bl	80028f0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800174e:	b29b      	uxth	r3, r3
 8001750:	2b00      	cmp	r3, #0
 8001752:	d194      	bne.n	800167e <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001754:	697a      	ldr	r2, [r7, #20]
 8001756:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	0018      	movs	r0, r3
 800175c:	f000 ff8c 	bl	8002678 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001760:	1e03      	subs	r3, r0, #0
 8001762:	d001      	beq.n	8001768 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8001764:	2301      	movs	r3, #1
 8001766:	e01a      	b.n	800179e <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2220      	movs	r2, #32
 800176e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	685a      	ldr	r2, [r3, #4]
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	490c      	ldr	r1, [pc, #48]	@ (80017ac <HAL_I2C_Mem_Read+0x264>)
 800177c:	400a      	ands	r2, r1
 800177e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	2241      	movs	r2, #65	@ 0x41
 8001784:	2120      	movs	r1, #32
 8001786:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	2242      	movs	r2, #66	@ 0x42
 800178c:	2100      	movs	r1, #0
 800178e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	2240      	movs	r2, #64	@ 0x40
 8001794:	2100      	movs	r1, #0
 8001796:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001798:	2300      	movs	r3, #0
 800179a:	e000      	b.n	800179e <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 800179c:	2302      	movs	r3, #2
  }
}
 800179e:	0018      	movs	r0, r3
 80017a0:	46bd      	mov	sp, r7
 80017a2:	b007      	add	sp, #28
 80017a4:	bd90      	pop	{r4, r7, pc}
 80017a6:	46c0      	nop			@ (mov r8, r8)
 80017a8:	80002400 	.word	0x80002400
 80017ac:	fe00e800 	.word	0xfe00e800

080017b0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b084      	sub	sp, #16
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	699b      	ldr	r3, [r3, #24]
 80017be:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d005      	beq.n	80017dc <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017d4:	68ba      	ldr	r2, [r7, #8]
 80017d6:	68f9      	ldr	r1, [r7, #12]
 80017d8:	6878      	ldr	r0, [r7, #4]
 80017da:	4798      	blx	r3
  }
}
 80017dc:	46c0      	nop			@ (mov r8, r8)
 80017de:	46bd      	mov	sp, r7
 80017e0:	b004      	add	sp, #16
 80017e2:	bd80      	pop	{r7, pc}

080017e4 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b086      	sub	sp, #24
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	699b      	ldr	r3, [r3, #24]
 80017f2:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80017fc:	697a      	ldr	r2, [r7, #20]
 80017fe:	2380      	movs	r3, #128	@ 0x80
 8001800:	005b      	lsls	r3, r3, #1
 8001802:	4013      	ands	r3, r2
 8001804:	d00e      	beq.n	8001824 <HAL_I2C_ER_IRQHandler+0x40>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	2280      	movs	r2, #128	@ 0x80
 800180a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800180c:	d00a      	beq.n	8001824 <HAL_I2C_ER_IRQHandler+0x40>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001812:	2201      	movs	r2, #1
 8001814:	431a      	orrs	r2, r3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	2280      	movs	r2, #128	@ 0x80
 8001820:	0052      	lsls	r2, r2, #1
 8001822:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001824:	697a      	ldr	r2, [r7, #20]
 8001826:	2380      	movs	r3, #128	@ 0x80
 8001828:	00db      	lsls	r3, r3, #3
 800182a:	4013      	ands	r3, r2
 800182c:	d00e      	beq.n	800184c <HAL_I2C_ER_IRQHandler+0x68>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	2280      	movs	r2, #128	@ 0x80
 8001832:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001834:	d00a      	beq.n	800184c <HAL_I2C_ER_IRQHandler+0x68>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800183a:	2208      	movs	r2, #8
 800183c:	431a      	orrs	r2, r3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	2280      	movs	r2, #128	@ 0x80
 8001848:	00d2      	lsls	r2, r2, #3
 800184a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800184c:	697a      	ldr	r2, [r7, #20]
 800184e:	2380      	movs	r3, #128	@ 0x80
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	4013      	ands	r3, r2
 8001854:	d00e      	beq.n	8001874 <HAL_I2C_ER_IRQHandler+0x90>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	2280      	movs	r2, #128	@ 0x80
 800185a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800185c:	d00a      	beq.n	8001874 <HAL_I2C_ER_IRQHandler+0x90>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001862:	2202      	movs	r2, #2
 8001864:	431a      	orrs	r2, r3
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	2280      	movs	r2, #128	@ 0x80
 8001870:	0092      	lsls	r2, r2, #2
 8001872:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001878:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	220b      	movs	r2, #11
 800187e:	4013      	ands	r3, r2
 8001880:	d005      	beq.n	800188e <HAL_I2C_ER_IRQHandler+0xaa>
  {
    I2C_ITError(hi2c, tmperror);
 8001882:	68fa      	ldr	r2, [r7, #12]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	0011      	movs	r1, r2
 8001888:	0018      	movs	r0, r3
 800188a:	f000 fceb 	bl	8002264 <I2C_ITError>
  }
}
 800188e:	46c0      	nop			@ (mov r8, r8)
 8001890:	46bd      	mov	sp, r7
 8001892:	b006      	add	sp, #24
 8001894:	bd80      	pop	{r7, pc}

08001896 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001896:	b580      	push	{r7, lr}
 8001898:	b082      	sub	sp, #8
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800189e:	46c0      	nop			@ (mov r8, r8)
 80018a0:	46bd      	mov	sp, r7
 80018a2:	b002      	add	sp, #8
 80018a4:	bd80      	pop	{r7, pc}

080018a6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80018a6:	b580      	push	{r7, lr}
 80018a8:	b082      	sub	sp, #8
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80018ae:	46c0      	nop			@ (mov r8, r8)
 80018b0:	46bd      	mov	sp, r7
 80018b2:	b002      	add	sp, #8
 80018b4:	bd80      	pop	{r7, pc}

080018b6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80018b6:	b580      	push	{r7, lr}
 80018b8:	b082      	sub	sp, #8
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
 80018be:	0008      	movs	r0, r1
 80018c0:	0011      	movs	r1, r2
 80018c2:	1cfb      	adds	r3, r7, #3
 80018c4:	1c02      	adds	r2, r0, #0
 80018c6:	701a      	strb	r2, [r3, #0]
 80018c8:	003b      	movs	r3, r7
 80018ca:	1c0a      	adds	r2, r1, #0
 80018cc:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80018ce:	46c0      	nop			@ (mov r8, r8)
 80018d0:	46bd      	mov	sp, r7
 80018d2:	b002      	add	sp, #8
 80018d4:	bd80      	pop	{r7, pc}

080018d6 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80018d6:	b580      	push	{r7, lr}
 80018d8:	b082      	sub	sp, #8
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80018de:	46c0      	nop			@ (mov r8, r8)
 80018e0:	46bd      	mov	sp, r7
 80018e2:	b002      	add	sp, #8
 80018e4:	bd80      	pop	{r7, pc}

080018e6 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80018e6:	b580      	push	{r7, lr}
 80018e8:	b082      	sub	sp, #8
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80018ee:	46c0      	nop			@ (mov r8, r8)
 80018f0:	46bd      	mov	sp, r7
 80018f2:	b002      	add	sp, #8
 80018f4:	bd80      	pop	{r7, pc}

080018f6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80018f6:	b580      	push	{r7, lr}
 80018f8:	b082      	sub	sp, #8
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80018fe:	46c0      	nop			@ (mov r8, r8)
 8001900:	46bd      	mov	sp, r7
 8001902:	b002      	add	sp, #8
 8001904:	bd80      	pop	{r7, pc}
	...

08001908 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b086      	sub	sp, #24
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001918:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800191a:	68bb      	ldr	r3, [r7, #8]
 800191c:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	2240      	movs	r2, #64	@ 0x40
 8001922:	5c9b      	ldrb	r3, [r3, r2]
 8001924:	2b01      	cmp	r3, #1
 8001926:	d101      	bne.n	800192c <I2C_Slave_ISR_IT+0x24>
 8001928:	2302      	movs	r3, #2
 800192a:	e0e7      	b.n	8001afc <I2C_Slave_ISR_IT+0x1f4>
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	2240      	movs	r2, #64	@ 0x40
 8001930:	2101      	movs	r1, #1
 8001932:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	2220      	movs	r2, #32
 8001938:	4013      	ands	r3, r2
 800193a:	d00a      	beq.n	8001952 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2220      	movs	r2, #32
 8001940:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001942:	d006      	beq.n	8001952 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8001944:	693a      	ldr	r2, [r7, #16]
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	0011      	movs	r1, r2
 800194a:	0018      	movs	r0, r3
 800194c:	f000 faaa 	bl	8001ea4 <I2C_ITSlaveCplt>
 8001950:	e0cf      	b.n	8001af2 <I2C_Slave_ISR_IT+0x1ea>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	2210      	movs	r2, #16
 8001956:	4013      	ands	r3, r2
 8001958:	d052      	beq.n	8001a00 <I2C_Slave_ISR_IT+0xf8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2210      	movs	r2, #16
 800195e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001960:	d04e      	beq.n	8001a00 <I2C_Slave_ISR_IT+0xf8>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001966:	b29b      	uxth	r3, r3
 8001968:	2b00      	cmp	r3, #0
 800196a:	d12d      	bne.n	80019c8 <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	2241      	movs	r2, #65	@ 0x41
 8001970:	5c9b      	ldrb	r3, [r3, r2]
 8001972:	b2db      	uxtb	r3, r3
 8001974:	2b28      	cmp	r3, #40	@ 0x28
 8001976:	d10b      	bne.n	8001990 <I2C_Slave_ISR_IT+0x88>
 8001978:	697a      	ldr	r2, [r7, #20]
 800197a:	2380      	movs	r3, #128	@ 0x80
 800197c:	049b      	lsls	r3, r3, #18
 800197e:	429a      	cmp	r2, r3
 8001980:	d106      	bne.n	8001990 <I2C_Slave_ISR_IT+0x88>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8001982:	693a      	ldr	r2, [r7, #16]
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	0011      	movs	r1, r2
 8001988:	0018      	movs	r0, r3
 800198a:	f000 fc13 	bl	80021b4 <I2C_ITListenCplt>
 800198e:	e036      	b.n	80019fe <I2C_Slave_ISR_IT+0xf6>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	2241      	movs	r2, #65	@ 0x41
 8001994:	5c9b      	ldrb	r3, [r3, r2]
 8001996:	b2db      	uxtb	r3, r3
 8001998:	2b29      	cmp	r3, #41	@ 0x29
 800199a:	d110      	bne.n	80019be <I2C_Slave_ISR_IT+0xb6>
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	4a59      	ldr	r2, [pc, #356]	@ (8001b04 <I2C_Slave_ISR_IT+0x1fc>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d00c      	beq.n	80019be <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	2210      	movs	r2, #16
 80019aa:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	0018      	movs	r0, r3
 80019b0:	f000 fd83 	bl	80024ba <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	0018      	movs	r0, r3
 80019b8:	f000 fa10 	bl	8001ddc <I2C_ITSlaveSeqCplt>
 80019bc:	e01f      	b.n	80019fe <I2C_Slave_ISR_IT+0xf6>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	2210      	movs	r2, #16
 80019c4:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80019c6:	e091      	b.n	8001aec <I2C_Slave_ISR_IT+0x1e4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	2210      	movs	r2, #16
 80019ce:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019d4:	2204      	movs	r2, #4
 80019d6:	431a      	orrs	r2, r3
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d005      	beq.n	80019ee <I2C_Slave_ISR_IT+0xe6>
 80019e2:	697a      	ldr	r2, [r7, #20]
 80019e4:	2380      	movs	r3, #128	@ 0x80
 80019e6:	045b      	lsls	r3, r3, #17
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d000      	beq.n	80019ee <I2C_Slave_ISR_IT+0xe6>
 80019ec:	e07e      	b.n	8001aec <I2C_Slave_ISR_IT+0x1e4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	0011      	movs	r1, r2
 80019f6:	0018      	movs	r0, r3
 80019f8:	f000 fc34 	bl	8002264 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80019fc:	e076      	b.n	8001aec <I2C_Slave_ISR_IT+0x1e4>
 80019fe:	e075      	b.n	8001aec <I2C_Slave_ISR_IT+0x1e4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	2204      	movs	r2, #4
 8001a04:	4013      	ands	r3, r2
 8001a06:	d02f      	beq.n	8001a68 <I2C_Slave_ISR_IT+0x160>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2204      	movs	r2, #4
 8001a0c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8001a0e:	d02b      	beq.n	8001a68 <I2C_Slave_ISR_IT+0x160>
  {
    if (hi2c->XferCount > 0U)
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a14:	b29b      	uxth	r3, r3
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d018      	beq.n	8001a4c <I2C_Slave_ISR_IT+0x144>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a24:	b2d2      	uxtb	r2, r2
 8001a26:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a2c:	1c5a      	adds	r2, r3, #1
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a36:	3b01      	subs	r3, #1
 8001a38:	b29a      	uxth	r2, r3
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a42:	b29b      	uxth	r3, r3
 8001a44:	3b01      	subs	r3, #1
 8001a46:	b29a      	uxth	r2, r3
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a50:	b29b      	uxth	r3, r3
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d14c      	bne.n	8001af0 <I2C_Slave_ISR_IT+0x1e8>
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	4a2a      	ldr	r2, [pc, #168]	@ (8001b04 <I2C_Slave_ISR_IT+0x1fc>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d048      	beq.n	8001af0 <I2C_Slave_ISR_IT+0x1e8>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	0018      	movs	r0, r3
 8001a62:	f000 f9bb 	bl	8001ddc <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8001a66:	e043      	b.n	8001af0 <I2C_Slave_ISR_IT+0x1e8>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	2208      	movs	r2, #8
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	d00a      	beq.n	8001a86 <I2C_Slave_ISR_IT+0x17e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2208      	movs	r2, #8
 8001a74:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8001a76:	d006      	beq.n	8001a86 <I2C_Slave_ISR_IT+0x17e>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8001a78:	693a      	ldr	r2, [r7, #16]
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	0011      	movs	r1, r2
 8001a7e:	0018      	movs	r0, r3
 8001a80:	f000 f908 	bl	8001c94 <I2C_ITAddrCplt>
 8001a84:	e035      	b.n	8001af2 <I2C_Slave_ISR_IT+0x1ea>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	2202      	movs	r2, #2
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	d031      	beq.n	8001af2 <I2C_Slave_ISR_IT+0x1ea>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2202      	movs	r2, #2
 8001a92:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8001a94:	d02d      	beq.n	8001af2 <I2C_Slave_ISR_IT+0x1ea>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a9a:	b29b      	uxth	r3, r3
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d018      	beq.n	8001ad2 <I2C_Slave_ISR_IT+0x1ca>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aa4:	781a      	ldrb	r2, [r3, #0]
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ab0:	1c5a      	adds	r2, r3, #1
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001aba:	b29b      	uxth	r3, r3
 8001abc:	3b01      	subs	r3, #1
 8001abe:	b29a      	uxth	r2, r3
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ac8:	3b01      	subs	r3, #1
 8001aca:	b29a      	uxth	r2, r3
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	851a      	strh	r2, [r3, #40]	@ 0x28
 8001ad0:	e00f      	b.n	8001af2 <I2C_Slave_ISR_IT+0x1ea>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8001ad2:	697a      	ldr	r2, [r7, #20]
 8001ad4:	2380      	movs	r3, #128	@ 0x80
 8001ad6:	045b      	lsls	r3, r3, #17
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d002      	beq.n	8001ae2 <I2C_Slave_ISR_IT+0x1da>
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d107      	bne.n	8001af2 <I2C_Slave_ISR_IT+0x1ea>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	0018      	movs	r0, r3
 8001ae6:	f000 f979 	bl	8001ddc <I2C_ITSlaveSeqCplt>
 8001aea:	e002      	b.n	8001af2 <I2C_Slave_ISR_IT+0x1ea>
    if (hi2c->XferCount == 0U)
 8001aec:	46c0      	nop			@ (mov r8, r8)
 8001aee:	e000      	b.n	8001af2 <I2C_Slave_ISR_IT+0x1ea>
    if ((hi2c->XferCount == 0U) && \
 8001af0:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	2240      	movs	r2, #64	@ 0x40
 8001af6:	2100      	movs	r1, #0
 8001af8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001afa:	2300      	movs	r3, #0
}
 8001afc:	0018      	movs	r0, r3
 8001afe:	46bd      	mov	sp, r7
 8001b00:	b006      	add	sp, #24
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	ffff0000 	.word	0xffff0000

08001b08 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001b08:	b5b0      	push	{r4, r5, r7, lr}
 8001b0a:	b086      	sub	sp, #24
 8001b0c:	af02      	add	r7, sp, #8
 8001b0e:	60f8      	str	r0, [r7, #12]
 8001b10:	000c      	movs	r4, r1
 8001b12:	0010      	movs	r0, r2
 8001b14:	0019      	movs	r1, r3
 8001b16:	250a      	movs	r5, #10
 8001b18:	197b      	adds	r3, r7, r5
 8001b1a:	1c22      	adds	r2, r4, #0
 8001b1c:	801a      	strh	r2, [r3, #0]
 8001b1e:	2308      	movs	r3, #8
 8001b20:	18fb      	adds	r3, r7, r3
 8001b22:	1c02      	adds	r2, r0, #0
 8001b24:	801a      	strh	r2, [r3, #0]
 8001b26:	1dbb      	adds	r3, r7, #6
 8001b28:	1c0a      	adds	r2, r1, #0
 8001b2a:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001b2c:	1dbb      	adds	r3, r7, #6
 8001b2e:	881b      	ldrh	r3, [r3, #0]
 8001b30:	b2da      	uxtb	r2, r3
 8001b32:	2380      	movs	r3, #128	@ 0x80
 8001b34:	045c      	lsls	r4, r3, #17
 8001b36:	197b      	adds	r3, r7, r5
 8001b38:	8819      	ldrh	r1, [r3, #0]
 8001b3a:	68f8      	ldr	r0, [r7, #12]
 8001b3c:	4b23      	ldr	r3, [pc, #140]	@ (8001bcc <I2C_RequestMemoryWrite+0xc4>)
 8001b3e:	9300      	str	r3, [sp, #0]
 8001b40:	0023      	movs	r3, r4
 8001b42:	f000 fed5 	bl	80028f0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b48:	6a39      	ldr	r1, [r7, #32]
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	0018      	movs	r0, r3
 8001b4e:	f000 fd4d 	bl	80025ec <I2C_WaitOnTXISFlagUntilTimeout>
 8001b52:	1e03      	subs	r3, r0, #0
 8001b54:	d001      	beq.n	8001b5a <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e033      	b.n	8001bc2 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001b5a:	1dbb      	adds	r3, r7, #6
 8001b5c:	881b      	ldrh	r3, [r3, #0]
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d107      	bne.n	8001b72 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001b62:	2308      	movs	r3, #8
 8001b64:	18fb      	adds	r3, r7, r3
 8001b66:	881b      	ldrh	r3, [r3, #0]
 8001b68:	b2da      	uxtb	r2, r3
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	629a      	str	r2, [r3, #40]	@ 0x28
 8001b70:	e019      	b.n	8001ba6 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001b72:	2308      	movs	r3, #8
 8001b74:	18fb      	adds	r3, r7, r3
 8001b76:	881b      	ldrh	r3, [r3, #0]
 8001b78:	0a1b      	lsrs	r3, r3, #8
 8001b7a:	b29b      	uxth	r3, r3
 8001b7c:	b2da      	uxtb	r2, r3
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b86:	6a39      	ldr	r1, [r7, #32]
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	0018      	movs	r0, r3
 8001b8c:	f000 fd2e 	bl	80025ec <I2C_WaitOnTXISFlagUntilTimeout>
 8001b90:	1e03      	subs	r3, r0, #0
 8001b92:	d001      	beq.n	8001b98 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	e014      	b.n	8001bc2 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001b98:	2308      	movs	r3, #8
 8001b9a:	18fb      	adds	r3, r7, r3
 8001b9c:	881b      	ldrh	r3, [r3, #0]
 8001b9e:	b2da      	uxtb	r2, r3
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001ba6:	6a3a      	ldr	r2, [r7, #32]
 8001ba8:	68f8      	ldr	r0, [r7, #12]
 8001baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bac:	9300      	str	r3, [sp, #0]
 8001bae:	0013      	movs	r3, r2
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	2180      	movs	r1, #128	@ 0x80
 8001bb4:	f000 fcc2 	bl	800253c <I2C_WaitOnFlagUntilTimeout>
 8001bb8:	1e03      	subs	r3, r0, #0
 8001bba:	d001      	beq.n	8001bc0 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	e000      	b.n	8001bc2 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001bc0:	2300      	movs	r3, #0
}
 8001bc2:	0018      	movs	r0, r3
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	b004      	add	sp, #16
 8001bc8:	bdb0      	pop	{r4, r5, r7, pc}
 8001bca:	46c0      	nop			@ (mov r8, r8)
 8001bcc:	80002000 	.word	0x80002000

08001bd0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001bd0:	b5b0      	push	{r4, r5, r7, lr}
 8001bd2:	b086      	sub	sp, #24
 8001bd4:	af02      	add	r7, sp, #8
 8001bd6:	60f8      	str	r0, [r7, #12]
 8001bd8:	000c      	movs	r4, r1
 8001bda:	0010      	movs	r0, r2
 8001bdc:	0019      	movs	r1, r3
 8001bde:	250a      	movs	r5, #10
 8001be0:	197b      	adds	r3, r7, r5
 8001be2:	1c22      	adds	r2, r4, #0
 8001be4:	801a      	strh	r2, [r3, #0]
 8001be6:	2308      	movs	r3, #8
 8001be8:	18fb      	adds	r3, r7, r3
 8001bea:	1c02      	adds	r2, r0, #0
 8001bec:	801a      	strh	r2, [r3, #0]
 8001bee:	1dbb      	adds	r3, r7, #6
 8001bf0:	1c0a      	adds	r2, r1, #0
 8001bf2:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001bf4:	1dbb      	adds	r3, r7, #6
 8001bf6:	881b      	ldrh	r3, [r3, #0]
 8001bf8:	b2da      	uxtb	r2, r3
 8001bfa:	197b      	adds	r3, r7, r5
 8001bfc:	8819      	ldrh	r1, [r3, #0]
 8001bfe:	68f8      	ldr	r0, [r7, #12]
 8001c00:	4b23      	ldr	r3, [pc, #140]	@ (8001c90 <I2C_RequestMemoryRead+0xc0>)
 8001c02:	9300      	str	r3, [sp, #0]
 8001c04:	2300      	movs	r3, #0
 8001c06:	f000 fe73 	bl	80028f0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c0c:	6a39      	ldr	r1, [r7, #32]
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	0018      	movs	r0, r3
 8001c12:	f000 fceb 	bl	80025ec <I2C_WaitOnTXISFlagUntilTimeout>
 8001c16:	1e03      	subs	r3, r0, #0
 8001c18:	d001      	beq.n	8001c1e <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e033      	b.n	8001c86 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001c1e:	1dbb      	adds	r3, r7, #6
 8001c20:	881b      	ldrh	r3, [r3, #0]
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	d107      	bne.n	8001c36 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001c26:	2308      	movs	r3, #8
 8001c28:	18fb      	adds	r3, r7, r3
 8001c2a:	881b      	ldrh	r3, [r3, #0]
 8001c2c:	b2da      	uxtb	r2, r3
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	629a      	str	r2, [r3, #40]	@ 0x28
 8001c34:	e019      	b.n	8001c6a <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001c36:	2308      	movs	r3, #8
 8001c38:	18fb      	adds	r3, r7, r3
 8001c3a:	881b      	ldrh	r3, [r3, #0]
 8001c3c:	0a1b      	lsrs	r3, r3, #8
 8001c3e:	b29b      	uxth	r3, r3
 8001c40:	b2da      	uxtb	r2, r3
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c4a:	6a39      	ldr	r1, [r7, #32]
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	0018      	movs	r0, r3
 8001c50:	f000 fccc 	bl	80025ec <I2C_WaitOnTXISFlagUntilTimeout>
 8001c54:	1e03      	subs	r3, r0, #0
 8001c56:	d001      	beq.n	8001c5c <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e014      	b.n	8001c86 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001c5c:	2308      	movs	r3, #8
 8001c5e:	18fb      	adds	r3, r7, r3
 8001c60:	881b      	ldrh	r3, [r3, #0]
 8001c62:	b2da      	uxtb	r2, r3
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001c6a:	6a3a      	ldr	r2, [r7, #32]
 8001c6c:	68f8      	ldr	r0, [r7, #12]
 8001c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c70:	9300      	str	r3, [sp, #0]
 8001c72:	0013      	movs	r3, r2
 8001c74:	2200      	movs	r2, #0
 8001c76:	2140      	movs	r1, #64	@ 0x40
 8001c78:	f000 fc60 	bl	800253c <I2C_WaitOnFlagUntilTimeout>
 8001c7c:	1e03      	subs	r3, r0, #0
 8001c7e:	d001      	beq.n	8001c84 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
 8001c82:	e000      	b.n	8001c86 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8001c84:	2300      	movs	r3, #0
}
 8001c86:	0018      	movs	r0, r3
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	b004      	add	sp, #16
 8001c8c:	bdb0      	pop	{r4, r5, r7, pc}
 8001c8e:	46c0      	nop			@ (mov r8, r8)
 8001c90:	80002000 	.word	0x80002000

08001c94 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8001c94:	b5b0      	push	{r4, r5, r7, lr}
 8001c96:	b084      	sub	sp, #16
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2241      	movs	r2, #65	@ 0x41
 8001ca2:	5c9b      	ldrb	r3, [r3, r2]
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	001a      	movs	r2, r3
 8001ca8:	2328      	movs	r3, #40	@ 0x28
 8001caa:	4013      	ands	r3, r2
 8001cac:	2b28      	cmp	r3, #40	@ 0x28
 8001cae:	d000      	beq.n	8001cb2 <I2C_ITAddrCplt+0x1e>
 8001cb0:	e088      	b.n	8001dc4 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	699b      	ldr	r3, [r3, #24]
 8001cb8:	0c1b      	lsrs	r3, r3, #16
 8001cba:	b2da      	uxtb	r2, r3
 8001cbc:	250f      	movs	r5, #15
 8001cbe:	197b      	adds	r3, r7, r5
 8001cc0:	2101      	movs	r1, #1
 8001cc2:	400a      	ands	r2, r1
 8001cc4:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	699b      	ldr	r3, [r3, #24]
 8001ccc:	0c1b      	lsrs	r3, r3, #16
 8001cce:	b29a      	uxth	r2, r3
 8001cd0:	200c      	movs	r0, #12
 8001cd2:	183b      	adds	r3, r7, r0
 8001cd4:	21fe      	movs	r1, #254	@ 0xfe
 8001cd6:	400a      	ands	r2, r1
 8001cd8:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	b29a      	uxth	r2, r3
 8001ce2:	240a      	movs	r4, #10
 8001ce4:	193b      	adds	r3, r7, r4
 8001ce6:	0592      	lsls	r2, r2, #22
 8001ce8:	0d92      	lsrs	r2, r2, #22
 8001cea:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	68db      	ldr	r3, [r3, #12]
 8001cf2:	b29a      	uxth	r2, r3
 8001cf4:	2308      	movs	r3, #8
 8001cf6:	18fb      	adds	r3, r7, r3
 8001cf8:	21fe      	movs	r1, #254	@ 0xfe
 8001cfa:	400a      	ands	r2, r1
 8001cfc:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	68db      	ldr	r3, [r3, #12]
 8001d02:	2b02      	cmp	r3, #2
 8001d04:	d148      	bne.n	8001d98 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8001d06:	0021      	movs	r1, r4
 8001d08:	187b      	adds	r3, r7, r1
 8001d0a:	881b      	ldrh	r3, [r3, #0]
 8001d0c:	09db      	lsrs	r3, r3, #7
 8001d0e:	b29a      	uxth	r2, r3
 8001d10:	183b      	adds	r3, r7, r0
 8001d12:	881b      	ldrh	r3, [r3, #0]
 8001d14:	4053      	eors	r3, r2
 8001d16:	b29b      	uxth	r3, r3
 8001d18:	001a      	movs	r2, r3
 8001d1a:	2306      	movs	r3, #6
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	d120      	bne.n	8001d62 <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8001d20:	183b      	adds	r3, r7, r0
 8001d22:	187a      	adds	r2, r7, r1
 8001d24:	8812      	ldrh	r2, [r2, #0]
 8001d26:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d2c:	1c5a      	adds	r2, r3, #1
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d36:	2b02      	cmp	r3, #2
 8001d38:	d14c      	bne.n	8001dd4 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	2208      	movs	r2, #8
 8001d46:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2240      	movs	r2, #64	@ 0x40
 8001d4c:	2100      	movs	r1, #0
 8001d4e:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001d50:	183b      	adds	r3, r7, r0
 8001d52:	881a      	ldrh	r2, [r3, #0]
 8001d54:	197b      	adds	r3, r7, r5
 8001d56:	7819      	ldrb	r1, [r3, #0]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	0018      	movs	r0, r3
 8001d5c:	f7ff fdab 	bl	80018b6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8001d60:	e038      	b.n	8001dd4 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8001d62:	240c      	movs	r4, #12
 8001d64:	193b      	adds	r3, r7, r4
 8001d66:	2208      	movs	r2, #8
 8001d68:	18ba      	adds	r2, r7, r2
 8001d6a:	8812      	ldrh	r2, [r2, #0]
 8001d6c:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8001d6e:	2380      	movs	r3, #128	@ 0x80
 8001d70:	021a      	lsls	r2, r3, #8
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	0011      	movs	r1, r2
 8001d76:	0018      	movs	r0, r3
 8001d78:	f000 fdf4 	bl	8002964 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2240      	movs	r2, #64	@ 0x40
 8001d80:	2100      	movs	r1, #0
 8001d82:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001d84:	193b      	adds	r3, r7, r4
 8001d86:	881a      	ldrh	r2, [r3, #0]
 8001d88:	230f      	movs	r3, #15
 8001d8a:	18fb      	adds	r3, r7, r3
 8001d8c:	7819      	ldrb	r1, [r3, #0]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	0018      	movs	r0, r3
 8001d92:	f7ff fd90 	bl	80018b6 <HAL_I2C_AddrCallback>
}
 8001d96:	e01d      	b.n	8001dd4 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8001d98:	2380      	movs	r3, #128	@ 0x80
 8001d9a:	021a      	lsls	r2, r3, #8
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	0011      	movs	r1, r2
 8001da0:	0018      	movs	r0, r3
 8001da2:	f000 fddf 	bl	8002964 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2240      	movs	r2, #64	@ 0x40
 8001daa:	2100      	movs	r1, #0
 8001dac:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001dae:	230c      	movs	r3, #12
 8001db0:	18fb      	adds	r3, r7, r3
 8001db2:	881a      	ldrh	r2, [r3, #0]
 8001db4:	230f      	movs	r3, #15
 8001db6:	18fb      	adds	r3, r7, r3
 8001db8:	7819      	ldrb	r1, [r3, #0]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	0018      	movs	r0, r3
 8001dbe:	f7ff fd7a 	bl	80018b6 <HAL_I2C_AddrCallback>
}
 8001dc2:	e007      	b.n	8001dd4 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	2208      	movs	r2, #8
 8001dca:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2240      	movs	r2, #64	@ 0x40
 8001dd0:	2100      	movs	r1, #0
 8001dd2:	5499      	strb	r1, [r3, r2]
}
 8001dd4:	46c0      	nop			@ (mov r8, r8)
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	b004      	add	sp, #16
 8001dda:	bdb0      	pop	{r4, r5, r7, pc}

08001ddc <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2242      	movs	r2, #66	@ 0x42
 8001df0:	2100      	movs	r1, #0
 8001df2:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8001df4:	68fa      	ldr	r2, [r7, #12]
 8001df6:	2380      	movs	r3, #128	@ 0x80
 8001df8:	01db      	lsls	r3, r3, #7
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	d008      	beq.n	8001e10 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4924      	ldr	r1, [pc, #144]	@ (8001e9c <I2C_ITSlaveSeqCplt+0xc0>)
 8001e0a:	400a      	ands	r2, r1
 8001e0c:	601a      	str	r2, [r3, #0]
 8001e0e:	e00c      	b.n	8001e2a <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8001e10:	68fa      	ldr	r2, [r7, #12]
 8001e12:	2380      	movs	r3, #128	@ 0x80
 8001e14:	021b      	lsls	r3, r3, #8
 8001e16:	4013      	ands	r3, r2
 8001e18:	d007      	beq.n	8001e2a <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	491e      	ldr	r1, [pc, #120]	@ (8001ea0 <I2C_ITSlaveSeqCplt+0xc4>)
 8001e26:	400a      	ands	r2, r1
 8001e28:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2241      	movs	r2, #65	@ 0x41
 8001e2e:	5c9b      	ldrb	r3, [r3, r2]
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	2b29      	cmp	r3, #41	@ 0x29
 8001e34:	d114      	bne.n	8001e60 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2241      	movs	r2, #65	@ 0x41
 8001e3a:	2128      	movs	r1, #40	@ 0x28
 8001e3c:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2221      	movs	r2, #33	@ 0x21
 8001e42:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2101      	movs	r1, #1
 8001e48:	0018      	movs	r0, r3
 8001e4a:	f000 fd8b 	bl	8002964 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2240      	movs	r2, #64	@ 0x40
 8001e52:	2100      	movs	r1, #0
 8001e54:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	0018      	movs	r0, r3
 8001e5a:	f7ff fd1c 	bl	8001896 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8001e5e:	e019      	b.n	8001e94 <I2C_ITSlaveSeqCplt+0xb8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2241      	movs	r2, #65	@ 0x41
 8001e64:	5c9b      	ldrb	r3, [r3, r2]
 8001e66:	b2db      	uxtb	r3, r3
 8001e68:	2b2a      	cmp	r3, #42	@ 0x2a
 8001e6a:	d113      	bne.n	8001e94 <I2C_ITSlaveSeqCplt+0xb8>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2241      	movs	r2, #65	@ 0x41
 8001e70:	2128      	movs	r1, #40	@ 0x28
 8001e72:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2222      	movs	r2, #34	@ 0x22
 8001e78:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2102      	movs	r1, #2
 8001e7e:	0018      	movs	r0, r3
 8001e80:	f000 fd70 	bl	8002964 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2240      	movs	r2, #64	@ 0x40
 8001e88:	2100      	movs	r1, #0
 8001e8a:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	0018      	movs	r0, r3
 8001e90:	f7ff fd09 	bl	80018a6 <HAL_I2C_SlaveRxCpltCallback>
}
 8001e94:	46c0      	nop			@ (mov r8, r8)
 8001e96:	46bd      	mov	sp, r7
 8001e98:	b004      	add	sp, #16
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	ffffbfff 	.word	0xffffbfff
 8001ea0:	ffff7fff 	.word	0xffff7fff

08001ea4 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
 8001eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ebe:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8001ec0:	200b      	movs	r0, #11
 8001ec2:	183b      	adds	r3, r7, r0
 8001ec4:	687a      	ldr	r2, [r7, #4]
 8001ec6:	2141      	movs	r1, #65	@ 0x41
 8001ec8:	5c52      	ldrb	r2, [r2, r1]
 8001eca:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	2220      	movs	r2, #32
 8001ed2:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8001ed4:	183b      	adds	r3, r7, r0
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	2b21      	cmp	r3, #33	@ 0x21
 8001eda:	d003      	beq.n	8001ee4 <I2C_ITSlaveCplt+0x40>
 8001edc:	183b      	adds	r3, r7, r0
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	2b29      	cmp	r3, #41	@ 0x29
 8001ee2:	d109      	bne.n	8001ef8 <I2C_ITSlaveCplt+0x54>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8001ee4:	4aac      	ldr	r2, [pc, #688]	@ (8002198 <I2C_ITSlaveCplt+0x2f4>)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	0011      	movs	r1, r2
 8001eea:	0018      	movs	r0, r3
 8001eec:	f000 fd3a 	bl	8002964 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2221      	movs	r2, #33	@ 0x21
 8001ef4:	631a      	str	r2, [r3, #48]	@ 0x30
 8001ef6:	e020      	b.n	8001f3a <I2C_ITSlaveCplt+0x96>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8001ef8:	220b      	movs	r2, #11
 8001efa:	18bb      	adds	r3, r7, r2
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	2b22      	cmp	r3, #34	@ 0x22
 8001f00:	d003      	beq.n	8001f0a <I2C_ITSlaveCplt+0x66>
 8001f02:	18bb      	adds	r3, r7, r2
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	2b2a      	cmp	r3, #42	@ 0x2a
 8001f08:	d109      	bne.n	8001f1e <I2C_ITSlaveCplt+0x7a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8001f0a:	4aa4      	ldr	r2, [pc, #656]	@ (800219c <I2C_ITSlaveCplt+0x2f8>)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	0011      	movs	r1, r2
 8001f10:	0018      	movs	r0, r3
 8001f12:	f000 fd27 	bl	8002964 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2222      	movs	r2, #34	@ 0x22
 8001f1a:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f1c:	e00d      	b.n	8001f3a <I2C_ITSlaveCplt+0x96>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8001f1e:	230b      	movs	r3, #11
 8001f20:	18fb      	adds	r3, r7, r3
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	2b28      	cmp	r3, #40	@ 0x28
 8001f26:	d108      	bne.n	8001f3a <I2C_ITSlaveCplt+0x96>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8001f28:	4a9d      	ldr	r2, [pc, #628]	@ (80021a0 <I2C_ITSlaveCplt+0x2fc>)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	0011      	movs	r1, r2
 8001f2e:	0018      	movs	r0, r3
 8001f30:	f000 fd18 	bl	8002964 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2200      	movs	r2, #0
 8001f38:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	685a      	ldr	r2, [r3, #4]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2180      	movs	r1, #128	@ 0x80
 8001f46:	0209      	lsls	r1, r1, #8
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	685a      	ldr	r2, [r3, #4]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4993      	ldr	r1, [pc, #588]	@ (80021a4 <I2C_ITSlaveCplt+0x300>)
 8001f58:	400a      	ands	r2, r1
 8001f5a:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	0018      	movs	r0, r3
 8001f60:	f000 faab 	bl	80024ba <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8001f64:	693a      	ldr	r2, [r7, #16]
 8001f66:	2380      	movs	r3, #128	@ 0x80
 8001f68:	01db      	lsls	r3, r3, #7
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	d013      	beq.n	8001f96 <I2C_ITSlaveCplt+0xf2>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	498b      	ldr	r1, [pc, #556]	@ (80021a8 <I2C_ITSlaveCplt+0x304>)
 8001f7a:	400a      	ands	r2, r1
 8001f7c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d01f      	beq.n	8001fc6 <I2C_ITSlaveCplt+0x122>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	b29a      	uxth	r2, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001f94:	e017      	b.n	8001fc6 <I2C_ITSlaveCplt+0x122>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8001f96:	693a      	ldr	r2, [r7, #16]
 8001f98:	2380      	movs	r3, #128	@ 0x80
 8001f9a:	021b      	lsls	r3, r3, #8
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	d012      	beq.n	8001fc6 <I2C_ITSlaveCplt+0x122>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4980      	ldr	r1, [pc, #512]	@ (80021ac <I2C_ITSlaveCplt+0x308>)
 8001fac:	400a      	ands	r2, r1
 8001fae:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d006      	beq.n	8001fc6 <I2C_ITSlaveCplt+0x122>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	b29a      	uxth	r2, r3
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	2204      	movs	r2, #4
 8001fca:	4013      	ands	r3, r2
 8001fcc:	d020      	beq.n	8002010 <I2C_ITSlaveCplt+0x16c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	2204      	movs	r2, #4
 8001fd2:	4393      	bics	r3, r2
 8001fd4:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fe0:	b2d2      	uxtb	r2, r2
 8001fe2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fe8:	1c5a      	adds	r2, r3, #1
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d00c      	beq.n	8002010 <I2C_ITSlaveCplt+0x16c>
    {
      hi2c->XferSize--;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ffa:	3b01      	subs	r3, #1
 8001ffc:	b29a      	uxth	r2, r3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002006:	b29b      	uxth	r3, r3
 8002008:	3b01      	subs	r3, #1
 800200a:	b29a      	uxth	r2, r3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002014:	b29b      	uxth	r3, r3
 8002016:	2b00      	cmp	r3, #0
 8002018:	d005      	beq.n	8002026 <I2C_ITSlaveCplt+0x182>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800201e:	2204      	movs	r2, #4
 8002020:	431a      	orrs	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	2210      	movs	r2, #16
 800202a:	4013      	ands	r3, r2
 800202c:	d04f      	beq.n	80020ce <I2C_ITSlaveCplt+0x22a>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	2210      	movs	r2, #16
 8002032:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002034:	d04b      	beq.n	80020ce <I2C_ITSlaveCplt+0x22a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800203a:	b29b      	uxth	r3, r3
 800203c:	2b00      	cmp	r3, #0
 800203e:	d12d      	bne.n	800209c <I2C_ITSlaveCplt+0x1f8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2241      	movs	r2, #65	@ 0x41
 8002044:	5c9b      	ldrb	r3, [r3, r2]
 8002046:	b2db      	uxtb	r3, r3
 8002048:	2b28      	cmp	r3, #40	@ 0x28
 800204a:	d10b      	bne.n	8002064 <I2C_ITSlaveCplt+0x1c0>
 800204c:	68fa      	ldr	r2, [r7, #12]
 800204e:	2380      	movs	r3, #128	@ 0x80
 8002050:	049b      	lsls	r3, r3, #18
 8002052:	429a      	cmp	r2, r3
 8002054:	d106      	bne.n	8002064 <I2C_ITSlaveCplt+0x1c0>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002056:	697a      	ldr	r2, [r7, #20]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	0011      	movs	r1, r2
 800205c:	0018      	movs	r0, r3
 800205e:	f000 f8a9 	bl	80021b4 <I2C_ITListenCplt>
 8002062:	e034      	b.n	80020ce <I2C_ITSlaveCplt+0x22a>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2241      	movs	r2, #65	@ 0x41
 8002068:	5c9b      	ldrb	r3, [r3, r2]
 800206a:	b2db      	uxtb	r3, r3
 800206c:	2b29      	cmp	r3, #41	@ 0x29
 800206e:	d110      	bne.n	8002092 <I2C_ITSlaveCplt+0x1ee>
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	4a4f      	ldr	r2, [pc, #316]	@ (80021b0 <I2C_ITSlaveCplt+0x30c>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d00c      	beq.n	8002092 <I2C_ITSlaveCplt+0x1ee>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	2210      	movs	r2, #16
 800207e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	0018      	movs	r0, r3
 8002084:	f000 fa19 	bl	80024ba <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	0018      	movs	r0, r3
 800208c:	f7ff fea6 	bl	8001ddc <I2C_ITSlaveSeqCplt>
 8002090:	e01d      	b.n	80020ce <I2C_ITSlaveCplt+0x22a>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	2210      	movs	r2, #16
 8002098:	61da      	str	r2, [r3, #28]
 800209a:	e018      	b.n	80020ce <I2C_ITSlaveCplt+0x22a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	2210      	movs	r2, #16
 80020a2:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020a8:	2204      	movs	r2, #4
 80020aa:	431a      	orrs	r2, r3
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d004      	beq.n	80020c0 <I2C_ITSlaveCplt+0x21c>
 80020b6:	68fa      	ldr	r2, [r7, #12]
 80020b8:	2380      	movs	r3, #128	@ 0x80
 80020ba:	045b      	lsls	r3, r3, #17
 80020bc:	429a      	cmp	r2, r3
 80020be:	d106      	bne.n	80020ce <I2C_ITSlaveCplt+0x22a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	0011      	movs	r1, r2
 80020c8:	0018      	movs	r0, r3
 80020ca:	f000 f8cb 	bl	8002264 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2242      	movs	r2, #66	@ 0x42
 80020d2:	2100      	movs	r1, #0
 80020d4:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2200      	movs	r2, #0
 80020da:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d013      	beq.n	800210c <I2C_ITSlaveCplt+0x268>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	0011      	movs	r1, r2
 80020ec:	0018      	movs	r0, r3
 80020ee:	f000 f8b9 	bl	8002264 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2241      	movs	r2, #65	@ 0x41
 80020f6:	5c9b      	ldrb	r3, [r3, r2]
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	2b28      	cmp	r3, #40	@ 0x28
 80020fc:	d147      	bne.n	800218e <I2C_ITSlaveCplt+0x2ea>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80020fe:	697a      	ldr	r2, [r7, #20]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	0011      	movs	r1, r2
 8002104:	0018      	movs	r0, r3
 8002106:	f000 f855 	bl	80021b4 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800210a:	e040      	b.n	800218e <I2C_ITSlaveCplt+0x2ea>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002110:	4a27      	ldr	r2, [pc, #156]	@ (80021b0 <I2C_ITSlaveCplt+0x30c>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d016      	beq.n	8002144 <I2C_ITSlaveCplt+0x2a0>
    I2C_ITSlaveSeqCplt(hi2c);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	0018      	movs	r0, r3
 800211a:	f7ff fe5f 	bl	8001ddc <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4a23      	ldr	r2, [pc, #140]	@ (80021b0 <I2C_ITSlaveCplt+0x30c>)
 8002122:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2241      	movs	r2, #65	@ 0x41
 8002128:	2120      	movs	r1, #32
 800212a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2200      	movs	r2, #0
 8002130:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2240      	movs	r2, #64	@ 0x40
 8002136:	2100      	movs	r1, #0
 8002138:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	0018      	movs	r0, r3
 800213e:	f7ff fbca 	bl	80018d6 <HAL_I2C_ListenCpltCallback>
}
 8002142:	e024      	b.n	800218e <I2C_ITSlaveCplt+0x2ea>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2241      	movs	r2, #65	@ 0x41
 8002148:	5c9b      	ldrb	r3, [r3, r2]
 800214a:	b2db      	uxtb	r3, r3
 800214c:	2b22      	cmp	r3, #34	@ 0x22
 800214e:	d10f      	bne.n	8002170 <I2C_ITSlaveCplt+0x2cc>
    hi2c->State = HAL_I2C_STATE_READY;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2241      	movs	r2, #65	@ 0x41
 8002154:	2120      	movs	r1, #32
 8002156:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2200      	movs	r2, #0
 800215c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2240      	movs	r2, #64	@ 0x40
 8002162:	2100      	movs	r1, #0
 8002164:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	0018      	movs	r0, r3
 800216a:	f7ff fb9c 	bl	80018a6 <HAL_I2C_SlaveRxCpltCallback>
}
 800216e:	e00e      	b.n	800218e <I2C_ITSlaveCplt+0x2ea>
    hi2c->State = HAL_I2C_STATE_READY;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2241      	movs	r2, #65	@ 0x41
 8002174:	2120      	movs	r1, #32
 8002176:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2200      	movs	r2, #0
 800217c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2240      	movs	r2, #64	@ 0x40
 8002182:	2100      	movs	r1, #0
 8002184:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	0018      	movs	r0, r3
 800218a:	f7ff fb84 	bl	8001896 <HAL_I2C_SlaveTxCpltCallback>
}
 800218e:	46c0      	nop			@ (mov r8, r8)
 8002190:	46bd      	mov	sp, r7
 8002192:	b006      	add	sp, #24
 8002194:	bd80      	pop	{r7, pc}
 8002196:	46c0      	nop			@ (mov r8, r8)
 8002198:	00008001 	.word	0x00008001
 800219c:	00008002 	.word	0x00008002
 80021a0:	00008003 	.word	0x00008003
 80021a4:	fe00e800 	.word	0xfe00e800
 80021a8:	ffffbfff 	.word	0xffffbfff
 80021ac:	ffff7fff 	.word	0xffff7fff
 80021b0:	ffff0000 	.word	0xffff0000

080021b4 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	4a26      	ldr	r2, [pc, #152]	@ (800225c <I2C_ITListenCplt+0xa8>)
 80021c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2200      	movs	r2, #0
 80021c8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2241      	movs	r2, #65	@ 0x41
 80021ce:	2120      	movs	r1, #32
 80021d0:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2242      	movs	r2, #66	@ 0x42
 80021d6:	2100      	movs	r1, #0
 80021d8:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	2204      	movs	r2, #4
 80021e4:	4013      	ands	r3, r2
 80021e6:	d022      	beq.n	800222e <I2C_ITListenCplt+0x7a>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021f2:	b2d2      	uxtb	r2, r2
 80021f4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021fa:	1c5a      	adds	r2, r3, #1
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002204:	2b00      	cmp	r3, #0
 8002206:	d012      	beq.n	800222e <I2C_ITListenCplt+0x7a>
    {
      hi2c->XferSize--;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800220c:	3b01      	subs	r3, #1
 800220e:	b29a      	uxth	r2, r3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002218:	b29b      	uxth	r3, r3
 800221a:	3b01      	subs	r3, #1
 800221c:	b29a      	uxth	r2, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002226:	2204      	movs	r2, #4
 8002228:	431a      	orrs	r2, r3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800222e:	4a0c      	ldr	r2, [pc, #48]	@ (8002260 <I2C_ITListenCplt+0xac>)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	0011      	movs	r1, r2
 8002234:	0018      	movs	r0, r3
 8002236:	f000 fb95 	bl	8002964 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	2210      	movs	r2, #16
 8002240:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2240      	movs	r2, #64	@ 0x40
 8002246:	2100      	movs	r1, #0
 8002248:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	0018      	movs	r0, r3
 800224e:	f7ff fb42 	bl	80018d6 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8002252:	46c0      	nop			@ (mov r8, r8)
 8002254:	46bd      	mov	sp, r7
 8002256:	b002      	add	sp, #8
 8002258:	bd80      	pop	{r7, pc}
 800225a:	46c0      	nop			@ (mov r8, r8)
 800225c:	ffff0000 	.word	0xffff0000
 8002260:	00008003 	.word	0x00008003

08002264 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800226e:	200f      	movs	r0, #15
 8002270:	183b      	adds	r3, r7, r0
 8002272:	687a      	ldr	r2, [r7, #4]
 8002274:	2141      	movs	r1, #65	@ 0x41
 8002276:	5c52      	ldrb	r2, [r2, r1]
 8002278:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2242      	movs	r2, #66	@ 0x42
 800227e:	2100      	movs	r1, #0
 8002280:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	4a72      	ldr	r2, [pc, #456]	@ (8002450 <I2C_ITError+0x1ec>)
 8002286:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2200      	movs	r2, #0
 800228c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	431a      	orrs	r2, r3
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800229a:	183b      	adds	r3, r7, r0
 800229c:	781b      	ldrb	r3, [r3, #0]
 800229e:	2b28      	cmp	r3, #40	@ 0x28
 80022a0:	d007      	beq.n	80022b2 <I2C_ITError+0x4e>
 80022a2:	183b      	adds	r3, r7, r0
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	2b29      	cmp	r3, #41	@ 0x29
 80022a8:	d003      	beq.n	80022b2 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80022aa:	183b      	adds	r3, r7, r0
 80022ac:	781b      	ldrb	r3, [r3, #0]
 80022ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80022b0:	d10c      	bne.n	80022cc <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2103      	movs	r1, #3
 80022b6:	0018      	movs	r0, r3
 80022b8:	f000 fb54 	bl	8002964 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2241      	movs	r2, #65	@ 0x41
 80022c0:	2128      	movs	r1, #40	@ 0x28
 80022c2:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	4a63      	ldr	r2, [pc, #396]	@ (8002454 <I2C_ITError+0x1f0>)
 80022c8:	635a      	str	r2, [r3, #52]	@ 0x34
 80022ca:	e032      	b.n	8002332 <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80022cc:	4a62      	ldr	r2, [pc, #392]	@ (8002458 <I2C_ITError+0x1f4>)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	0011      	movs	r1, r2
 80022d2:	0018      	movs	r0, r3
 80022d4:	f000 fb46 	bl	8002964 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	0018      	movs	r0, r3
 80022dc:	f000 f8ed 	bl	80024ba <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2241      	movs	r2, #65	@ 0x41
 80022e4:	5c9b      	ldrb	r3, [r3, r2]
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	2b60      	cmp	r3, #96	@ 0x60
 80022ea:	d01f      	beq.n	800232c <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2241      	movs	r2, #65	@ 0x41
 80022f0:	2120      	movs	r1, #32
 80022f2:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	699b      	ldr	r3, [r3, #24]
 80022fa:	2220      	movs	r2, #32
 80022fc:	4013      	ands	r3, r2
 80022fe:	2b20      	cmp	r3, #32
 8002300:	d114      	bne.n	800232c <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	699b      	ldr	r3, [r3, #24]
 8002308:	2210      	movs	r2, #16
 800230a:	4013      	ands	r3, r2
 800230c:	2b10      	cmp	r3, #16
 800230e:	d109      	bne.n	8002324 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	2210      	movs	r2, #16
 8002316:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800231c:	2204      	movs	r2, #4
 800231e:	431a      	orrs	r2, r3
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2220      	movs	r2, #32
 800232a:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2200      	movs	r2, #0
 8002330:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002336:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800233c:	2b00      	cmp	r3, #0
 800233e:	d03b      	beq.n	80023b8 <I2C_ITError+0x154>
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	2b11      	cmp	r3, #17
 8002344:	d002      	beq.n	800234c <I2C_ITError+0xe8>
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	2b21      	cmp	r3, #33	@ 0x21
 800234a:	d135      	bne.n	80023b8 <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	2380      	movs	r3, #128	@ 0x80
 8002354:	01db      	lsls	r3, r3, #7
 8002356:	401a      	ands	r2, r3
 8002358:	2380      	movs	r3, #128	@ 0x80
 800235a:	01db      	lsls	r3, r3, #7
 800235c:	429a      	cmp	r2, r3
 800235e:	d107      	bne.n	8002370 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	493c      	ldr	r1, [pc, #240]	@ (800245c <I2C_ITError+0x1f8>)
 800236c:	400a      	ands	r2, r1
 800236e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002374:	0018      	movs	r0, r3
 8002376:	f7fe fda3 	bl	8000ec0 <HAL_DMA_GetState>
 800237a:	0003      	movs	r3, r0
 800237c:	2b01      	cmp	r3, #1
 800237e:	d016      	beq.n	80023ae <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002384:	4a36      	ldr	r2, [pc, #216]	@ (8002460 <I2C_ITError+0x1fc>)
 8002386:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2240      	movs	r2, #64	@ 0x40
 800238c:	2100      	movs	r1, #0
 800238e:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002394:	0018      	movs	r0, r3
 8002396:	f7fe fd29 	bl	8000dec <HAL_DMA_Abort_IT>
 800239a:	1e03      	subs	r3, r0, #0
 800239c:	d051      	beq.n	8002442 <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023a8:	0018      	movs	r0, r3
 80023aa:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80023ac:	e049      	b.n	8002442 <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	0018      	movs	r0, r3
 80023b2:	f000 f859 	bl	8002468 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80023b6:	e044      	b.n	8002442 <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d03b      	beq.n	8002438 <I2C_ITError+0x1d4>
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	2b12      	cmp	r3, #18
 80023c4:	d002      	beq.n	80023cc <I2C_ITError+0x168>
 80023c6:	68bb      	ldr	r3, [r7, #8]
 80023c8:	2b22      	cmp	r3, #34	@ 0x22
 80023ca:	d135      	bne.n	8002438 <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	2380      	movs	r3, #128	@ 0x80
 80023d4:	021b      	lsls	r3, r3, #8
 80023d6:	401a      	ands	r2, r3
 80023d8:	2380      	movs	r3, #128	@ 0x80
 80023da:	021b      	lsls	r3, r3, #8
 80023dc:	429a      	cmp	r2, r3
 80023de:	d107      	bne.n	80023f0 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	491e      	ldr	r1, [pc, #120]	@ (8002464 <I2C_ITError+0x200>)
 80023ec:	400a      	ands	r2, r1
 80023ee:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023f4:	0018      	movs	r0, r3
 80023f6:	f7fe fd63 	bl	8000ec0 <HAL_DMA_GetState>
 80023fa:	0003      	movs	r3, r0
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d016      	beq.n	800242e <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002404:	4a16      	ldr	r2, [pc, #88]	@ (8002460 <I2C_ITError+0x1fc>)
 8002406:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2240      	movs	r2, #64	@ 0x40
 800240c:	2100      	movs	r1, #0
 800240e:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002414:	0018      	movs	r0, r3
 8002416:	f7fe fce9 	bl	8000dec <HAL_DMA_Abort_IT>
 800241a:	1e03      	subs	r3, r0, #0
 800241c:	d013      	beq.n	8002446 <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002422:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002428:	0018      	movs	r0, r3
 800242a:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800242c:	e00b      	b.n	8002446 <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	0018      	movs	r0, r3
 8002432:	f000 f819 	bl	8002468 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002436:	e006      	b.n	8002446 <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	0018      	movs	r0, r3
 800243c:	f000 f814 	bl	8002468 <I2C_TreatErrorCallback>
  }
}
 8002440:	e002      	b.n	8002448 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002442:	46c0      	nop			@ (mov r8, r8)
 8002444:	e000      	b.n	8002448 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002446:	46c0      	nop			@ (mov r8, r8)
}
 8002448:	46c0      	nop			@ (mov r8, r8)
 800244a:	46bd      	mov	sp, r7
 800244c:	b004      	add	sp, #16
 800244e:	bd80      	pop	{r7, pc}
 8002450:	ffff0000 	.word	0xffff0000
 8002454:	08001909 	.word	0x08001909
 8002458:	00008003 	.word	0x00008003
 800245c:	ffffbfff 	.word	0xffffbfff
 8002460:	080024ff 	.word	0x080024ff
 8002464:	ffff7fff 	.word	0xffff7fff

08002468 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2241      	movs	r2, #65	@ 0x41
 8002474:	5c9b      	ldrb	r3, [r3, r2]
 8002476:	b2db      	uxtb	r3, r3
 8002478:	2b60      	cmp	r3, #96	@ 0x60
 800247a:	d10f      	bne.n	800249c <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2241      	movs	r2, #65	@ 0x41
 8002480:	2120      	movs	r1, #32
 8002482:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2200      	movs	r2, #0
 8002488:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2240      	movs	r2, #64	@ 0x40
 800248e:	2100      	movs	r1, #0
 8002490:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	0018      	movs	r0, r3
 8002496:	f7ff fa2e 	bl	80018f6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800249a:	e00a      	b.n	80024b2 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2200      	movs	r2, #0
 80024a0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2240      	movs	r2, #64	@ 0x40
 80024a6:	2100      	movs	r1, #0
 80024a8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	0018      	movs	r0, r3
 80024ae:	f7ff fa1a 	bl	80018e6 <HAL_I2C_ErrorCallback>
}
 80024b2:	46c0      	nop			@ (mov r8, r8)
 80024b4:	46bd      	mov	sp, r7
 80024b6:	b002      	add	sp, #8
 80024b8:	bd80      	pop	{r7, pc}

080024ba <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80024ba:	b580      	push	{r7, lr}
 80024bc:	b082      	sub	sp, #8
 80024be:	af00      	add	r7, sp, #0
 80024c0:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	699b      	ldr	r3, [r3, #24]
 80024c8:	2202      	movs	r2, #2
 80024ca:	4013      	ands	r3, r2
 80024cc:	2b02      	cmp	r3, #2
 80024ce:	d103      	bne.n	80024d8 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2200      	movs	r2, #0
 80024d6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	699b      	ldr	r3, [r3, #24]
 80024de:	2201      	movs	r2, #1
 80024e0:	4013      	ands	r3, r2
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d007      	beq.n	80024f6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	699a      	ldr	r2, [r3, #24]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	2101      	movs	r1, #1
 80024f2:	430a      	orrs	r2, r1
 80024f4:	619a      	str	r2, [r3, #24]
  }
}
 80024f6:	46c0      	nop			@ (mov r8, r8)
 80024f8:	46bd      	mov	sp, r7
 80024fa:	b002      	add	sp, #8
 80024fc:	bd80      	pop	{r7, pc}

080024fe <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80024fe:	b580      	push	{r7, lr}
 8002500:	b084      	sub	sp, #16
 8002502:	af00      	add	r7, sp, #0
 8002504:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800250a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002510:	2b00      	cmp	r3, #0
 8002512:	d003      	beq.n	800251c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002518:	2200      	movs	r2, #0
 800251a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002520:	2b00      	cmp	r3, #0
 8002522:	d003      	beq.n	800252c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002528:	2200      	movs	r2, #0
 800252a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	0018      	movs	r0, r3
 8002530:	f7ff ff9a 	bl	8002468 <I2C_TreatErrorCallback>
}
 8002534:	46c0      	nop			@ (mov r8, r8)
 8002536:	46bd      	mov	sp, r7
 8002538:	b004      	add	sp, #16
 800253a:	bd80      	pop	{r7, pc}

0800253c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b084      	sub	sp, #16
 8002540:	af00      	add	r7, sp, #0
 8002542:	60f8      	str	r0, [r7, #12]
 8002544:	60b9      	str	r1, [r7, #8]
 8002546:	603b      	str	r3, [r7, #0]
 8002548:	1dfb      	adds	r3, r7, #7
 800254a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800254c:	e03a      	b.n	80025c4 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800254e:	69ba      	ldr	r2, [r7, #24]
 8002550:	6839      	ldr	r1, [r7, #0]
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	0018      	movs	r0, r3
 8002556:	f000 f8d3 	bl	8002700 <I2C_IsErrorOccurred>
 800255a:	1e03      	subs	r3, r0, #0
 800255c:	d001      	beq.n	8002562 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e040      	b.n	80025e4 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	3301      	adds	r3, #1
 8002566:	d02d      	beq.n	80025c4 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002568:	f7fe fb34 	bl	8000bd4 <HAL_GetTick>
 800256c:	0002      	movs	r2, r0
 800256e:	69bb      	ldr	r3, [r7, #24]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	683a      	ldr	r2, [r7, #0]
 8002574:	429a      	cmp	r2, r3
 8002576:	d302      	bcc.n	800257e <I2C_WaitOnFlagUntilTimeout+0x42>
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d122      	bne.n	80025c4 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	699b      	ldr	r3, [r3, #24]
 8002584:	68ba      	ldr	r2, [r7, #8]
 8002586:	4013      	ands	r3, r2
 8002588:	68ba      	ldr	r2, [r7, #8]
 800258a:	1ad3      	subs	r3, r2, r3
 800258c:	425a      	negs	r2, r3
 800258e:	4153      	adcs	r3, r2
 8002590:	b2db      	uxtb	r3, r3
 8002592:	001a      	movs	r2, r3
 8002594:	1dfb      	adds	r3, r7, #7
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	429a      	cmp	r2, r3
 800259a:	d113      	bne.n	80025c4 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025a0:	2220      	movs	r2, #32
 80025a2:	431a      	orrs	r2, r3
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	2241      	movs	r2, #65	@ 0x41
 80025ac:	2120      	movs	r1, #32
 80025ae:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	2242      	movs	r2, #66	@ 0x42
 80025b4:	2100      	movs	r1, #0
 80025b6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2240      	movs	r2, #64	@ 0x40
 80025bc:	2100      	movs	r1, #0
 80025be:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80025c0:	2301      	movs	r3, #1
 80025c2:	e00f      	b.n	80025e4 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	699b      	ldr	r3, [r3, #24]
 80025ca:	68ba      	ldr	r2, [r7, #8]
 80025cc:	4013      	ands	r3, r2
 80025ce:	68ba      	ldr	r2, [r7, #8]
 80025d0:	1ad3      	subs	r3, r2, r3
 80025d2:	425a      	negs	r2, r3
 80025d4:	4153      	adcs	r3, r2
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	001a      	movs	r2, r3
 80025da:	1dfb      	adds	r3, r7, #7
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	429a      	cmp	r2, r3
 80025e0:	d0b5      	beq.n	800254e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80025e2:	2300      	movs	r3, #0
}
 80025e4:	0018      	movs	r0, r3
 80025e6:	46bd      	mov	sp, r7
 80025e8:	b004      	add	sp, #16
 80025ea:	bd80      	pop	{r7, pc}

080025ec <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b084      	sub	sp, #16
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	60b9      	str	r1, [r7, #8]
 80025f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80025f8:	e032      	b.n	8002660 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	68b9      	ldr	r1, [r7, #8]
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	0018      	movs	r0, r3
 8002602:	f000 f87d 	bl	8002700 <I2C_IsErrorOccurred>
 8002606:	1e03      	subs	r3, r0, #0
 8002608:	d001      	beq.n	800260e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e030      	b.n	8002670 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	3301      	adds	r3, #1
 8002612:	d025      	beq.n	8002660 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002614:	f7fe fade 	bl	8000bd4 <HAL_GetTick>
 8002618:	0002      	movs	r2, r0
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	68ba      	ldr	r2, [r7, #8]
 8002620:	429a      	cmp	r2, r3
 8002622:	d302      	bcc.n	800262a <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d11a      	bne.n	8002660 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	699b      	ldr	r3, [r3, #24]
 8002630:	2202      	movs	r2, #2
 8002632:	4013      	ands	r3, r2
 8002634:	2b02      	cmp	r3, #2
 8002636:	d013      	beq.n	8002660 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800263c:	2220      	movs	r2, #32
 800263e:	431a      	orrs	r2, r3
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2241      	movs	r2, #65	@ 0x41
 8002648:	2120      	movs	r1, #32
 800264a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	2242      	movs	r2, #66	@ 0x42
 8002650:	2100      	movs	r1, #0
 8002652:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	2240      	movs	r2, #64	@ 0x40
 8002658:	2100      	movs	r1, #0
 800265a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e007      	b.n	8002670 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	699b      	ldr	r3, [r3, #24]
 8002666:	2202      	movs	r2, #2
 8002668:	4013      	ands	r3, r2
 800266a:	2b02      	cmp	r3, #2
 800266c:	d1c5      	bne.n	80025fa <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800266e:	2300      	movs	r3, #0
}
 8002670:	0018      	movs	r0, r3
 8002672:	46bd      	mov	sp, r7
 8002674:	b004      	add	sp, #16
 8002676:	bd80      	pop	{r7, pc}

08002678 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002684:	e02f      	b.n	80026e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002686:	687a      	ldr	r2, [r7, #4]
 8002688:	68b9      	ldr	r1, [r7, #8]
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	0018      	movs	r0, r3
 800268e:	f000 f837 	bl	8002700 <I2C_IsErrorOccurred>
 8002692:	1e03      	subs	r3, r0, #0
 8002694:	d001      	beq.n	800269a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e02d      	b.n	80026f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800269a:	f7fe fa9b 	bl	8000bd4 <HAL_GetTick>
 800269e:	0002      	movs	r2, r0
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	1ad3      	subs	r3, r2, r3
 80026a4:	68ba      	ldr	r2, [r7, #8]
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d302      	bcc.n	80026b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d11a      	bne.n	80026e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	699b      	ldr	r3, [r3, #24]
 80026b6:	2220      	movs	r2, #32
 80026b8:	4013      	ands	r3, r2
 80026ba:	2b20      	cmp	r3, #32
 80026bc:	d013      	beq.n	80026e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026c2:	2220      	movs	r2, #32
 80026c4:	431a      	orrs	r2, r3
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2241      	movs	r2, #65	@ 0x41
 80026ce:	2120      	movs	r1, #32
 80026d0:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	2242      	movs	r2, #66	@ 0x42
 80026d6:	2100      	movs	r1, #0
 80026d8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2240      	movs	r2, #64	@ 0x40
 80026de:	2100      	movs	r1, #0
 80026e0:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e007      	b.n	80026f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	699b      	ldr	r3, [r3, #24]
 80026ec:	2220      	movs	r2, #32
 80026ee:	4013      	ands	r3, r2
 80026f0:	2b20      	cmp	r3, #32
 80026f2:	d1c8      	bne.n	8002686 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80026f4:	2300      	movs	r3, #0
}
 80026f6:	0018      	movs	r0, r3
 80026f8:	46bd      	mov	sp, r7
 80026fa:	b004      	add	sp, #16
 80026fc:	bd80      	pop	{r7, pc}
	...

08002700 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b08a      	sub	sp, #40	@ 0x28
 8002704:	af00      	add	r7, sp, #0
 8002706:	60f8      	str	r0, [r7, #12]
 8002708:	60b9      	str	r1, [r7, #8]
 800270a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800270c:	2327      	movs	r3, #39	@ 0x27
 800270e:	18fb      	adds	r3, r7, r3
 8002710:	2200      	movs	r2, #0
 8002712:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	699b      	ldr	r3, [r3, #24]
 800271a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800271c:	2300      	movs	r3, #0
 800271e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002724:	69bb      	ldr	r3, [r7, #24]
 8002726:	2210      	movs	r2, #16
 8002728:	4013      	ands	r3, r2
 800272a:	d100      	bne.n	800272e <I2C_IsErrorOccurred+0x2e>
 800272c:	e079      	b.n	8002822 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	2210      	movs	r2, #16
 8002734:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002736:	e057      	b.n	80027e8 <I2C_IsErrorOccurred+0xe8>
 8002738:	2227      	movs	r2, #39	@ 0x27
 800273a:	18bb      	adds	r3, r7, r2
 800273c:	18ba      	adds	r2, r7, r2
 800273e:	7812      	ldrb	r2, [r2, #0]
 8002740:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	3301      	adds	r3, #1
 8002746:	d04f      	beq.n	80027e8 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002748:	f7fe fa44 	bl	8000bd4 <HAL_GetTick>
 800274c:	0002      	movs	r2, r0
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	68ba      	ldr	r2, [r7, #8]
 8002754:	429a      	cmp	r2, r3
 8002756:	d302      	bcc.n	800275e <I2C_IsErrorOccurred+0x5e>
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d144      	bne.n	80027e8 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	685a      	ldr	r2, [r3, #4]
 8002764:	2380      	movs	r3, #128	@ 0x80
 8002766:	01db      	lsls	r3, r3, #7
 8002768:	4013      	ands	r3, r2
 800276a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800276c:	2013      	movs	r0, #19
 800276e:	183b      	adds	r3, r7, r0
 8002770:	68fa      	ldr	r2, [r7, #12]
 8002772:	2142      	movs	r1, #66	@ 0x42
 8002774:	5c52      	ldrb	r2, [r2, r1]
 8002776:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	699a      	ldr	r2, [r3, #24]
 800277e:	2380      	movs	r3, #128	@ 0x80
 8002780:	021b      	lsls	r3, r3, #8
 8002782:	401a      	ands	r2, r3
 8002784:	2380      	movs	r3, #128	@ 0x80
 8002786:	021b      	lsls	r3, r3, #8
 8002788:	429a      	cmp	r2, r3
 800278a:	d126      	bne.n	80027da <I2C_IsErrorOccurred+0xda>
 800278c:	697a      	ldr	r2, [r7, #20]
 800278e:	2380      	movs	r3, #128	@ 0x80
 8002790:	01db      	lsls	r3, r3, #7
 8002792:	429a      	cmp	r2, r3
 8002794:	d021      	beq.n	80027da <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8002796:	183b      	adds	r3, r7, r0
 8002798:	781b      	ldrb	r3, [r3, #0]
 800279a:	2b20      	cmp	r3, #32
 800279c:	d01d      	beq.n	80027da <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	685a      	ldr	r2, [r3, #4]
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2180      	movs	r1, #128	@ 0x80
 80027aa:	01c9      	lsls	r1, r1, #7
 80027ac:	430a      	orrs	r2, r1
 80027ae:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80027b0:	f7fe fa10 	bl	8000bd4 <HAL_GetTick>
 80027b4:	0003      	movs	r3, r0
 80027b6:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80027b8:	e00f      	b.n	80027da <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80027ba:	f7fe fa0b 	bl	8000bd4 <HAL_GetTick>
 80027be:	0002      	movs	r2, r0
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	2b19      	cmp	r3, #25
 80027c6:	d908      	bls.n	80027da <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80027c8:	6a3b      	ldr	r3, [r7, #32]
 80027ca:	2220      	movs	r2, #32
 80027cc:	4313      	orrs	r3, r2
 80027ce:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80027d0:	2327      	movs	r3, #39	@ 0x27
 80027d2:	18fb      	adds	r3, r7, r3
 80027d4:	2201      	movs	r2, #1
 80027d6:	701a      	strb	r2, [r3, #0]

              break;
 80027d8:	e006      	b.n	80027e8 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	699b      	ldr	r3, [r3, #24]
 80027e0:	2220      	movs	r2, #32
 80027e2:	4013      	ands	r3, r2
 80027e4:	2b20      	cmp	r3, #32
 80027e6:	d1e8      	bne.n	80027ba <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	699b      	ldr	r3, [r3, #24]
 80027ee:	2220      	movs	r2, #32
 80027f0:	4013      	ands	r3, r2
 80027f2:	2b20      	cmp	r3, #32
 80027f4:	d004      	beq.n	8002800 <I2C_IsErrorOccurred+0x100>
 80027f6:	2327      	movs	r3, #39	@ 0x27
 80027f8:	18fb      	adds	r3, r7, r3
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d09b      	beq.n	8002738 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002800:	2327      	movs	r3, #39	@ 0x27
 8002802:	18fb      	adds	r3, r7, r3
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d103      	bne.n	8002812 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	2220      	movs	r2, #32
 8002810:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002812:	6a3b      	ldr	r3, [r7, #32]
 8002814:	2204      	movs	r2, #4
 8002816:	4313      	orrs	r3, r2
 8002818:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800281a:	2327      	movs	r3, #39	@ 0x27
 800281c:	18fb      	adds	r3, r7, r3
 800281e:	2201      	movs	r2, #1
 8002820:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	699b      	ldr	r3, [r3, #24]
 8002828:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800282a:	69ba      	ldr	r2, [r7, #24]
 800282c:	2380      	movs	r3, #128	@ 0x80
 800282e:	005b      	lsls	r3, r3, #1
 8002830:	4013      	ands	r3, r2
 8002832:	d00c      	beq.n	800284e <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002834:	6a3b      	ldr	r3, [r7, #32]
 8002836:	2201      	movs	r2, #1
 8002838:	4313      	orrs	r3, r2
 800283a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	2280      	movs	r2, #128	@ 0x80
 8002842:	0052      	lsls	r2, r2, #1
 8002844:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002846:	2327      	movs	r3, #39	@ 0x27
 8002848:	18fb      	adds	r3, r7, r3
 800284a:	2201      	movs	r2, #1
 800284c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800284e:	69ba      	ldr	r2, [r7, #24]
 8002850:	2380      	movs	r3, #128	@ 0x80
 8002852:	00db      	lsls	r3, r3, #3
 8002854:	4013      	ands	r3, r2
 8002856:	d00c      	beq.n	8002872 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002858:	6a3b      	ldr	r3, [r7, #32]
 800285a:	2208      	movs	r2, #8
 800285c:	4313      	orrs	r3, r2
 800285e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	2280      	movs	r2, #128	@ 0x80
 8002866:	00d2      	lsls	r2, r2, #3
 8002868:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800286a:	2327      	movs	r3, #39	@ 0x27
 800286c:	18fb      	adds	r3, r7, r3
 800286e:	2201      	movs	r2, #1
 8002870:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002872:	69ba      	ldr	r2, [r7, #24]
 8002874:	2380      	movs	r3, #128	@ 0x80
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	4013      	ands	r3, r2
 800287a:	d00c      	beq.n	8002896 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800287c:	6a3b      	ldr	r3, [r7, #32]
 800287e:	2202      	movs	r2, #2
 8002880:	4313      	orrs	r3, r2
 8002882:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2280      	movs	r2, #128	@ 0x80
 800288a:	0092      	lsls	r2, r2, #2
 800288c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800288e:	2327      	movs	r3, #39	@ 0x27
 8002890:	18fb      	adds	r3, r7, r3
 8002892:	2201      	movs	r2, #1
 8002894:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8002896:	2327      	movs	r3, #39	@ 0x27
 8002898:	18fb      	adds	r3, r7, r3
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d01d      	beq.n	80028dc <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	0018      	movs	r0, r3
 80028a4:	f7ff fe09 	bl	80024ba <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	685a      	ldr	r2, [r3, #4]
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	490e      	ldr	r1, [pc, #56]	@ (80028ec <I2C_IsErrorOccurred+0x1ec>)
 80028b4:	400a      	ands	r2, r1
 80028b6:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80028bc:	6a3b      	ldr	r3, [r7, #32]
 80028be:	431a      	orrs	r2, r3
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2241      	movs	r2, #65	@ 0x41
 80028c8:	2120      	movs	r1, #32
 80028ca:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2242      	movs	r2, #66	@ 0x42
 80028d0:	2100      	movs	r1, #0
 80028d2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2240      	movs	r2, #64	@ 0x40
 80028d8:	2100      	movs	r1, #0
 80028da:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80028dc:	2327      	movs	r3, #39	@ 0x27
 80028de:	18fb      	adds	r3, r7, r3
 80028e0:	781b      	ldrb	r3, [r3, #0]
}
 80028e2:	0018      	movs	r0, r3
 80028e4:	46bd      	mov	sp, r7
 80028e6:	b00a      	add	sp, #40	@ 0x28
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	46c0      	nop			@ (mov r8, r8)
 80028ec:	fe00e800 	.word	0xfe00e800

080028f0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80028f0:	b590      	push	{r4, r7, lr}
 80028f2:	b087      	sub	sp, #28
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	60f8      	str	r0, [r7, #12]
 80028f8:	0008      	movs	r0, r1
 80028fa:	0011      	movs	r1, r2
 80028fc:	607b      	str	r3, [r7, #4]
 80028fe:	240a      	movs	r4, #10
 8002900:	193b      	adds	r3, r7, r4
 8002902:	1c02      	adds	r2, r0, #0
 8002904:	801a      	strh	r2, [r3, #0]
 8002906:	2009      	movs	r0, #9
 8002908:	183b      	adds	r3, r7, r0
 800290a:	1c0a      	adds	r2, r1, #0
 800290c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800290e:	193b      	adds	r3, r7, r4
 8002910:	881b      	ldrh	r3, [r3, #0]
 8002912:	059b      	lsls	r3, r3, #22
 8002914:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002916:	183b      	adds	r3, r7, r0
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	0419      	lsls	r1, r3, #16
 800291c:	23ff      	movs	r3, #255	@ 0xff
 800291e:	041b      	lsls	r3, r3, #16
 8002920:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002922:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800292a:	4313      	orrs	r3, r2
 800292c:	005b      	lsls	r3, r3, #1
 800292e:	085b      	lsrs	r3, r3, #1
 8002930:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800293a:	0d51      	lsrs	r1, r2, #21
 800293c:	2280      	movs	r2, #128	@ 0x80
 800293e:	00d2      	lsls	r2, r2, #3
 8002940:	400a      	ands	r2, r1
 8002942:	4907      	ldr	r1, [pc, #28]	@ (8002960 <I2C_TransferConfig+0x70>)
 8002944:	430a      	orrs	r2, r1
 8002946:	43d2      	mvns	r2, r2
 8002948:	401a      	ands	r2, r3
 800294a:	0011      	movs	r1, r2
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	697a      	ldr	r2, [r7, #20]
 8002952:	430a      	orrs	r2, r1
 8002954:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002956:	46c0      	nop			@ (mov r8, r8)
 8002958:	46bd      	mov	sp, r7
 800295a:	b007      	add	sp, #28
 800295c:	bd90      	pop	{r4, r7, pc}
 800295e:	46c0      	nop			@ (mov r8, r8)
 8002960:	03ff63ff 	.word	0x03ff63ff

08002964 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b084      	sub	sp, #16
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
 800296c:	000a      	movs	r2, r1
 800296e:	1cbb      	adds	r3, r7, #2
 8002970:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8002972:	2300      	movs	r3, #0
 8002974:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8002976:	1cbb      	adds	r3, r7, #2
 8002978:	881b      	ldrh	r3, [r3, #0]
 800297a:	2201      	movs	r2, #1
 800297c:	4013      	ands	r3, r2
 800297e:	d010      	beq.n	80029a2 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2242      	movs	r2, #66	@ 0x42
 8002984:	4313      	orrs	r3, r2
 8002986:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2241      	movs	r2, #65	@ 0x41
 800298c:	5c9b      	ldrb	r3, [r3, r2]
 800298e:	b2db      	uxtb	r3, r3
 8002990:	001a      	movs	r2, r3
 8002992:	2328      	movs	r3, #40	@ 0x28
 8002994:	4013      	ands	r3, r2
 8002996:	2b28      	cmp	r3, #40	@ 0x28
 8002998:	d003      	beq.n	80029a2 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	22b0      	movs	r2, #176	@ 0xb0
 800299e:	4313      	orrs	r3, r2
 80029a0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80029a2:	1cbb      	adds	r3, r7, #2
 80029a4:	881b      	ldrh	r3, [r3, #0]
 80029a6:	2202      	movs	r2, #2
 80029a8:	4013      	ands	r3, r2
 80029aa:	d010      	beq.n	80029ce <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2244      	movs	r2, #68	@ 0x44
 80029b0:	4313      	orrs	r3, r2
 80029b2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2241      	movs	r2, #65	@ 0x41
 80029b8:	5c9b      	ldrb	r3, [r3, r2]
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	001a      	movs	r2, r3
 80029be:	2328      	movs	r3, #40	@ 0x28
 80029c0:	4013      	ands	r3, r2
 80029c2:	2b28      	cmp	r3, #40	@ 0x28
 80029c4:	d003      	beq.n	80029ce <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	22b0      	movs	r2, #176	@ 0xb0
 80029ca:	4313      	orrs	r3, r2
 80029cc:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80029ce:	1cbb      	adds	r3, r7, #2
 80029d0:	2200      	movs	r2, #0
 80029d2:	5e9b      	ldrsh	r3, [r3, r2]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	da03      	bge.n	80029e0 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	22b8      	movs	r2, #184	@ 0xb8
 80029dc:	4313      	orrs	r3, r2
 80029de:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80029e0:	1cbb      	adds	r3, r7, #2
 80029e2:	881b      	ldrh	r3, [r3, #0]
 80029e4:	2b10      	cmp	r3, #16
 80029e6:	d103      	bne.n	80029f0 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2290      	movs	r2, #144	@ 0x90
 80029ec:	4313      	orrs	r3, r2
 80029ee:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80029f0:	1cbb      	adds	r3, r7, #2
 80029f2:	881b      	ldrh	r3, [r3, #0]
 80029f4:	2b20      	cmp	r3, #32
 80029f6:	d103      	bne.n	8002a00 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2220      	movs	r2, #32
 80029fc:	4313      	orrs	r3, r2
 80029fe:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8002a00:	1cbb      	adds	r3, r7, #2
 8002a02:	881b      	ldrh	r3, [r3, #0]
 8002a04:	2b40      	cmp	r3, #64	@ 0x40
 8002a06:	d103      	bne.n	8002a10 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2240      	movs	r2, #64	@ 0x40
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	43d9      	mvns	r1, r3
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	400a      	ands	r2, r1
 8002a20:	601a      	str	r2, [r3, #0]
}
 8002a22:	46c0      	nop			@ (mov r8, r8)
 8002a24:	46bd      	mov	sp, r7
 8002a26:	b004      	add	sp, #16
 8002a28:	bd80      	pop	{r7, pc}
	...

08002a2c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
 8002a34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2241      	movs	r2, #65	@ 0x41
 8002a3a:	5c9b      	ldrb	r3, [r3, r2]
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	2b20      	cmp	r3, #32
 8002a40:	d138      	bne.n	8002ab4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2240      	movs	r2, #64	@ 0x40
 8002a46:	5c9b      	ldrb	r3, [r3, r2]
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d101      	bne.n	8002a50 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002a4c:	2302      	movs	r3, #2
 8002a4e:	e032      	b.n	8002ab6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2240      	movs	r2, #64	@ 0x40
 8002a54:	2101      	movs	r1, #1
 8002a56:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2241      	movs	r2, #65	@ 0x41
 8002a5c:	2124      	movs	r1, #36	@ 0x24
 8002a5e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	2101      	movs	r1, #1
 8002a6c:	438a      	bics	r2, r1
 8002a6e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4911      	ldr	r1, [pc, #68]	@ (8002ac0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002a7c:	400a      	ands	r2, r1
 8002a7e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	6819      	ldr	r1, [r3, #0]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	683a      	ldr	r2, [r7, #0]
 8002a8c:	430a      	orrs	r2, r1
 8002a8e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	2101      	movs	r1, #1
 8002a9c:	430a      	orrs	r2, r1
 8002a9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2241      	movs	r2, #65	@ 0x41
 8002aa4:	2120      	movs	r1, #32
 8002aa6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2240      	movs	r2, #64	@ 0x40
 8002aac:	2100      	movs	r1, #0
 8002aae:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	e000      	b.n	8002ab6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002ab4:	2302      	movs	r3, #2
  }
}
 8002ab6:	0018      	movs	r0, r3
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	b002      	add	sp, #8
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	46c0      	nop			@ (mov r8, r8)
 8002ac0:	ffffefff 	.word	0xffffefff

08002ac4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b084      	sub	sp, #16
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2241      	movs	r2, #65	@ 0x41
 8002ad2:	5c9b      	ldrb	r3, [r3, r2]
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	2b20      	cmp	r3, #32
 8002ad8:	d139      	bne.n	8002b4e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2240      	movs	r2, #64	@ 0x40
 8002ade:	5c9b      	ldrb	r3, [r3, r2]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d101      	bne.n	8002ae8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002ae4:	2302      	movs	r3, #2
 8002ae6:	e033      	b.n	8002b50 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2240      	movs	r2, #64	@ 0x40
 8002aec:	2101      	movs	r1, #1
 8002aee:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2241      	movs	r2, #65	@ 0x41
 8002af4:	2124      	movs	r1, #36	@ 0x24
 8002af6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	2101      	movs	r1, #1
 8002b04:	438a      	bics	r2, r1
 8002b06:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	4a11      	ldr	r2, [pc, #68]	@ (8002b58 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002b14:	4013      	ands	r3, r2
 8002b16:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	021b      	lsls	r3, r3, #8
 8002b1c:	68fa      	ldr	r2, [r7, #12]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	68fa      	ldr	r2, [r7, #12]
 8002b28:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2101      	movs	r1, #1
 8002b36:	430a      	orrs	r2, r1
 8002b38:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2241      	movs	r2, #65	@ 0x41
 8002b3e:	2120      	movs	r1, #32
 8002b40:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2240      	movs	r2, #64	@ 0x40
 8002b46:	2100      	movs	r1, #0
 8002b48:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	e000      	b.n	8002b50 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002b4e:	2302      	movs	r3, #2
  }
}
 8002b50:	0018      	movs	r0, r3
 8002b52:	46bd      	mov	sp, r7
 8002b54:	b004      	add	sp, #16
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	fffff0ff 	.word	0xfffff0ff

08002b5c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b084      	sub	sp, #16
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002b64:	4b19      	ldr	r3, [pc, #100]	@ (8002bcc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a19      	ldr	r2, [pc, #100]	@ (8002bd0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	0019      	movs	r1, r3
 8002b6e:	4b17      	ldr	r3, [pc, #92]	@ (8002bcc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	430a      	orrs	r2, r1
 8002b74:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	2380      	movs	r3, #128	@ 0x80
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d11f      	bne.n	8002bc0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002b80:	4b14      	ldr	r3, [pc, #80]	@ (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	0013      	movs	r3, r2
 8002b86:	005b      	lsls	r3, r3, #1
 8002b88:	189b      	adds	r3, r3, r2
 8002b8a:	005b      	lsls	r3, r3, #1
 8002b8c:	4912      	ldr	r1, [pc, #72]	@ (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002b8e:	0018      	movs	r0, r3
 8002b90:	f7fd fac8 	bl	8000124 <__udivsi3>
 8002b94:	0003      	movs	r3, r0
 8002b96:	3301      	adds	r3, #1
 8002b98:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b9a:	e008      	b.n	8002bae <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d003      	beq.n	8002baa <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	3b01      	subs	r3, #1
 8002ba6:	60fb      	str	r3, [r7, #12]
 8002ba8:	e001      	b.n	8002bae <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002baa:	2303      	movs	r3, #3
 8002bac:	e009      	b.n	8002bc2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002bae:	4b07      	ldr	r3, [pc, #28]	@ (8002bcc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002bb0:	695a      	ldr	r2, [r3, #20]
 8002bb2:	2380      	movs	r3, #128	@ 0x80
 8002bb4:	00db      	lsls	r3, r3, #3
 8002bb6:	401a      	ands	r2, r3
 8002bb8:	2380      	movs	r3, #128	@ 0x80
 8002bba:	00db      	lsls	r3, r3, #3
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d0ed      	beq.n	8002b9c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002bc0:	2300      	movs	r3, #0
}
 8002bc2:	0018      	movs	r0, r3
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	b004      	add	sp, #16
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	46c0      	nop			@ (mov r8, r8)
 8002bcc:	40007000 	.word	0x40007000
 8002bd0:	fffff9ff 	.word	0xfffff9ff
 8002bd4:	20000000 	.word	0x20000000
 8002bd8:	000f4240 	.word	0x000f4240

08002bdc <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002be0:	4b03      	ldr	r3, [pc, #12]	@ (8002bf0 <LL_RCC_GetAPB1Prescaler+0x14>)
 8002be2:	689a      	ldr	r2, [r3, #8]
 8002be4:	23e0      	movs	r3, #224	@ 0xe0
 8002be6:	01db      	lsls	r3, r3, #7
 8002be8:	4013      	ands	r3, r2
}
 8002bea:	0018      	movs	r0, r3
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	40021000 	.word	0x40021000

08002bf4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b088      	sub	sp, #32
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d101      	bne.n	8002c06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e2f3      	b.n	80031ee <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	d100      	bne.n	8002c12 <HAL_RCC_OscConfig+0x1e>
 8002c10:	e07c      	b.n	8002d0c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c12:	4bc3      	ldr	r3, [pc, #780]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	2238      	movs	r2, #56	@ 0x38
 8002c18:	4013      	ands	r3, r2
 8002c1a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c1c:	4bc0      	ldr	r3, [pc, #768]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	2203      	movs	r2, #3
 8002c22:	4013      	ands	r3, r2
 8002c24:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002c26:	69bb      	ldr	r3, [r7, #24]
 8002c28:	2b10      	cmp	r3, #16
 8002c2a:	d102      	bne.n	8002c32 <HAL_RCC_OscConfig+0x3e>
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	2b03      	cmp	r3, #3
 8002c30:	d002      	beq.n	8002c38 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002c32:	69bb      	ldr	r3, [r7, #24]
 8002c34:	2b08      	cmp	r3, #8
 8002c36:	d10b      	bne.n	8002c50 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c38:	4bb9      	ldr	r3, [pc, #740]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	2380      	movs	r3, #128	@ 0x80
 8002c3e:	029b      	lsls	r3, r3, #10
 8002c40:	4013      	ands	r3, r2
 8002c42:	d062      	beq.n	8002d0a <HAL_RCC_OscConfig+0x116>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d15e      	bne.n	8002d0a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	e2ce      	b.n	80031ee <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	685a      	ldr	r2, [r3, #4]
 8002c54:	2380      	movs	r3, #128	@ 0x80
 8002c56:	025b      	lsls	r3, r3, #9
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d107      	bne.n	8002c6c <HAL_RCC_OscConfig+0x78>
 8002c5c:	4bb0      	ldr	r3, [pc, #704]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	4baf      	ldr	r3, [pc, #700]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002c62:	2180      	movs	r1, #128	@ 0x80
 8002c64:	0249      	lsls	r1, r1, #9
 8002c66:	430a      	orrs	r2, r1
 8002c68:	601a      	str	r2, [r3, #0]
 8002c6a:	e020      	b.n	8002cae <HAL_RCC_OscConfig+0xba>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	685a      	ldr	r2, [r3, #4]
 8002c70:	23a0      	movs	r3, #160	@ 0xa0
 8002c72:	02db      	lsls	r3, r3, #11
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d10e      	bne.n	8002c96 <HAL_RCC_OscConfig+0xa2>
 8002c78:	4ba9      	ldr	r3, [pc, #676]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	4ba8      	ldr	r3, [pc, #672]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002c7e:	2180      	movs	r1, #128	@ 0x80
 8002c80:	02c9      	lsls	r1, r1, #11
 8002c82:	430a      	orrs	r2, r1
 8002c84:	601a      	str	r2, [r3, #0]
 8002c86:	4ba6      	ldr	r3, [pc, #664]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	4ba5      	ldr	r3, [pc, #660]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002c8c:	2180      	movs	r1, #128	@ 0x80
 8002c8e:	0249      	lsls	r1, r1, #9
 8002c90:	430a      	orrs	r2, r1
 8002c92:	601a      	str	r2, [r3, #0]
 8002c94:	e00b      	b.n	8002cae <HAL_RCC_OscConfig+0xba>
 8002c96:	4ba2      	ldr	r3, [pc, #648]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	4ba1      	ldr	r3, [pc, #644]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002c9c:	49a1      	ldr	r1, [pc, #644]	@ (8002f24 <HAL_RCC_OscConfig+0x330>)
 8002c9e:	400a      	ands	r2, r1
 8002ca0:	601a      	str	r2, [r3, #0]
 8002ca2:	4b9f      	ldr	r3, [pc, #636]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	4b9e      	ldr	r3, [pc, #632]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002ca8:	499f      	ldr	r1, [pc, #636]	@ (8002f28 <HAL_RCC_OscConfig+0x334>)
 8002caa:	400a      	ands	r2, r1
 8002cac:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d014      	beq.n	8002ce0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cb6:	f7fd ff8d 	bl	8000bd4 <HAL_GetTick>
 8002cba:	0003      	movs	r3, r0
 8002cbc:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cbe:	e008      	b.n	8002cd2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cc0:	f7fd ff88 	bl	8000bd4 <HAL_GetTick>
 8002cc4:	0002      	movs	r2, r0
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	2b64      	cmp	r3, #100	@ 0x64
 8002ccc:	d901      	bls.n	8002cd2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002cce:	2303      	movs	r3, #3
 8002cd0:	e28d      	b.n	80031ee <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cd2:	4b93      	ldr	r3, [pc, #588]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	2380      	movs	r3, #128	@ 0x80
 8002cd8:	029b      	lsls	r3, r3, #10
 8002cda:	4013      	ands	r3, r2
 8002cdc:	d0f0      	beq.n	8002cc0 <HAL_RCC_OscConfig+0xcc>
 8002cde:	e015      	b.n	8002d0c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ce0:	f7fd ff78 	bl	8000bd4 <HAL_GetTick>
 8002ce4:	0003      	movs	r3, r0
 8002ce6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ce8:	e008      	b.n	8002cfc <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cea:	f7fd ff73 	bl	8000bd4 <HAL_GetTick>
 8002cee:	0002      	movs	r2, r0
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	2b64      	cmp	r3, #100	@ 0x64
 8002cf6:	d901      	bls.n	8002cfc <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002cf8:	2303      	movs	r3, #3
 8002cfa:	e278      	b.n	80031ee <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002cfc:	4b88      	ldr	r3, [pc, #544]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	2380      	movs	r3, #128	@ 0x80
 8002d02:	029b      	lsls	r3, r3, #10
 8002d04:	4013      	ands	r3, r2
 8002d06:	d1f0      	bne.n	8002cea <HAL_RCC_OscConfig+0xf6>
 8002d08:	e000      	b.n	8002d0c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d0a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2202      	movs	r2, #2
 8002d12:	4013      	ands	r3, r2
 8002d14:	d100      	bne.n	8002d18 <HAL_RCC_OscConfig+0x124>
 8002d16:	e099      	b.n	8002e4c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d18:	4b81      	ldr	r3, [pc, #516]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	2238      	movs	r2, #56	@ 0x38
 8002d1e:	4013      	ands	r3, r2
 8002d20:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d22:	4b7f      	ldr	r3, [pc, #508]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002d24:	68db      	ldr	r3, [r3, #12]
 8002d26:	2203      	movs	r2, #3
 8002d28:	4013      	ands	r3, r2
 8002d2a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002d2c:	69bb      	ldr	r3, [r7, #24]
 8002d2e:	2b10      	cmp	r3, #16
 8002d30:	d102      	bne.n	8002d38 <HAL_RCC_OscConfig+0x144>
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	2b02      	cmp	r3, #2
 8002d36:	d002      	beq.n	8002d3e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002d38:	69bb      	ldr	r3, [r7, #24]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d135      	bne.n	8002daa <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d3e:	4b78      	ldr	r3, [pc, #480]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	2380      	movs	r3, #128	@ 0x80
 8002d44:	00db      	lsls	r3, r3, #3
 8002d46:	4013      	ands	r3, r2
 8002d48:	d005      	beq.n	8002d56 <HAL_RCC_OscConfig+0x162>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d101      	bne.n	8002d56 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e24b      	b.n	80031ee <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d56:	4b72      	ldr	r3, [pc, #456]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	4a74      	ldr	r2, [pc, #464]	@ (8002f2c <HAL_RCC_OscConfig+0x338>)
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	0019      	movs	r1, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	695b      	ldr	r3, [r3, #20]
 8002d64:	021a      	lsls	r2, r3, #8
 8002d66:	4b6e      	ldr	r3, [pc, #440]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002d68:	430a      	orrs	r2, r1
 8002d6a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d6c:	69bb      	ldr	r3, [r7, #24]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d112      	bne.n	8002d98 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002d72:	4b6b      	ldr	r3, [pc, #428]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a6e      	ldr	r2, [pc, #440]	@ (8002f30 <HAL_RCC_OscConfig+0x33c>)
 8002d78:	4013      	ands	r3, r2
 8002d7a:	0019      	movs	r1, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	691a      	ldr	r2, [r3, #16]
 8002d80:	4b67      	ldr	r3, [pc, #412]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002d82:	430a      	orrs	r2, r1
 8002d84:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002d86:	4b66      	ldr	r3, [pc, #408]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	0adb      	lsrs	r3, r3, #11
 8002d8c:	2207      	movs	r2, #7
 8002d8e:	4013      	ands	r3, r2
 8002d90:	4a68      	ldr	r2, [pc, #416]	@ (8002f34 <HAL_RCC_OscConfig+0x340>)
 8002d92:	40da      	lsrs	r2, r3
 8002d94:	4b68      	ldr	r3, [pc, #416]	@ (8002f38 <HAL_RCC_OscConfig+0x344>)
 8002d96:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002d98:	4b68      	ldr	r3, [pc, #416]	@ (8002f3c <HAL_RCC_OscConfig+0x348>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	0018      	movs	r0, r3
 8002d9e:	f7fd febd 	bl	8000b1c <HAL_InitTick>
 8002da2:	1e03      	subs	r3, r0, #0
 8002da4:	d051      	beq.n	8002e4a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e221      	b.n	80031ee <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	68db      	ldr	r3, [r3, #12]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d030      	beq.n	8002e14 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002db2:	4b5b      	ldr	r3, [pc, #364]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a5e      	ldr	r2, [pc, #376]	@ (8002f30 <HAL_RCC_OscConfig+0x33c>)
 8002db8:	4013      	ands	r3, r2
 8002dba:	0019      	movs	r1, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	691a      	ldr	r2, [r3, #16]
 8002dc0:	4b57      	ldr	r3, [pc, #348]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002dc2:	430a      	orrs	r2, r1
 8002dc4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002dc6:	4b56      	ldr	r3, [pc, #344]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	4b55      	ldr	r3, [pc, #340]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002dcc:	2180      	movs	r1, #128	@ 0x80
 8002dce:	0049      	lsls	r1, r1, #1
 8002dd0:	430a      	orrs	r2, r1
 8002dd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dd4:	f7fd fefe 	bl	8000bd4 <HAL_GetTick>
 8002dd8:	0003      	movs	r3, r0
 8002dda:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ddc:	e008      	b.n	8002df0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dde:	f7fd fef9 	bl	8000bd4 <HAL_GetTick>
 8002de2:	0002      	movs	r2, r0
 8002de4:	693b      	ldr	r3, [r7, #16]
 8002de6:	1ad3      	subs	r3, r2, r3
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d901      	bls.n	8002df0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002dec:	2303      	movs	r3, #3
 8002dee:	e1fe      	b.n	80031ee <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002df0:	4b4b      	ldr	r3, [pc, #300]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	2380      	movs	r3, #128	@ 0x80
 8002df6:	00db      	lsls	r3, r3, #3
 8002df8:	4013      	ands	r3, r2
 8002dfa:	d0f0      	beq.n	8002dde <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dfc:	4b48      	ldr	r3, [pc, #288]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	4a4a      	ldr	r2, [pc, #296]	@ (8002f2c <HAL_RCC_OscConfig+0x338>)
 8002e02:	4013      	ands	r3, r2
 8002e04:	0019      	movs	r1, r3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	695b      	ldr	r3, [r3, #20]
 8002e0a:	021a      	lsls	r2, r3, #8
 8002e0c:	4b44      	ldr	r3, [pc, #272]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002e0e:	430a      	orrs	r2, r1
 8002e10:	605a      	str	r2, [r3, #4]
 8002e12:	e01b      	b.n	8002e4c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002e14:	4b42      	ldr	r3, [pc, #264]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	4b41      	ldr	r3, [pc, #260]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002e1a:	4949      	ldr	r1, [pc, #292]	@ (8002f40 <HAL_RCC_OscConfig+0x34c>)
 8002e1c:	400a      	ands	r2, r1
 8002e1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e20:	f7fd fed8 	bl	8000bd4 <HAL_GetTick>
 8002e24:	0003      	movs	r3, r0
 8002e26:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e28:	e008      	b.n	8002e3c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e2a:	f7fd fed3 	bl	8000bd4 <HAL_GetTick>
 8002e2e:	0002      	movs	r2, r0
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	1ad3      	subs	r3, r2, r3
 8002e34:	2b02      	cmp	r3, #2
 8002e36:	d901      	bls.n	8002e3c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002e38:	2303      	movs	r3, #3
 8002e3a:	e1d8      	b.n	80031ee <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e3c:	4b38      	ldr	r3, [pc, #224]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	2380      	movs	r3, #128	@ 0x80
 8002e42:	00db      	lsls	r3, r3, #3
 8002e44:	4013      	ands	r3, r2
 8002e46:	d1f0      	bne.n	8002e2a <HAL_RCC_OscConfig+0x236>
 8002e48:	e000      	b.n	8002e4c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e4a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	2208      	movs	r2, #8
 8002e52:	4013      	ands	r3, r2
 8002e54:	d047      	beq.n	8002ee6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002e56:	4b32      	ldr	r3, [pc, #200]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	2238      	movs	r2, #56	@ 0x38
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	2b18      	cmp	r3, #24
 8002e60:	d10a      	bne.n	8002e78 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002e62:	4b2f      	ldr	r3, [pc, #188]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002e64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e66:	2202      	movs	r2, #2
 8002e68:	4013      	ands	r3, r2
 8002e6a:	d03c      	beq.n	8002ee6 <HAL_RCC_OscConfig+0x2f2>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	699b      	ldr	r3, [r3, #24]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d138      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e1ba      	b.n	80031ee <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	699b      	ldr	r3, [r3, #24]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d019      	beq.n	8002eb4 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002e80:	4b27      	ldr	r3, [pc, #156]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002e82:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e84:	4b26      	ldr	r3, [pc, #152]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002e86:	2101      	movs	r1, #1
 8002e88:	430a      	orrs	r2, r1
 8002e8a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e8c:	f7fd fea2 	bl	8000bd4 <HAL_GetTick>
 8002e90:	0003      	movs	r3, r0
 8002e92:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e94:	e008      	b.n	8002ea8 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e96:	f7fd fe9d 	bl	8000bd4 <HAL_GetTick>
 8002e9a:	0002      	movs	r2, r0
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	2b02      	cmp	r3, #2
 8002ea2:	d901      	bls.n	8002ea8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002ea4:	2303      	movs	r3, #3
 8002ea6:	e1a2      	b.n	80031ee <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ea8:	4b1d      	ldr	r3, [pc, #116]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002eaa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002eac:	2202      	movs	r2, #2
 8002eae:	4013      	ands	r3, r2
 8002eb0:	d0f1      	beq.n	8002e96 <HAL_RCC_OscConfig+0x2a2>
 8002eb2:	e018      	b.n	8002ee6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002eb4:	4b1a      	ldr	r3, [pc, #104]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002eb6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002eb8:	4b19      	ldr	r3, [pc, #100]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002eba:	2101      	movs	r1, #1
 8002ebc:	438a      	bics	r2, r1
 8002ebe:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ec0:	f7fd fe88 	bl	8000bd4 <HAL_GetTick>
 8002ec4:	0003      	movs	r3, r0
 8002ec6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ec8:	e008      	b.n	8002edc <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002eca:	f7fd fe83 	bl	8000bd4 <HAL_GetTick>
 8002ece:	0002      	movs	r2, r0
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	1ad3      	subs	r3, r2, r3
 8002ed4:	2b02      	cmp	r3, #2
 8002ed6:	d901      	bls.n	8002edc <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	e188      	b.n	80031ee <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002edc:	4b10      	ldr	r3, [pc, #64]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002ede:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ee0:	2202      	movs	r2, #2
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	d1f1      	bne.n	8002eca <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	2204      	movs	r2, #4
 8002eec:	4013      	ands	r3, r2
 8002eee:	d100      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x2fe>
 8002ef0:	e0c6      	b.n	8003080 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ef2:	231f      	movs	r3, #31
 8002ef4:	18fb      	adds	r3, r7, r3
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002efa:	4b09      	ldr	r3, [pc, #36]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	2238      	movs	r2, #56	@ 0x38
 8002f00:	4013      	ands	r3, r2
 8002f02:	2b20      	cmp	r3, #32
 8002f04:	d11e      	bne.n	8002f44 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002f06:	4b06      	ldr	r3, [pc, #24]	@ (8002f20 <HAL_RCC_OscConfig+0x32c>)
 8002f08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f0a:	2202      	movs	r2, #2
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	d100      	bne.n	8002f12 <HAL_RCC_OscConfig+0x31e>
 8002f10:	e0b6      	b.n	8003080 <HAL_RCC_OscConfig+0x48c>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d000      	beq.n	8002f1c <HAL_RCC_OscConfig+0x328>
 8002f1a:	e0b1      	b.n	8003080 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e166      	b.n	80031ee <HAL_RCC_OscConfig+0x5fa>
 8002f20:	40021000 	.word	0x40021000
 8002f24:	fffeffff 	.word	0xfffeffff
 8002f28:	fffbffff 	.word	0xfffbffff
 8002f2c:	ffff80ff 	.word	0xffff80ff
 8002f30:	ffffc7ff 	.word	0xffffc7ff
 8002f34:	00f42400 	.word	0x00f42400
 8002f38:	20000000 	.word	0x20000000
 8002f3c:	20000004 	.word	0x20000004
 8002f40:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002f44:	4bac      	ldr	r3, [pc, #688]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 8002f46:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f48:	2380      	movs	r3, #128	@ 0x80
 8002f4a:	055b      	lsls	r3, r3, #21
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	d101      	bne.n	8002f54 <HAL_RCC_OscConfig+0x360>
 8002f50:	2301      	movs	r3, #1
 8002f52:	e000      	b.n	8002f56 <HAL_RCC_OscConfig+0x362>
 8002f54:	2300      	movs	r3, #0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d011      	beq.n	8002f7e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002f5a:	4ba7      	ldr	r3, [pc, #668]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 8002f5c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f5e:	4ba6      	ldr	r3, [pc, #664]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 8002f60:	2180      	movs	r1, #128	@ 0x80
 8002f62:	0549      	lsls	r1, r1, #21
 8002f64:	430a      	orrs	r2, r1
 8002f66:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002f68:	4ba3      	ldr	r3, [pc, #652]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 8002f6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f6c:	2380      	movs	r3, #128	@ 0x80
 8002f6e:	055b      	lsls	r3, r3, #21
 8002f70:	4013      	ands	r3, r2
 8002f72:	60fb      	str	r3, [r7, #12]
 8002f74:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002f76:	231f      	movs	r3, #31
 8002f78:	18fb      	adds	r3, r7, r3
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f7e:	4b9f      	ldr	r3, [pc, #636]	@ (80031fc <HAL_RCC_OscConfig+0x608>)
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	2380      	movs	r3, #128	@ 0x80
 8002f84:	005b      	lsls	r3, r3, #1
 8002f86:	4013      	ands	r3, r2
 8002f88:	d11a      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f8a:	4b9c      	ldr	r3, [pc, #624]	@ (80031fc <HAL_RCC_OscConfig+0x608>)
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	4b9b      	ldr	r3, [pc, #620]	@ (80031fc <HAL_RCC_OscConfig+0x608>)
 8002f90:	2180      	movs	r1, #128	@ 0x80
 8002f92:	0049      	lsls	r1, r1, #1
 8002f94:	430a      	orrs	r2, r1
 8002f96:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002f98:	f7fd fe1c 	bl	8000bd4 <HAL_GetTick>
 8002f9c:	0003      	movs	r3, r0
 8002f9e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fa0:	e008      	b.n	8002fb4 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fa2:	f7fd fe17 	bl	8000bd4 <HAL_GetTick>
 8002fa6:	0002      	movs	r2, r0
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	1ad3      	subs	r3, r2, r3
 8002fac:	2b02      	cmp	r3, #2
 8002fae:	d901      	bls.n	8002fb4 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002fb0:	2303      	movs	r3, #3
 8002fb2:	e11c      	b.n	80031ee <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fb4:	4b91      	ldr	r3, [pc, #580]	@ (80031fc <HAL_RCC_OscConfig+0x608>)
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	2380      	movs	r3, #128	@ 0x80
 8002fba:	005b      	lsls	r3, r3, #1
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	d0f0      	beq.n	8002fa2 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d106      	bne.n	8002fd6 <HAL_RCC_OscConfig+0x3e2>
 8002fc8:	4b8b      	ldr	r3, [pc, #556]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 8002fca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002fcc:	4b8a      	ldr	r3, [pc, #552]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 8002fce:	2101      	movs	r1, #1
 8002fd0:	430a      	orrs	r2, r1
 8002fd2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002fd4:	e01c      	b.n	8003010 <HAL_RCC_OscConfig+0x41c>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	2b05      	cmp	r3, #5
 8002fdc:	d10c      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x404>
 8002fde:	4b86      	ldr	r3, [pc, #536]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 8002fe0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002fe2:	4b85      	ldr	r3, [pc, #532]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 8002fe4:	2104      	movs	r1, #4
 8002fe6:	430a      	orrs	r2, r1
 8002fe8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002fea:	4b83      	ldr	r3, [pc, #524]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 8002fec:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002fee:	4b82      	ldr	r3, [pc, #520]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 8002ff0:	2101      	movs	r1, #1
 8002ff2:	430a      	orrs	r2, r1
 8002ff4:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002ff6:	e00b      	b.n	8003010 <HAL_RCC_OscConfig+0x41c>
 8002ff8:	4b7f      	ldr	r3, [pc, #508]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 8002ffa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ffc:	4b7e      	ldr	r3, [pc, #504]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 8002ffe:	2101      	movs	r1, #1
 8003000:	438a      	bics	r2, r1
 8003002:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003004:	4b7c      	ldr	r3, [pc, #496]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 8003006:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003008:	4b7b      	ldr	r3, [pc, #492]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 800300a:	2104      	movs	r1, #4
 800300c:	438a      	bics	r2, r1
 800300e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d014      	beq.n	8003042 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003018:	f7fd fddc 	bl	8000bd4 <HAL_GetTick>
 800301c:	0003      	movs	r3, r0
 800301e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003020:	e009      	b.n	8003036 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003022:	f7fd fdd7 	bl	8000bd4 <HAL_GetTick>
 8003026:	0002      	movs	r2, r0
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	4a74      	ldr	r2, [pc, #464]	@ (8003200 <HAL_RCC_OscConfig+0x60c>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d901      	bls.n	8003036 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e0db      	b.n	80031ee <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003036:	4b70      	ldr	r3, [pc, #448]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 8003038:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800303a:	2202      	movs	r2, #2
 800303c:	4013      	ands	r3, r2
 800303e:	d0f0      	beq.n	8003022 <HAL_RCC_OscConfig+0x42e>
 8003040:	e013      	b.n	800306a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003042:	f7fd fdc7 	bl	8000bd4 <HAL_GetTick>
 8003046:	0003      	movs	r3, r0
 8003048:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800304a:	e009      	b.n	8003060 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800304c:	f7fd fdc2 	bl	8000bd4 <HAL_GetTick>
 8003050:	0002      	movs	r2, r0
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	4a6a      	ldr	r2, [pc, #424]	@ (8003200 <HAL_RCC_OscConfig+0x60c>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d901      	bls.n	8003060 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800305c:	2303      	movs	r3, #3
 800305e:	e0c6      	b.n	80031ee <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003060:	4b65      	ldr	r3, [pc, #404]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 8003062:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003064:	2202      	movs	r2, #2
 8003066:	4013      	ands	r3, r2
 8003068:	d1f0      	bne.n	800304c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800306a:	231f      	movs	r3, #31
 800306c:	18fb      	adds	r3, r7, r3
 800306e:	781b      	ldrb	r3, [r3, #0]
 8003070:	2b01      	cmp	r3, #1
 8003072:	d105      	bne.n	8003080 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003074:	4b60      	ldr	r3, [pc, #384]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 8003076:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003078:	4b5f      	ldr	r3, [pc, #380]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 800307a:	4962      	ldr	r1, [pc, #392]	@ (8003204 <HAL_RCC_OscConfig+0x610>)
 800307c:	400a      	ands	r2, r1
 800307e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	69db      	ldr	r3, [r3, #28]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d100      	bne.n	800308a <HAL_RCC_OscConfig+0x496>
 8003088:	e0b0      	b.n	80031ec <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800308a:	4b5b      	ldr	r3, [pc, #364]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	2238      	movs	r2, #56	@ 0x38
 8003090:	4013      	ands	r3, r2
 8003092:	2b10      	cmp	r3, #16
 8003094:	d100      	bne.n	8003098 <HAL_RCC_OscConfig+0x4a4>
 8003096:	e078      	b.n	800318a <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	69db      	ldr	r3, [r3, #28]
 800309c:	2b02      	cmp	r3, #2
 800309e:	d153      	bne.n	8003148 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030a0:	4b55      	ldr	r3, [pc, #340]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	4b54      	ldr	r3, [pc, #336]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 80030a6:	4958      	ldr	r1, [pc, #352]	@ (8003208 <HAL_RCC_OscConfig+0x614>)
 80030a8:	400a      	ands	r2, r1
 80030aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030ac:	f7fd fd92 	bl	8000bd4 <HAL_GetTick>
 80030b0:	0003      	movs	r3, r0
 80030b2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030b4:	e008      	b.n	80030c8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030b6:	f7fd fd8d 	bl	8000bd4 <HAL_GetTick>
 80030ba:	0002      	movs	r2, r0
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d901      	bls.n	80030c8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80030c4:	2303      	movs	r3, #3
 80030c6:	e092      	b.n	80031ee <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030c8:	4b4b      	ldr	r3, [pc, #300]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	2380      	movs	r3, #128	@ 0x80
 80030ce:	049b      	lsls	r3, r3, #18
 80030d0:	4013      	ands	r3, r2
 80030d2:	d1f0      	bne.n	80030b6 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030d4:	4b48      	ldr	r3, [pc, #288]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	4a4c      	ldr	r2, [pc, #304]	@ (800320c <HAL_RCC_OscConfig+0x618>)
 80030da:	4013      	ands	r3, r2
 80030dc:	0019      	movs	r1, r3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a1a      	ldr	r2, [r3, #32]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030e6:	431a      	orrs	r2, r3
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030ec:	021b      	lsls	r3, r3, #8
 80030ee:	431a      	orrs	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030f4:	431a      	orrs	r2, r3
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030fa:	431a      	orrs	r2, r3
 80030fc:	4b3e      	ldr	r3, [pc, #248]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 80030fe:	430a      	orrs	r2, r1
 8003100:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003102:	4b3d      	ldr	r3, [pc, #244]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	4b3c      	ldr	r3, [pc, #240]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 8003108:	2180      	movs	r1, #128	@ 0x80
 800310a:	0449      	lsls	r1, r1, #17
 800310c:	430a      	orrs	r2, r1
 800310e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003110:	4b39      	ldr	r3, [pc, #228]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 8003112:	68da      	ldr	r2, [r3, #12]
 8003114:	4b38      	ldr	r3, [pc, #224]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 8003116:	2180      	movs	r1, #128	@ 0x80
 8003118:	0549      	lsls	r1, r1, #21
 800311a:	430a      	orrs	r2, r1
 800311c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800311e:	f7fd fd59 	bl	8000bd4 <HAL_GetTick>
 8003122:	0003      	movs	r3, r0
 8003124:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003126:	e008      	b.n	800313a <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003128:	f7fd fd54 	bl	8000bd4 <HAL_GetTick>
 800312c:	0002      	movs	r2, r0
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	2b02      	cmp	r3, #2
 8003134:	d901      	bls.n	800313a <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8003136:	2303      	movs	r3, #3
 8003138:	e059      	b.n	80031ee <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800313a:	4b2f      	ldr	r3, [pc, #188]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	2380      	movs	r3, #128	@ 0x80
 8003140:	049b      	lsls	r3, r3, #18
 8003142:	4013      	ands	r3, r2
 8003144:	d0f0      	beq.n	8003128 <HAL_RCC_OscConfig+0x534>
 8003146:	e051      	b.n	80031ec <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003148:	4b2b      	ldr	r3, [pc, #172]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	4b2a      	ldr	r3, [pc, #168]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 800314e:	492e      	ldr	r1, [pc, #184]	@ (8003208 <HAL_RCC_OscConfig+0x614>)
 8003150:	400a      	ands	r2, r1
 8003152:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003154:	f7fd fd3e 	bl	8000bd4 <HAL_GetTick>
 8003158:	0003      	movs	r3, r0
 800315a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800315c:	e008      	b.n	8003170 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800315e:	f7fd fd39 	bl	8000bd4 <HAL_GetTick>
 8003162:	0002      	movs	r2, r0
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	2b02      	cmp	r3, #2
 800316a:	d901      	bls.n	8003170 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	e03e      	b.n	80031ee <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003170:	4b21      	ldr	r3, [pc, #132]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	2380      	movs	r3, #128	@ 0x80
 8003176:	049b      	lsls	r3, r3, #18
 8003178:	4013      	ands	r3, r2
 800317a:	d1f0      	bne.n	800315e <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 800317c:	4b1e      	ldr	r3, [pc, #120]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 800317e:	68da      	ldr	r2, [r3, #12]
 8003180:	4b1d      	ldr	r3, [pc, #116]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 8003182:	4923      	ldr	r1, [pc, #140]	@ (8003210 <HAL_RCC_OscConfig+0x61c>)
 8003184:	400a      	ands	r2, r1
 8003186:	60da      	str	r2, [r3, #12]
 8003188:	e030      	b.n	80031ec <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	69db      	ldr	r3, [r3, #28]
 800318e:	2b01      	cmp	r3, #1
 8003190:	d101      	bne.n	8003196 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e02b      	b.n	80031ee <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003196:	4b18      	ldr	r3, [pc, #96]	@ (80031f8 <HAL_RCC_OscConfig+0x604>)
 8003198:	68db      	ldr	r3, [r3, #12]
 800319a:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	2203      	movs	r2, #3
 80031a0:	401a      	ands	r2, r3
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6a1b      	ldr	r3, [r3, #32]
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d11e      	bne.n	80031e8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	2270      	movs	r2, #112	@ 0x70
 80031ae:	401a      	ands	r2, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d117      	bne.n	80031e8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031b8:	697a      	ldr	r2, [r7, #20]
 80031ba:	23fe      	movs	r3, #254	@ 0xfe
 80031bc:	01db      	lsls	r3, r3, #7
 80031be:	401a      	ands	r2, r3
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031c4:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d10e      	bne.n	80031e8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80031ca:	697a      	ldr	r2, [r7, #20]
 80031cc:	23f8      	movs	r3, #248	@ 0xf8
 80031ce:	039b      	lsls	r3, r3, #14
 80031d0:	401a      	ands	r2, r3
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d106      	bne.n	80031e8 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	0f5b      	lsrs	r3, r3, #29
 80031de:	075a      	lsls	r2, r3, #29
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d001      	beq.n	80031ec <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e000      	b.n	80031ee <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	0018      	movs	r0, r3
 80031f0:	46bd      	mov	sp, r7
 80031f2:	b008      	add	sp, #32
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	46c0      	nop			@ (mov r8, r8)
 80031f8:	40021000 	.word	0x40021000
 80031fc:	40007000 	.word	0x40007000
 8003200:	00001388 	.word	0x00001388
 8003204:	efffffff 	.word	0xefffffff
 8003208:	feffffff 	.word	0xfeffffff
 800320c:	1fc1808c 	.word	0x1fc1808c
 8003210:	effefffc 	.word	0xeffefffc

08003214 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b084      	sub	sp, #16
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
 800321c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d101      	bne.n	8003228 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e0e9      	b.n	80033fc <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003228:	4b76      	ldr	r3, [pc, #472]	@ (8003404 <HAL_RCC_ClockConfig+0x1f0>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2207      	movs	r2, #7
 800322e:	4013      	ands	r3, r2
 8003230:	683a      	ldr	r2, [r7, #0]
 8003232:	429a      	cmp	r2, r3
 8003234:	d91e      	bls.n	8003274 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003236:	4b73      	ldr	r3, [pc, #460]	@ (8003404 <HAL_RCC_ClockConfig+0x1f0>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	2207      	movs	r2, #7
 800323c:	4393      	bics	r3, r2
 800323e:	0019      	movs	r1, r3
 8003240:	4b70      	ldr	r3, [pc, #448]	@ (8003404 <HAL_RCC_ClockConfig+0x1f0>)
 8003242:	683a      	ldr	r2, [r7, #0]
 8003244:	430a      	orrs	r2, r1
 8003246:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003248:	f7fd fcc4 	bl	8000bd4 <HAL_GetTick>
 800324c:	0003      	movs	r3, r0
 800324e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003250:	e009      	b.n	8003266 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003252:	f7fd fcbf 	bl	8000bd4 <HAL_GetTick>
 8003256:	0002      	movs	r2, r0
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	4a6a      	ldr	r2, [pc, #424]	@ (8003408 <HAL_RCC_ClockConfig+0x1f4>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d901      	bls.n	8003266 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e0ca      	b.n	80033fc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003266:	4b67      	ldr	r3, [pc, #412]	@ (8003404 <HAL_RCC_ClockConfig+0x1f0>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	2207      	movs	r2, #7
 800326c:	4013      	ands	r3, r2
 800326e:	683a      	ldr	r2, [r7, #0]
 8003270:	429a      	cmp	r2, r3
 8003272:	d1ee      	bne.n	8003252 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2202      	movs	r2, #2
 800327a:	4013      	ands	r3, r2
 800327c:	d015      	beq.n	80032aa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	2204      	movs	r2, #4
 8003284:	4013      	ands	r3, r2
 8003286:	d006      	beq.n	8003296 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003288:	4b60      	ldr	r3, [pc, #384]	@ (800340c <HAL_RCC_ClockConfig+0x1f8>)
 800328a:	689a      	ldr	r2, [r3, #8]
 800328c:	4b5f      	ldr	r3, [pc, #380]	@ (800340c <HAL_RCC_ClockConfig+0x1f8>)
 800328e:	21e0      	movs	r1, #224	@ 0xe0
 8003290:	01c9      	lsls	r1, r1, #7
 8003292:	430a      	orrs	r2, r1
 8003294:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003296:	4b5d      	ldr	r3, [pc, #372]	@ (800340c <HAL_RCC_ClockConfig+0x1f8>)
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	4a5d      	ldr	r2, [pc, #372]	@ (8003410 <HAL_RCC_ClockConfig+0x1fc>)
 800329c:	4013      	ands	r3, r2
 800329e:	0019      	movs	r1, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	689a      	ldr	r2, [r3, #8]
 80032a4:	4b59      	ldr	r3, [pc, #356]	@ (800340c <HAL_RCC_ClockConfig+0x1f8>)
 80032a6:	430a      	orrs	r2, r1
 80032a8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	2201      	movs	r2, #1
 80032b0:	4013      	ands	r3, r2
 80032b2:	d057      	beq.n	8003364 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	2b01      	cmp	r3, #1
 80032ba:	d107      	bne.n	80032cc <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032bc:	4b53      	ldr	r3, [pc, #332]	@ (800340c <HAL_RCC_ClockConfig+0x1f8>)
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	2380      	movs	r3, #128	@ 0x80
 80032c2:	029b      	lsls	r3, r3, #10
 80032c4:	4013      	ands	r3, r2
 80032c6:	d12b      	bne.n	8003320 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e097      	b.n	80033fc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	2b02      	cmp	r3, #2
 80032d2:	d107      	bne.n	80032e4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032d4:	4b4d      	ldr	r3, [pc, #308]	@ (800340c <HAL_RCC_ClockConfig+0x1f8>)
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	2380      	movs	r3, #128	@ 0x80
 80032da:	049b      	lsls	r3, r3, #18
 80032dc:	4013      	ands	r3, r2
 80032de:	d11f      	bne.n	8003320 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e08b      	b.n	80033fc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d107      	bne.n	80032fc <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032ec:	4b47      	ldr	r3, [pc, #284]	@ (800340c <HAL_RCC_ClockConfig+0x1f8>)
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	2380      	movs	r3, #128	@ 0x80
 80032f2:	00db      	lsls	r3, r3, #3
 80032f4:	4013      	ands	r3, r2
 80032f6:	d113      	bne.n	8003320 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	e07f      	b.n	80033fc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	2b03      	cmp	r3, #3
 8003302:	d106      	bne.n	8003312 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003304:	4b41      	ldr	r3, [pc, #260]	@ (800340c <HAL_RCC_ClockConfig+0x1f8>)
 8003306:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003308:	2202      	movs	r2, #2
 800330a:	4013      	ands	r3, r2
 800330c:	d108      	bne.n	8003320 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e074      	b.n	80033fc <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003312:	4b3e      	ldr	r3, [pc, #248]	@ (800340c <HAL_RCC_ClockConfig+0x1f8>)
 8003314:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003316:	2202      	movs	r2, #2
 8003318:	4013      	ands	r3, r2
 800331a:	d101      	bne.n	8003320 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	e06d      	b.n	80033fc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003320:	4b3a      	ldr	r3, [pc, #232]	@ (800340c <HAL_RCC_ClockConfig+0x1f8>)
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	2207      	movs	r2, #7
 8003326:	4393      	bics	r3, r2
 8003328:	0019      	movs	r1, r3
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	685a      	ldr	r2, [r3, #4]
 800332e:	4b37      	ldr	r3, [pc, #220]	@ (800340c <HAL_RCC_ClockConfig+0x1f8>)
 8003330:	430a      	orrs	r2, r1
 8003332:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003334:	f7fd fc4e 	bl	8000bd4 <HAL_GetTick>
 8003338:	0003      	movs	r3, r0
 800333a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800333c:	e009      	b.n	8003352 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800333e:	f7fd fc49 	bl	8000bd4 <HAL_GetTick>
 8003342:	0002      	movs	r2, r0
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	1ad3      	subs	r3, r2, r3
 8003348:	4a2f      	ldr	r2, [pc, #188]	@ (8003408 <HAL_RCC_ClockConfig+0x1f4>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d901      	bls.n	8003352 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800334e:	2303      	movs	r3, #3
 8003350:	e054      	b.n	80033fc <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003352:	4b2e      	ldr	r3, [pc, #184]	@ (800340c <HAL_RCC_ClockConfig+0x1f8>)
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	2238      	movs	r2, #56	@ 0x38
 8003358:	401a      	ands	r2, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	00db      	lsls	r3, r3, #3
 8003360:	429a      	cmp	r2, r3
 8003362:	d1ec      	bne.n	800333e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003364:	4b27      	ldr	r3, [pc, #156]	@ (8003404 <HAL_RCC_ClockConfig+0x1f0>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	2207      	movs	r2, #7
 800336a:	4013      	ands	r3, r2
 800336c:	683a      	ldr	r2, [r7, #0]
 800336e:	429a      	cmp	r2, r3
 8003370:	d21e      	bcs.n	80033b0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003372:	4b24      	ldr	r3, [pc, #144]	@ (8003404 <HAL_RCC_ClockConfig+0x1f0>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	2207      	movs	r2, #7
 8003378:	4393      	bics	r3, r2
 800337a:	0019      	movs	r1, r3
 800337c:	4b21      	ldr	r3, [pc, #132]	@ (8003404 <HAL_RCC_ClockConfig+0x1f0>)
 800337e:	683a      	ldr	r2, [r7, #0]
 8003380:	430a      	orrs	r2, r1
 8003382:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003384:	f7fd fc26 	bl	8000bd4 <HAL_GetTick>
 8003388:	0003      	movs	r3, r0
 800338a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800338c:	e009      	b.n	80033a2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800338e:	f7fd fc21 	bl	8000bd4 <HAL_GetTick>
 8003392:	0002      	movs	r2, r0
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	1ad3      	subs	r3, r2, r3
 8003398:	4a1b      	ldr	r2, [pc, #108]	@ (8003408 <HAL_RCC_ClockConfig+0x1f4>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d901      	bls.n	80033a2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800339e:	2303      	movs	r3, #3
 80033a0:	e02c      	b.n	80033fc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80033a2:	4b18      	ldr	r3, [pc, #96]	@ (8003404 <HAL_RCC_ClockConfig+0x1f0>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	2207      	movs	r2, #7
 80033a8:	4013      	ands	r3, r2
 80033aa:	683a      	ldr	r2, [r7, #0]
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d1ee      	bne.n	800338e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2204      	movs	r2, #4
 80033b6:	4013      	ands	r3, r2
 80033b8:	d009      	beq.n	80033ce <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80033ba:	4b14      	ldr	r3, [pc, #80]	@ (800340c <HAL_RCC_ClockConfig+0x1f8>)
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	4a15      	ldr	r2, [pc, #84]	@ (8003414 <HAL_RCC_ClockConfig+0x200>)
 80033c0:	4013      	ands	r3, r2
 80033c2:	0019      	movs	r1, r3
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	68da      	ldr	r2, [r3, #12]
 80033c8:	4b10      	ldr	r3, [pc, #64]	@ (800340c <HAL_RCC_ClockConfig+0x1f8>)
 80033ca:	430a      	orrs	r2, r1
 80033cc:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80033ce:	f000 f829 	bl	8003424 <HAL_RCC_GetSysClockFreq>
 80033d2:	0001      	movs	r1, r0
 80033d4:	4b0d      	ldr	r3, [pc, #52]	@ (800340c <HAL_RCC_ClockConfig+0x1f8>)
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	0a1b      	lsrs	r3, r3, #8
 80033da:	220f      	movs	r2, #15
 80033dc:	401a      	ands	r2, r3
 80033de:	4b0e      	ldr	r3, [pc, #56]	@ (8003418 <HAL_RCC_ClockConfig+0x204>)
 80033e0:	0092      	lsls	r2, r2, #2
 80033e2:	58d3      	ldr	r3, [r2, r3]
 80033e4:	221f      	movs	r2, #31
 80033e6:	4013      	ands	r3, r2
 80033e8:	000a      	movs	r2, r1
 80033ea:	40da      	lsrs	r2, r3
 80033ec:	4b0b      	ldr	r3, [pc, #44]	@ (800341c <HAL_RCC_ClockConfig+0x208>)
 80033ee:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80033f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003420 <HAL_RCC_ClockConfig+0x20c>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	0018      	movs	r0, r3
 80033f6:	f7fd fb91 	bl	8000b1c <HAL_InitTick>
 80033fa:	0003      	movs	r3, r0
}
 80033fc:	0018      	movs	r0, r3
 80033fe:	46bd      	mov	sp, r7
 8003400:	b004      	add	sp, #16
 8003402:	bd80      	pop	{r7, pc}
 8003404:	40022000 	.word	0x40022000
 8003408:	00001388 	.word	0x00001388
 800340c:	40021000 	.word	0x40021000
 8003410:	fffff0ff 	.word	0xfffff0ff
 8003414:	ffff8fff 	.word	0xffff8fff
 8003418:	08004ce4 	.word	0x08004ce4
 800341c:	20000000 	.word	0x20000000
 8003420:	20000004 	.word	0x20000004

08003424 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b086      	sub	sp, #24
 8003428:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800342a:	4b3c      	ldr	r3, [pc, #240]	@ (800351c <HAL_RCC_GetSysClockFreq+0xf8>)
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	2238      	movs	r2, #56	@ 0x38
 8003430:	4013      	ands	r3, r2
 8003432:	d10f      	bne.n	8003454 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003434:	4b39      	ldr	r3, [pc, #228]	@ (800351c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	0adb      	lsrs	r3, r3, #11
 800343a:	2207      	movs	r2, #7
 800343c:	4013      	ands	r3, r2
 800343e:	2201      	movs	r2, #1
 8003440:	409a      	lsls	r2, r3
 8003442:	0013      	movs	r3, r2
 8003444:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003446:	6839      	ldr	r1, [r7, #0]
 8003448:	4835      	ldr	r0, [pc, #212]	@ (8003520 <HAL_RCC_GetSysClockFreq+0xfc>)
 800344a:	f7fc fe6b 	bl	8000124 <__udivsi3>
 800344e:	0003      	movs	r3, r0
 8003450:	613b      	str	r3, [r7, #16]
 8003452:	e05d      	b.n	8003510 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003454:	4b31      	ldr	r3, [pc, #196]	@ (800351c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	2238      	movs	r2, #56	@ 0x38
 800345a:	4013      	ands	r3, r2
 800345c:	2b08      	cmp	r3, #8
 800345e:	d102      	bne.n	8003466 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003460:	4b30      	ldr	r3, [pc, #192]	@ (8003524 <HAL_RCC_GetSysClockFreq+0x100>)
 8003462:	613b      	str	r3, [r7, #16]
 8003464:	e054      	b.n	8003510 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003466:	4b2d      	ldr	r3, [pc, #180]	@ (800351c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	2238      	movs	r2, #56	@ 0x38
 800346c:	4013      	ands	r3, r2
 800346e:	2b10      	cmp	r3, #16
 8003470:	d138      	bne.n	80034e4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003472:	4b2a      	ldr	r3, [pc, #168]	@ (800351c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003474:	68db      	ldr	r3, [r3, #12]
 8003476:	2203      	movs	r2, #3
 8003478:	4013      	ands	r3, r2
 800347a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800347c:	4b27      	ldr	r3, [pc, #156]	@ (800351c <HAL_RCC_GetSysClockFreq+0xf8>)
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	091b      	lsrs	r3, r3, #4
 8003482:	2207      	movs	r2, #7
 8003484:	4013      	ands	r3, r2
 8003486:	3301      	adds	r3, #1
 8003488:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2b03      	cmp	r3, #3
 800348e:	d10d      	bne.n	80034ac <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003490:	68b9      	ldr	r1, [r7, #8]
 8003492:	4824      	ldr	r0, [pc, #144]	@ (8003524 <HAL_RCC_GetSysClockFreq+0x100>)
 8003494:	f7fc fe46 	bl	8000124 <__udivsi3>
 8003498:	0003      	movs	r3, r0
 800349a:	0019      	movs	r1, r3
 800349c:	4b1f      	ldr	r3, [pc, #124]	@ (800351c <HAL_RCC_GetSysClockFreq+0xf8>)
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	0a1b      	lsrs	r3, r3, #8
 80034a2:	227f      	movs	r2, #127	@ 0x7f
 80034a4:	4013      	ands	r3, r2
 80034a6:	434b      	muls	r3, r1
 80034a8:	617b      	str	r3, [r7, #20]
        break;
 80034aa:	e00d      	b.n	80034c8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80034ac:	68b9      	ldr	r1, [r7, #8]
 80034ae:	481c      	ldr	r0, [pc, #112]	@ (8003520 <HAL_RCC_GetSysClockFreq+0xfc>)
 80034b0:	f7fc fe38 	bl	8000124 <__udivsi3>
 80034b4:	0003      	movs	r3, r0
 80034b6:	0019      	movs	r1, r3
 80034b8:	4b18      	ldr	r3, [pc, #96]	@ (800351c <HAL_RCC_GetSysClockFreq+0xf8>)
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	0a1b      	lsrs	r3, r3, #8
 80034be:	227f      	movs	r2, #127	@ 0x7f
 80034c0:	4013      	ands	r3, r2
 80034c2:	434b      	muls	r3, r1
 80034c4:	617b      	str	r3, [r7, #20]
        break;
 80034c6:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80034c8:	4b14      	ldr	r3, [pc, #80]	@ (800351c <HAL_RCC_GetSysClockFreq+0xf8>)
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	0f5b      	lsrs	r3, r3, #29
 80034ce:	2207      	movs	r2, #7
 80034d0:	4013      	ands	r3, r2
 80034d2:	3301      	adds	r3, #1
 80034d4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80034d6:	6879      	ldr	r1, [r7, #4]
 80034d8:	6978      	ldr	r0, [r7, #20]
 80034da:	f7fc fe23 	bl	8000124 <__udivsi3>
 80034de:	0003      	movs	r3, r0
 80034e0:	613b      	str	r3, [r7, #16]
 80034e2:	e015      	b.n	8003510 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80034e4:	4b0d      	ldr	r3, [pc, #52]	@ (800351c <HAL_RCC_GetSysClockFreq+0xf8>)
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	2238      	movs	r2, #56	@ 0x38
 80034ea:	4013      	ands	r3, r2
 80034ec:	2b20      	cmp	r3, #32
 80034ee:	d103      	bne.n	80034f8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80034f0:	2380      	movs	r3, #128	@ 0x80
 80034f2:	021b      	lsls	r3, r3, #8
 80034f4:	613b      	str	r3, [r7, #16]
 80034f6:	e00b      	b.n	8003510 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80034f8:	4b08      	ldr	r3, [pc, #32]	@ (800351c <HAL_RCC_GetSysClockFreq+0xf8>)
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	2238      	movs	r2, #56	@ 0x38
 80034fe:	4013      	ands	r3, r2
 8003500:	2b18      	cmp	r3, #24
 8003502:	d103      	bne.n	800350c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003504:	23fa      	movs	r3, #250	@ 0xfa
 8003506:	01db      	lsls	r3, r3, #7
 8003508:	613b      	str	r3, [r7, #16]
 800350a:	e001      	b.n	8003510 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800350c:	2300      	movs	r3, #0
 800350e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003510:	693b      	ldr	r3, [r7, #16]
}
 8003512:	0018      	movs	r0, r3
 8003514:	46bd      	mov	sp, r7
 8003516:	b006      	add	sp, #24
 8003518:	bd80      	pop	{r7, pc}
 800351a:	46c0      	nop			@ (mov r8, r8)
 800351c:	40021000 	.word	0x40021000
 8003520:	00f42400 	.word	0x00f42400
 8003524:	007a1200 	.word	0x007a1200

08003528 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800352c:	4b02      	ldr	r3, [pc, #8]	@ (8003538 <HAL_RCC_GetHCLKFreq+0x10>)
 800352e:	681b      	ldr	r3, [r3, #0]
}
 8003530:	0018      	movs	r0, r3
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
 8003536:	46c0      	nop			@ (mov r8, r8)
 8003538:	20000000 	.word	0x20000000

0800353c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800353c:	b5b0      	push	{r4, r5, r7, lr}
 800353e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003540:	f7ff fff2 	bl	8003528 <HAL_RCC_GetHCLKFreq>
 8003544:	0004      	movs	r4, r0
 8003546:	f7ff fb49 	bl	8002bdc <LL_RCC_GetAPB1Prescaler>
 800354a:	0003      	movs	r3, r0
 800354c:	0b1a      	lsrs	r2, r3, #12
 800354e:	4b05      	ldr	r3, [pc, #20]	@ (8003564 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003550:	0092      	lsls	r2, r2, #2
 8003552:	58d3      	ldr	r3, [r2, r3]
 8003554:	221f      	movs	r2, #31
 8003556:	4013      	ands	r3, r2
 8003558:	40dc      	lsrs	r4, r3
 800355a:	0023      	movs	r3, r4
}
 800355c:	0018      	movs	r0, r3
 800355e:	46bd      	mov	sp, r7
 8003560:	bdb0      	pop	{r4, r5, r7, pc}
 8003562:	46c0      	nop			@ (mov r8, r8)
 8003564:	08004d24 	.word	0x08004d24

08003568 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b086      	sub	sp, #24
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003570:	2313      	movs	r3, #19
 8003572:	18fb      	adds	r3, r7, r3
 8003574:	2200      	movs	r2, #0
 8003576:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003578:	2312      	movs	r3, #18
 800357a:	18fb      	adds	r3, r7, r3
 800357c:	2200      	movs	r2, #0
 800357e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	2380      	movs	r3, #128	@ 0x80
 8003586:	029b      	lsls	r3, r3, #10
 8003588:	4013      	ands	r3, r2
 800358a:	d100      	bne.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800358c:	e0a3      	b.n	80036d6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800358e:	2011      	movs	r0, #17
 8003590:	183b      	adds	r3, r7, r0
 8003592:	2200      	movs	r2, #0
 8003594:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003596:	4b7f      	ldr	r3, [pc, #508]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003598:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800359a:	2380      	movs	r3, #128	@ 0x80
 800359c:	055b      	lsls	r3, r3, #21
 800359e:	4013      	ands	r3, r2
 80035a0:	d110      	bne.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035a2:	4b7c      	ldr	r3, [pc, #496]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80035a4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80035a6:	4b7b      	ldr	r3, [pc, #492]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80035a8:	2180      	movs	r1, #128	@ 0x80
 80035aa:	0549      	lsls	r1, r1, #21
 80035ac:	430a      	orrs	r2, r1
 80035ae:	63da      	str	r2, [r3, #60]	@ 0x3c
 80035b0:	4b78      	ldr	r3, [pc, #480]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80035b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80035b4:	2380      	movs	r3, #128	@ 0x80
 80035b6:	055b      	lsls	r3, r3, #21
 80035b8:	4013      	ands	r3, r2
 80035ba:	60bb      	str	r3, [r7, #8]
 80035bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035be:	183b      	adds	r3, r7, r0
 80035c0:	2201      	movs	r2, #1
 80035c2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80035c4:	4b74      	ldr	r3, [pc, #464]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80035c6:	681a      	ldr	r2, [r3, #0]
 80035c8:	4b73      	ldr	r3, [pc, #460]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80035ca:	2180      	movs	r1, #128	@ 0x80
 80035cc:	0049      	lsls	r1, r1, #1
 80035ce:	430a      	orrs	r2, r1
 80035d0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80035d2:	f7fd faff 	bl	8000bd4 <HAL_GetTick>
 80035d6:	0003      	movs	r3, r0
 80035d8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80035da:	e00b      	b.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035dc:	f7fd fafa 	bl	8000bd4 <HAL_GetTick>
 80035e0:	0002      	movs	r2, r0
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	1ad3      	subs	r3, r2, r3
 80035e6:	2b02      	cmp	r3, #2
 80035e8:	d904      	bls.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80035ea:	2313      	movs	r3, #19
 80035ec:	18fb      	adds	r3, r7, r3
 80035ee:	2203      	movs	r2, #3
 80035f0:	701a      	strb	r2, [r3, #0]
        break;
 80035f2:	e005      	b.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80035f4:	4b68      	ldr	r3, [pc, #416]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	2380      	movs	r3, #128	@ 0x80
 80035fa:	005b      	lsls	r3, r3, #1
 80035fc:	4013      	ands	r3, r2
 80035fe:	d0ed      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8003600:	2313      	movs	r3, #19
 8003602:	18fb      	adds	r3, r7, r3
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d154      	bne.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800360a:	4b62      	ldr	r3, [pc, #392]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800360c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800360e:	23c0      	movs	r3, #192	@ 0xc0
 8003610:	009b      	lsls	r3, r3, #2
 8003612:	4013      	ands	r3, r2
 8003614:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d019      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	695b      	ldr	r3, [r3, #20]
 8003620:	697a      	ldr	r2, [r7, #20]
 8003622:	429a      	cmp	r2, r3
 8003624:	d014      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003626:	4b5b      	ldr	r3, [pc, #364]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003628:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800362a:	4a5c      	ldr	r2, [pc, #368]	@ (800379c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800362c:	4013      	ands	r3, r2
 800362e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003630:	4b58      	ldr	r3, [pc, #352]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003632:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003634:	4b57      	ldr	r3, [pc, #348]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003636:	2180      	movs	r1, #128	@ 0x80
 8003638:	0249      	lsls	r1, r1, #9
 800363a:	430a      	orrs	r2, r1
 800363c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800363e:	4b55      	ldr	r3, [pc, #340]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003640:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003642:	4b54      	ldr	r3, [pc, #336]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003644:	4956      	ldr	r1, [pc, #344]	@ (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8003646:	400a      	ands	r2, r1
 8003648:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800364a:	4b52      	ldr	r3, [pc, #328]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800364c:	697a      	ldr	r2, [r7, #20]
 800364e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	2201      	movs	r2, #1
 8003654:	4013      	ands	r3, r2
 8003656:	d016      	beq.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003658:	f7fd fabc 	bl	8000bd4 <HAL_GetTick>
 800365c:	0003      	movs	r3, r0
 800365e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003660:	e00c      	b.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003662:	f7fd fab7 	bl	8000bd4 <HAL_GetTick>
 8003666:	0002      	movs	r2, r0
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	1ad3      	subs	r3, r2, r3
 800366c:	4a4d      	ldr	r2, [pc, #308]	@ (80037a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d904      	bls.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8003672:	2313      	movs	r3, #19
 8003674:	18fb      	adds	r3, r7, r3
 8003676:	2203      	movs	r2, #3
 8003678:	701a      	strb	r2, [r3, #0]
            break;
 800367a:	e004      	b.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800367c:	4b45      	ldr	r3, [pc, #276]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800367e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003680:	2202      	movs	r2, #2
 8003682:	4013      	ands	r3, r2
 8003684:	d0ed      	beq.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8003686:	2313      	movs	r3, #19
 8003688:	18fb      	adds	r3, r7, r3
 800368a:	781b      	ldrb	r3, [r3, #0]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d10a      	bne.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003690:	4b40      	ldr	r3, [pc, #256]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003692:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003694:	4a41      	ldr	r2, [pc, #260]	@ (800379c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8003696:	4013      	ands	r3, r2
 8003698:	0019      	movs	r1, r3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	695a      	ldr	r2, [r3, #20]
 800369e:	4b3d      	ldr	r3, [pc, #244]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80036a0:	430a      	orrs	r2, r1
 80036a2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80036a4:	e00c      	b.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80036a6:	2312      	movs	r3, #18
 80036a8:	18fb      	adds	r3, r7, r3
 80036aa:	2213      	movs	r2, #19
 80036ac:	18ba      	adds	r2, r7, r2
 80036ae:	7812      	ldrb	r2, [r2, #0]
 80036b0:	701a      	strb	r2, [r3, #0]
 80036b2:	e005      	b.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036b4:	2312      	movs	r3, #18
 80036b6:	18fb      	adds	r3, r7, r3
 80036b8:	2213      	movs	r2, #19
 80036ba:	18ba      	adds	r2, r7, r2
 80036bc:	7812      	ldrb	r2, [r2, #0]
 80036be:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80036c0:	2311      	movs	r3, #17
 80036c2:	18fb      	adds	r3, r7, r3
 80036c4:	781b      	ldrb	r3, [r3, #0]
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d105      	bne.n	80036d6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036ca:	4b32      	ldr	r3, [pc, #200]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80036cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80036ce:	4b31      	ldr	r3, [pc, #196]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80036d0:	4935      	ldr	r1, [pc, #212]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80036d2:	400a      	ands	r2, r1
 80036d4:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2201      	movs	r2, #1
 80036dc:	4013      	ands	r3, r2
 80036de:	d009      	beq.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80036e0:	4b2c      	ldr	r3, [pc, #176]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80036e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036e4:	2203      	movs	r2, #3
 80036e6:	4393      	bics	r3, r2
 80036e8:	0019      	movs	r1, r3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	685a      	ldr	r2, [r3, #4]
 80036ee:	4b29      	ldr	r3, [pc, #164]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80036f0:	430a      	orrs	r2, r1
 80036f2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	2220      	movs	r2, #32
 80036fa:	4013      	ands	r3, r2
 80036fc:	d009      	beq.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80036fe:	4b25      	ldr	r3, [pc, #148]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003700:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003702:	4a2a      	ldr	r2, [pc, #168]	@ (80037ac <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003704:	4013      	ands	r3, r2
 8003706:	0019      	movs	r1, r3
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	689a      	ldr	r2, [r3, #8]
 800370c:	4b21      	ldr	r3, [pc, #132]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800370e:	430a      	orrs	r2, r1
 8003710:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	2380      	movs	r3, #128	@ 0x80
 8003718:	01db      	lsls	r3, r3, #7
 800371a:	4013      	ands	r3, r2
 800371c:	d015      	beq.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800371e:	4b1d      	ldr	r3, [pc, #116]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003720:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003722:	009b      	lsls	r3, r3, #2
 8003724:	0899      	lsrs	r1, r3, #2
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	691a      	ldr	r2, [r3, #16]
 800372a:	4b1a      	ldr	r3, [pc, #104]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800372c:	430a      	orrs	r2, r1
 800372e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	691a      	ldr	r2, [r3, #16]
 8003734:	2380      	movs	r3, #128	@ 0x80
 8003736:	05db      	lsls	r3, r3, #23
 8003738:	429a      	cmp	r2, r3
 800373a:	d106      	bne.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800373c:	4b15      	ldr	r3, [pc, #84]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800373e:	68da      	ldr	r2, [r3, #12]
 8003740:	4b14      	ldr	r3, [pc, #80]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003742:	2180      	movs	r1, #128	@ 0x80
 8003744:	0249      	lsls	r1, r1, #9
 8003746:	430a      	orrs	r2, r1
 8003748:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	2380      	movs	r3, #128	@ 0x80
 8003750:	011b      	lsls	r3, r3, #4
 8003752:	4013      	ands	r3, r2
 8003754:	d016      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003756:	4b0f      	ldr	r3, [pc, #60]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003758:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800375a:	4a15      	ldr	r2, [pc, #84]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800375c:	4013      	ands	r3, r2
 800375e:	0019      	movs	r1, r3
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	68da      	ldr	r2, [r3, #12]
 8003764:	4b0b      	ldr	r3, [pc, #44]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003766:	430a      	orrs	r2, r1
 8003768:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	68da      	ldr	r2, [r3, #12]
 800376e:	2380      	movs	r3, #128	@ 0x80
 8003770:	01db      	lsls	r3, r3, #7
 8003772:	429a      	cmp	r2, r3
 8003774:	d106      	bne.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003776:	4b07      	ldr	r3, [pc, #28]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003778:	68da      	ldr	r2, [r3, #12]
 800377a:	4b06      	ldr	r3, [pc, #24]	@ (8003794 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800377c:	2180      	movs	r1, #128	@ 0x80
 800377e:	0249      	lsls	r1, r1, #9
 8003780:	430a      	orrs	r2, r1
 8003782:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8003784:	2312      	movs	r3, #18
 8003786:	18fb      	adds	r3, r7, r3
 8003788:	781b      	ldrb	r3, [r3, #0]
}
 800378a:	0018      	movs	r0, r3
 800378c:	46bd      	mov	sp, r7
 800378e:	b006      	add	sp, #24
 8003790:	bd80      	pop	{r7, pc}
 8003792:	46c0      	nop			@ (mov r8, r8)
 8003794:	40021000 	.word	0x40021000
 8003798:	40007000 	.word	0x40007000
 800379c:	fffffcff 	.word	0xfffffcff
 80037a0:	fffeffff 	.word	0xfffeffff
 80037a4:	00001388 	.word	0x00001388
 80037a8:	efffffff 	.word	0xefffffff
 80037ac:	ffffcfff 	.word	0xffffcfff
 80037b0:	ffff3fff 	.word	0xffff3fff

080037b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d101      	bne.n	80037c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e046      	b.n	8003854 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2288      	movs	r2, #136	@ 0x88
 80037ca:	589b      	ldr	r3, [r3, r2]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d107      	bne.n	80037e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2284      	movs	r2, #132	@ 0x84
 80037d4:	2100      	movs	r1, #0
 80037d6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	0018      	movs	r0, r3
 80037dc:	f7fd f884 	bl	80008e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2288      	movs	r2, #136	@ 0x88
 80037e4:	2124      	movs	r1, #36	@ 0x24
 80037e6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	2101      	movs	r1, #1
 80037f4:	438a      	bics	r2, r1
 80037f6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d003      	beq.n	8003808 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	0018      	movs	r0, r3
 8003804:	f000 fa3a 	bl	8003c7c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	0018      	movs	r0, r3
 800380c:	f000 f8cc 	bl	80039a8 <UART_SetConfig>
 8003810:	0003      	movs	r3, r0
 8003812:	2b01      	cmp	r3, #1
 8003814:	d101      	bne.n	800381a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e01c      	b.n	8003854 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	685a      	ldr	r2, [r3, #4]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	490d      	ldr	r1, [pc, #52]	@ (800385c <HAL_UART_Init+0xa8>)
 8003826:	400a      	ands	r2, r1
 8003828:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	689a      	ldr	r2, [r3, #8]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	212a      	movs	r1, #42	@ 0x2a
 8003836:	438a      	bics	r2, r1
 8003838:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	2101      	movs	r1, #1
 8003846:	430a      	orrs	r2, r1
 8003848:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	0018      	movs	r0, r3
 800384e:	f000 fac9 	bl	8003de4 <UART_CheckIdleState>
 8003852:	0003      	movs	r3, r0
}
 8003854:	0018      	movs	r0, r3
 8003856:	46bd      	mov	sp, r7
 8003858:	b002      	add	sp, #8
 800385a:	bd80      	pop	{r7, pc}
 800385c:	ffffb7ff 	.word	0xffffb7ff

08003860 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b08a      	sub	sp, #40	@ 0x28
 8003864:	af02      	add	r7, sp, #8
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	60b9      	str	r1, [r7, #8]
 800386a:	603b      	str	r3, [r7, #0]
 800386c:	1dbb      	adds	r3, r7, #6
 800386e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2288      	movs	r2, #136	@ 0x88
 8003874:	589b      	ldr	r3, [r3, r2]
 8003876:	2b20      	cmp	r3, #32
 8003878:	d000      	beq.n	800387c <HAL_UART_Transmit+0x1c>
 800387a:	e090      	b.n	800399e <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d003      	beq.n	800388a <HAL_UART_Transmit+0x2a>
 8003882:	1dbb      	adds	r3, r7, #6
 8003884:	881b      	ldrh	r3, [r3, #0]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d101      	bne.n	800388e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e088      	b.n	80039a0 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	689a      	ldr	r2, [r3, #8]
 8003892:	2380      	movs	r3, #128	@ 0x80
 8003894:	015b      	lsls	r3, r3, #5
 8003896:	429a      	cmp	r2, r3
 8003898:	d109      	bne.n	80038ae <HAL_UART_Transmit+0x4e>
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	691b      	ldr	r3, [r3, #16]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d105      	bne.n	80038ae <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	2201      	movs	r2, #1
 80038a6:	4013      	ands	r3, r2
 80038a8:	d001      	beq.n	80038ae <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e078      	b.n	80039a0 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2290      	movs	r2, #144	@ 0x90
 80038b2:	2100      	movs	r1, #0
 80038b4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2288      	movs	r2, #136	@ 0x88
 80038ba:	2121      	movs	r1, #33	@ 0x21
 80038bc:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80038be:	f7fd f989 	bl	8000bd4 <HAL_GetTick>
 80038c2:	0003      	movs	r3, r0
 80038c4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	1dba      	adds	r2, r7, #6
 80038ca:	2154      	movs	r1, #84	@ 0x54
 80038cc:	8812      	ldrh	r2, [r2, #0]
 80038ce:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	1dba      	adds	r2, r7, #6
 80038d4:	2156      	movs	r1, #86	@ 0x56
 80038d6:	8812      	ldrh	r2, [r2, #0]
 80038d8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	689a      	ldr	r2, [r3, #8]
 80038de:	2380      	movs	r3, #128	@ 0x80
 80038e0:	015b      	lsls	r3, r3, #5
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d108      	bne.n	80038f8 <HAL_UART_Transmit+0x98>
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	691b      	ldr	r3, [r3, #16]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d104      	bne.n	80038f8 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80038ee:	2300      	movs	r3, #0
 80038f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	61bb      	str	r3, [r7, #24]
 80038f6:	e003      	b.n	8003900 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80038fc:	2300      	movs	r3, #0
 80038fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003900:	e030      	b.n	8003964 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003902:	697a      	ldr	r2, [r7, #20]
 8003904:	68f8      	ldr	r0, [r7, #12]
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	9300      	str	r3, [sp, #0]
 800390a:	0013      	movs	r3, r2
 800390c:	2200      	movs	r2, #0
 800390e:	2180      	movs	r1, #128	@ 0x80
 8003910:	f000 fb12 	bl	8003f38 <UART_WaitOnFlagUntilTimeout>
 8003914:	1e03      	subs	r3, r0, #0
 8003916:	d005      	beq.n	8003924 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2288      	movs	r2, #136	@ 0x88
 800391c:	2120      	movs	r1, #32
 800391e:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003920:	2303      	movs	r3, #3
 8003922:	e03d      	b.n	80039a0 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8003924:	69fb      	ldr	r3, [r7, #28]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d10b      	bne.n	8003942 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800392a:	69bb      	ldr	r3, [r7, #24]
 800392c:	881b      	ldrh	r3, [r3, #0]
 800392e:	001a      	movs	r2, r3
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	05d2      	lsls	r2, r2, #23
 8003936:	0dd2      	lsrs	r2, r2, #23
 8003938:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800393a:	69bb      	ldr	r3, [r7, #24]
 800393c:	3302      	adds	r3, #2
 800393e:	61bb      	str	r3, [r7, #24]
 8003940:	e007      	b.n	8003952 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003942:	69fb      	ldr	r3, [r7, #28]
 8003944:	781a      	ldrb	r2, [r3, #0]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800394c:	69fb      	ldr	r3, [r7, #28]
 800394e:	3301      	adds	r3, #1
 8003950:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2256      	movs	r2, #86	@ 0x56
 8003956:	5a9b      	ldrh	r3, [r3, r2]
 8003958:	b29b      	uxth	r3, r3
 800395a:	3b01      	subs	r3, #1
 800395c:	b299      	uxth	r1, r3
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2256      	movs	r2, #86	@ 0x56
 8003962:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2256      	movs	r2, #86	@ 0x56
 8003968:	5a9b      	ldrh	r3, [r3, r2]
 800396a:	b29b      	uxth	r3, r3
 800396c:	2b00      	cmp	r3, #0
 800396e:	d1c8      	bne.n	8003902 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003970:	697a      	ldr	r2, [r7, #20]
 8003972:	68f8      	ldr	r0, [r7, #12]
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	9300      	str	r3, [sp, #0]
 8003978:	0013      	movs	r3, r2
 800397a:	2200      	movs	r2, #0
 800397c:	2140      	movs	r1, #64	@ 0x40
 800397e:	f000 fadb 	bl	8003f38 <UART_WaitOnFlagUntilTimeout>
 8003982:	1e03      	subs	r3, r0, #0
 8003984:	d005      	beq.n	8003992 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2288      	movs	r2, #136	@ 0x88
 800398a:	2120      	movs	r1, #32
 800398c:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 800398e:	2303      	movs	r3, #3
 8003990:	e006      	b.n	80039a0 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2288      	movs	r2, #136	@ 0x88
 8003996:	2120      	movs	r1, #32
 8003998:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800399a:	2300      	movs	r3, #0
 800399c:	e000      	b.n	80039a0 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 800399e:	2302      	movs	r3, #2
  }
}
 80039a0:	0018      	movs	r0, r3
 80039a2:	46bd      	mov	sp, r7
 80039a4:	b008      	add	sp, #32
 80039a6:	bd80      	pop	{r7, pc}

080039a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b088      	sub	sp, #32
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80039b0:	231a      	movs	r3, #26
 80039b2:	18fb      	adds	r3, r7, r3
 80039b4:	2200      	movs	r2, #0
 80039b6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	689a      	ldr	r2, [r3, #8]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	691b      	ldr	r3, [r3, #16]
 80039c0:	431a      	orrs	r2, r3
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	695b      	ldr	r3, [r3, #20]
 80039c6:	431a      	orrs	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	69db      	ldr	r3, [r3, #28]
 80039cc:	4313      	orrs	r3, r2
 80039ce:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4aa1      	ldr	r2, [pc, #644]	@ (8003c5c <UART_SetConfig+0x2b4>)
 80039d8:	4013      	ands	r3, r2
 80039da:	0019      	movs	r1, r3
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	69fa      	ldr	r2, [r7, #28]
 80039e2:	430a      	orrs	r2, r1
 80039e4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	4a9c      	ldr	r2, [pc, #624]	@ (8003c60 <UART_SetConfig+0x2b8>)
 80039ee:	4013      	ands	r3, r2
 80039f0:	0019      	movs	r1, r3
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	68da      	ldr	r2, [r3, #12]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	430a      	orrs	r2, r1
 80039fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	699b      	ldr	r3, [r3, #24]
 8003a02:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6a1b      	ldr	r3, [r3, #32]
 8003a08:	69fa      	ldr	r2, [r7, #28]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	4a93      	ldr	r2, [pc, #588]	@ (8003c64 <UART_SetConfig+0x2bc>)
 8003a16:	4013      	ands	r3, r2
 8003a18:	0019      	movs	r1, r3
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	69fa      	ldr	r2, [r7, #28]
 8003a20:	430a      	orrs	r2, r1
 8003a22:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a2a:	220f      	movs	r2, #15
 8003a2c:	4393      	bics	r3, r2
 8003a2e:	0019      	movs	r1, r3
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	430a      	orrs	r2, r1
 8003a3a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a89      	ldr	r2, [pc, #548]	@ (8003c68 <UART_SetConfig+0x2c0>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d127      	bne.n	8003a96 <UART_SetConfig+0xee>
 8003a46:	4b89      	ldr	r3, [pc, #548]	@ (8003c6c <UART_SetConfig+0x2c4>)
 8003a48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a4a:	2203      	movs	r2, #3
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	2b03      	cmp	r3, #3
 8003a50:	d017      	beq.n	8003a82 <UART_SetConfig+0xda>
 8003a52:	d81b      	bhi.n	8003a8c <UART_SetConfig+0xe4>
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	d00a      	beq.n	8003a6e <UART_SetConfig+0xc6>
 8003a58:	d818      	bhi.n	8003a8c <UART_SetConfig+0xe4>
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d002      	beq.n	8003a64 <UART_SetConfig+0xbc>
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	d00a      	beq.n	8003a78 <UART_SetConfig+0xd0>
 8003a62:	e013      	b.n	8003a8c <UART_SetConfig+0xe4>
 8003a64:	231b      	movs	r3, #27
 8003a66:	18fb      	adds	r3, r7, r3
 8003a68:	2200      	movs	r2, #0
 8003a6a:	701a      	strb	r2, [r3, #0]
 8003a6c:	e021      	b.n	8003ab2 <UART_SetConfig+0x10a>
 8003a6e:	231b      	movs	r3, #27
 8003a70:	18fb      	adds	r3, r7, r3
 8003a72:	2202      	movs	r2, #2
 8003a74:	701a      	strb	r2, [r3, #0]
 8003a76:	e01c      	b.n	8003ab2 <UART_SetConfig+0x10a>
 8003a78:	231b      	movs	r3, #27
 8003a7a:	18fb      	adds	r3, r7, r3
 8003a7c:	2204      	movs	r2, #4
 8003a7e:	701a      	strb	r2, [r3, #0]
 8003a80:	e017      	b.n	8003ab2 <UART_SetConfig+0x10a>
 8003a82:	231b      	movs	r3, #27
 8003a84:	18fb      	adds	r3, r7, r3
 8003a86:	2208      	movs	r2, #8
 8003a88:	701a      	strb	r2, [r3, #0]
 8003a8a:	e012      	b.n	8003ab2 <UART_SetConfig+0x10a>
 8003a8c:	231b      	movs	r3, #27
 8003a8e:	18fb      	adds	r3, r7, r3
 8003a90:	2210      	movs	r2, #16
 8003a92:	701a      	strb	r2, [r3, #0]
 8003a94:	e00d      	b.n	8003ab2 <UART_SetConfig+0x10a>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a75      	ldr	r2, [pc, #468]	@ (8003c70 <UART_SetConfig+0x2c8>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d104      	bne.n	8003aaa <UART_SetConfig+0x102>
 8003aa0:	231b      	movs	r3, #27
 8003aa2:	18fb      	adds	r3, r7, r3
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	701a      	strb	r2, [r3, #0]
 8003aa8:	e003      	b.n	8003ab2 <UART_SetConfig+0x10a>
 8003aaa:	231b      	movs	r3, #27
 8003aac:	18fb      	adds	r3, r7, r3
 8003aae:	2210      	movs	r2, #16
 8003ab0:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	69da      	ldr	r2, [r3, #28]
 8003ab6:	2380      	movs	r3, #128	@ 0x80
 8003ab8:	021b      	lsls	r3, r3, #8
 8003aba:	429a      	cmp	r2, r3
 8003abc:	d000      	beq.n	8003ac0 <UART_SetConfig+0x118>
 8003abe:	e065      	b.n	8003b8c <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 8003ac0:	231b      	movs	r3, #27
 8003ac2:	18fb      	adds	r3, r7, r3
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	2b08      	cmp	r3, #8
 8003ac8:	d015      	beq.n	8003af6 <UART_SetConfig+0x14e>
 8003aca:	dc18      	bgt.n	8003afe <UART_SetConfig+0x156>
 8003acc:	2b04      	cmp	r3, #4
 8003ace:	d00d      	beq.n	8003aec <UART_SetConfig+0x144>
 8003ad0:	dc15      	bgt.n	8003afe <UART_SetConfig+0x156>
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d002      	beq.n	8003adc <UART_SetConfig+0x134>
 8003ad6:	2b02      	cmp	r3, #2
 8003ad8:	d005      	beq.n	8003ae6 <UART_SetConfig+0x13e>
 8003ada:	e010      	b.n	8003afe <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003adc:	f7ff fd2e 	bl	800353c <HAL_RCC_GetPCLK1Freq>
 8003ae0:	0003      	movs	r3, r0
 8003ae2:	617b      	str	r3, [r7, #20]
        break;
 8003ae4:	e012      	b.n	8003b0c <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ae6:	4b63      	ldr	r3, [pc, #396]	@ (8003c74 <UART_SetConfig+0x2cc>)
 8003ae8:	617b      	str	r3, [r7, #20]
        break;
 8003aea:	e00f      	b.n	8003b0c <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003aec:	f7ff fc9a 	bl	8003424 <HAL_RCC_GetSysClockFreq>
 8003af0:	0003      	movs	r3, r0
 8003af2:	617b      	str	r3, [r7, #20]
        break;
 8003af4:	e00a      	b.n	8003b0c <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003af6:	2380      	movs	r3, #128	@ 0x80
 8003af8:	021b      	lsls	r3, r3, #8
 8003afa:	617b      	str	r3, [r7, #20]
        break;
 8003afc:	e006      	b.n	8003b0c <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 8003afe:	2300      	movs	r3, #0
 8003b00:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003b02:	231a      	movs	r3, #26
 8003b04:	18fb      	adds	r3, r7, r3
 8003b06:	2201      	movs	r2, #1
 8003b08:	701a      	strb	r2, [r3, #0]
        break;
 8003b0a:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d100      	bne.n	8003b14 <UART_SetConfig+0x16c>
 8003b12:	e08d      	b.n	8003c30 <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003b18:	4b57      	ldr	r3, [pc, #348]	@ (8003c78 <UART_SetConfig+0x2d0>)
 8003b1a:	0052      	lsls	r2, r2, #1
 8003b1c:	5ad3      	ldrh	r3, [r2, r3]
 8003b1e:	0019      	movs	r1, r3
 8003b20:	6978      	ldr	r0, [r7, #20]
 8003b22:	f7fc faff 	bl	8000124 <__udivsi3>
 8003b26:	0003      	movs	r3, r0
 8003b28:	005a      	lsls	r2, r3, #1
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	085b      	lsrs	r3, r3, #1
 8003b30:	18d2      	adds	r2, r2, r3
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	0019      	movs	r1, r3
 8003b38:	0010      	movs	r0, r2
 8003b3a:	f7fc faf3 	bl	8000124 <__udivsi3>
 8003b3e:	0003      	movs	r3, r0
 8003b40:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	2b0f      	cmp	r3, #15
 8003b46:	d91c      	bls.n	8003b82 <UART_SetConfig+0x1da>
 8003b48:	693a      	ldr	r2, [r7, #16]
 8003b4a:	2380      	movs	r3, #128	@ 0x80
 8003b4c:	025b      	lsls	r3, r3, #9
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	d217      	bcs.n	8003b82 <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	b29a      	uxth	r2, r3
 8003b56:	200e      	movs	r0, #14
 8003b58:	183b      	adds	r3, r7, r0
 8003b5a:	210f      	movs	r1, #15
 8003b5c:	438a      	bics	r2, r1
 8003b5e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	085b      	lsrs	r3, r3, #1
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	2207      	movs	r2, #7
 8003b68:	4013      	ands	r3, r2
 8003b6a:	b299      	uxth	r1, r3
 8003b6c:	183b      	adds	r3, r7, r0
 8003b6e:	183a      	adds	r2, r7, r0
 8003b70:	8812      	ldrh	r2, [r2, #0]
 8003b72:	430a      	orrs	r2, r1
 8003b74:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	183a      	adds	r2, r7, r0
 8003b7c:	8812      	ldrh	r2, [r2, #0]
 8003b7e:	60da      	str	r2, [r3, #12]
 8003b80:	e056      	b.n	8003c30 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8003b82:	231a      	movs	r3, #26
 8003b84:	18fb      	adds	r3, r7, r3
 8003b86:	2201      	movs	r2, #1
 8003b88:	701a      	strb	r2, [r3, #0]
 8003b8a:	e051      	b.n	8003c30 <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003b8c:	231b      	movs	r3, #27
 8003b8e:	18fb      	adds	r3, r7, r3
 8003b90:	781b      	ldrb	r3, [r3, #0]
 8003b92:	2b08      	cmp	r3, #8
 8003b94:	d015      	beq.n	8003bc2 <UART_SetConfig+0x21a>
 8003b96:	dc18      	bgt.n	8003bca <UART_SetConfig+0x222>
 8003b98:	2b04      	cmp	r3, #4
 8003b9a:	d00d      	beq.n	8003bb8 <UART_SetConfig+0x210>
 8003b9c:	dc15      	bgt.n	8003bca <UART_SetConfig+0x222>
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d002      	beq.n	8003ba8 <UART_SetConfig+0x200>
 8003ba2:	2b02      	cmp	r3, #2
 8003ba4:	d005      	beq.n	8003bb2 <UART_SetConfig+0x20a>
 8003ba6:	e010      	b.n	8003bca <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ba8:	f7ff fcc8 	bl	800353c <HAL_RCC_GetPCLK1Freq>
 8003bac:	0003      	movs	r3, r0
 8003bae:	617b      	str	r3, [r7, #20]
        break;
 8003bb0:	e012      	b.n	8003bd8 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003bb2:	4b30      	ldr	r3, [pc, #192]	@ (8003c74 <UART_SetConfig+0x2cc>)
 8003bb4:	617b      	str	r3, [r7, #20]
        break;
 8003bb6:	e00f      	b.n	8003bd8 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003bb8:	f7ff fc34 	bl	8003424 <HAL_RCC_GetSysClockFreq>
 8003bbc:	0003      	movs	r3, r0
 8003bbe:	617b      	str	r3, [r7, #20]
        break;
 8003bc0:	e00a      	b.n	8003bd8 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003bc2:	2380      	movs	r3, #128	@ 0x80
 8003bc4:	021b      	lsls	r3, r3, #8
 8003bc6:	617b      	str	r3, [r7, #20]
        break;
 8003bc8:	e006      	b.n	8003bd8 <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003bce:	231a      	movs	r3, #26
 8003bd0:	18fb      	adds	r3, r7, r3
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	701a      	strb	r2, [r3, #0]
        break;
 8003bd6:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d028      	beq.n	8003c30 <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003be2:	4b25      	ldr	r3, [pc, #148]	@ (8003c78 <UART_SetConfig+0x2d0>)
 8003be4:	0052      	lsls	r2, r2, #1
 8003be6:	5ad3      	ldrh	r3, [r2, r3]
 8003be8:	0019      	movs	r1, r3
 8003bea:	6978      	ldr	r0, [r7, #20]
 8003bec:	f7fc fa9a 	bl	8000124 <__udivsi3>
 8003bf0:	0003      	movs	r3, r0
 8003bf2:	001a      	movs	r2, r3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	085b      	lsrs	r3, r3, #1
 8003bfa:	18d2      	adds	r2, r2, r3
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	0019      	movs	r1, r3
 8003c02:	0010      	movs	r0, r2
 8003c04:	f7fc fa8e 	bl	8000124 <__udivsi3>
 8003c08:	0003      	movs	r3, r0
 8003c0a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	2b0f      	cmp	r3, #15
 8003c10:	d90a      	bls.n	8003c28 <UART_SetConfig+0x280>
 8003c12:	693a      	ldr	r2, [r7, #16]
 8003c14:	2380      	movs	r3, #128	@ 0x80
 8003c16:	025b      	lsls	r3, r3, #9
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d205      	bcs.n	8003c28 <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003c1c:	693b      	ldr	r3, [r7, #16]
 8003c1e:	b29a      	uxth	r2, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	60da      	str	r2, [r3, #12]
 8003c26:	e003      	b.n	8003c30 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8003c28:	231a      	movs	r3, #26
 8003c2a:	18fb      	adds	r3, r7, r3
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	226a      	movs	r2, #106	@ 0x6a
 8003c34:	2101      	movs	r1, #1
 8003c36:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2268      	movs	r2, #104	@ 0x68
 8003c3c:	2101      	movs	r1, #1
 8003c3e:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2200      	movs	r2, #0
 8003c44:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003c4c:	231a      	movs	r3, #26
 8003c4e:	18fb      	adds	r3, r7, r3
 8003c50:	781b      	ldrb	r3, [r3, #0]
}
 8003c52:	0018      	movs	r0, r3
 8003c54:	46bd      	mov	sp, r7
 8003c56:	b008      	add	sp, #32
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	46c0      	nop			@ (mov r8, r8)
 8003c5c:	cfff69f3 	.word	0xcfff69f3
 8003c60:	ffffcfff 	.word	0xffffcfff
 8003c64:	11fff4ff 	.word	0x11fff4ff
 8003c68:	40013800 	.word	0x40013800
 8003c6c:	40021000 	.word	0x40021000
 8003c70:	40004400 	.word	0x40004400
 8003c74:	00f42400 	.word	0x00f42400
 8003c78:	08004d44 	.word	0x08004d44

08003c7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b082      	sub	sp, #8
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c88:	2208      	movs	r2, #8
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	d00b      	beq.n	8003ca6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	4a4a      	ldr	r2, [pc, #296]	@ (8003dc0 <UART_AdvFeatureConfig+0x144>)
 8003c96:	4013      	ands	r3, r2
 8003c98:	0019      	movs	r1, r3
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	430a      	orrs	r2, r1
 8003ca4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003caa:	2201      	movs	r2, #1
 8003cac:	4013      	ands	r3, r2
 8003cae:	d00b      	beq.n	8003cc8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	4a43      	ldr	r2, [pc, #268]	@ (8003dc4 <UART_AdvFeatureConfig+0x148>)
 8003cb8:	4013      	ands	r3, r2
 8003cba:	0019      	movs	r1, r3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	430a      	orrs	r2, r1
 8003cc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ccc:	2202      	movs	r2, #2
 8003cce:	4013      	ands	r3, r2
 8003cd0:	d00b      	beq.n	8003cea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	4a3b      	ldr	r2, [pc, #236]	@ (8003dc8 <UART_AdvFeatureConfig+0x14c>)
 8003cda:	4013      	ands	r3, r2
 8003cdc:	0019      	movs	r1, r3
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	430a      	orrs	r2, r1
 8003ce8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cee:	2204      	movs	r2, #4
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	d00b      	beq.n	8003d0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	4a34      	ldr	r2, [pc, #208]	@ (8003dcc <UART_AdvFeatureConfig+0x150>)
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	0019      	movs	r1, r3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	430a      	orrs	r2, r1
 8003d0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d10:	2210      	movs	r2, #16
 8003d12:	4013      	ands	r3, r2
 8003d14:	d00b      	beq.n	8003d2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	4a2c      	ldr	r2, [pc, #176]	@ (8003dd0 <UART_AdvFeatureConfig+0x154>)
 8003d1e:	4013      	ands	r3, r2
 8003d20:	0019      	movs	r1, r3
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d32:	2220      	movs	r2, #32
 8003d34:	4013      	ands	r3, r2
 8003d36:	d00b      	beq.n	8003d50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	4a25      	ldr	r2, [pc, #148]	@ (8003dd4 <UART_AdvFeatureConfig+0x158>)
 8003d40:	4013      	ands	r3, r2
 8003d42:	0019      	movs	r1, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	430a      	orrs	r2, r1
 8003d4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d54:	2240      	movs	r2, #64	@ 0x40
 8003d56:	4013      	ands	r3, r2
 8003d58:	d01d      	beq.n	8003d96 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	4a1d      	ldr	r2, [pc, #116]	@ (8003dd8 <UART_AdvFeatureConfig+0x15c>)
 8003d62:	4013      	ands	r3, r2
 8003d64:	0019      	movs	r1, r3
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	430a      	orrs	r2, r1
 8003d70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d76:	2380      	movs	r3, #128	@ 0x80
 8003d78:	035b      	lsls	r3, r3, #13
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	d10b      	bne.n	8003d96 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	4a15      	ldr	r2, [pc, #84]	@ (8003ddc <UART_AdvFeatureConfig+0x160>)
 8003d86:	4013      	ands	r3, r2
 8003d88:	0019      	movs	r1, r3
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	430a      	orrs	r2, r1
 8003d94:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d9a:	2280      	movs	r2, #128	@ 0x80
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	d00b      	beq.n	8003db8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	4a0e      	ldr	r2, [pc, #56]	@ (8003de0 <UART_AdvFeatureConfig+0x164>)
 8003da8:	4013      	ands	r3, r2
 8003daa:	0019      	movs	r1, r3
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	430a      	orrs	r2, r1
 8003db6:	605a      	str	r2, [r3, #4]
  }
}
 8003db8:	46c0      	nop			@ (mov r8, r8)
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	b002      	add	sp, #8
 8003dbe:	bd80      	pop	{r7, pc}
 8003dc0:	ffff7fff 	.word	0xffff7fff
 8003dc4:	fffdffff 	.word	0xfffdffff
 8003dc8:	fffeffff 	.word	0xfffeffff
 8003dcc:	fffbffff 	.word	0xfffbffff
 8003dd0:	ffffefff 	.word	0xffffefff
 8003dd4:	ffffdfff 	.word	0xffffdfff
 8003dd8:	ffefffff 	.word	0xffefffff
 8003ddc:	ff9fffff 	.word	0xff9fffff
 8003de0:	fff7ffff 	.word	0xfff7ffff

08003de4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b092      	sub	sp, #72	@ 0x48
 8003de8:	af02      	add	r7, sp, #8
 8003dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2290      	movs	r2, #144	@ 0x90
 8003df0:	2100      	movs	r1, #0
 8003df2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003df4:	f7fc feee 	bl	8000bd4 <HAL_GetTick>
 8003df8:	0003      	movs	r3, r0
 8003dfa:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	2208      	movs	r2, #8
 8003e04:	4013      	ands	r3, r2
 8003e06:	2b08      	cmp	r3, #8
 8003e08:	d12d      	bne.n	8003e66 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e0c:	2280      	movs	r2, #128	@ 0x80
 8003e0e:	0391      	lsls	r1, r2, #14
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	4a47      	ldr	r2, [pc, #284]	@ (8003f30 <UART_CheckIdleState+0x14c>)
 8003e14:	9200      	str	r2, [sp, #0]
 8003e16:	2200      	movs	r2, #0
 8003e18:	f000 f88e 	bl	8003f38 <UART_WaitOnFlagUntilTimeout>
 8003e1c:	1e03      	subs	r3, r0, #0
 8003e1e:	d022      	beq.n	8003e66 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e20:	f3ef 8310 	mrs	r3, PRIMASK
 8003e24:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003e28:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e30:	f383 8810 	msr	PRIMASK, r3
}
 8003e34:	46c0      	nop			@ (mov r8, r8)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	2180      	movs	r1, #128	@ 0x80
 8003e42:	438a      	bics	r2, r1
 8003e44:	601a      	str	r2, [r3, #0]
 8003e46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e4c:	f383 8810 	msr	PRIMASK, r3
}
 8003e50:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2288      	movs	r2, #136	@ 0x88
 8003e56:	2120      	movs	r1, #32
 8003e58:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2284      	movs	r2, #132	@ 0x84
 8003e5e:	2100      	movs	r1, #0
 8003e60:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e060      	b.n	8003f28 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	2204      	movs	r2, #4
 8003e6e:	4013      	ands	r3, r2
 8003e70:	2b04      	cmp	r3, #4
 8003e72:	d146      	bne.n	8003f02 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e76:	2280      	movs	r2, #128	@ 0x80
 8003e78:	03d1      	lsls	r1, r2, #15
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	4a2c      	ldr	r2, [pc, #176]	@ (8003f30 <UART_CheckIdleState+0x14c>)
 8003e7e:	9200      	str	r2, [sp, #0]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f000 f859 	bl	8003f38 <UART_WaitOnFlagUntilTimeout>
 8003e86:	1e03      	subs	r3, r0, #0
 8003e88:	d03b      	beq.n	8003f02 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e8a:	f3ef 8310 	mrs	r3, PRIMASK
 8003e8e:	60fb      	str	r3, [r7, #12]
  return(result);
 8003e90:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003e92:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e94:	2301      	movs	r3, #1
 8003e96:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	f383 8810 	msr	PRIMASK, r3
}
 8003e9e:	46c0      	nop			@ (mov r8, r8)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4922      	ldr	r1, [pc, #136]	@ (8003f34 <UART_CheckIdleState+0x150>)
 8003eac:	400a      	ands	r2, r1
 8003eae:	601a      	str	r2, [r3, #0]
 8003eb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003eb2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	f383 8810 	msr	PRIMASK, r3
}
 8003eba:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ebc:	f3ef 8310 	mrs	r3, PRIMASK
 8003ec0:	61bb      	str	r3, [r7, #24]
  return(result);
 8003ec2:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ec4:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eca:	69fb      	ldr	r3, [r7, #28]
 8003ecc:	f383 8810 	msr	PRIMASK, r3
}
 8003ed0:	46c0      	nop			@ (mov r8, r8)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	689a      	ldr	r2, [r3, #8]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	2101      	movs	r1, #1
 8003ede:	438a      	bics	r2, r1
 8003ee0:	609a      	str	r2, [r3, #8]
 8003ee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ee4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ee6:	6a3b      	ldr	r3, [r7, #32]
 8003ee8:	f383 8810 	msr	PRIMASK, r3
}
 8003eec:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	228c      	movs	r2, #140	@ 0x8c
 8003ef2:	2120      	movs	r1, #32
 8003ef4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2284      	movs	r2, #132	@ 0x84
 8003efa:	2100      	movs	r1, #0
 8003efc:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e012      	b.n	8003f28 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2288      	movs	r2, #136	@ 0x88
 8003f06:	2120      	movs	r1, #32
 8003f08:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	228c      	movs	r2, #140	@ 0x8c
 8003f0e:	2120      	movs	r1, #32
 8003f10:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2200      	movs	r2, #0
 8003f16:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2284      	movs	r2, #132	@ 0x84
 8003f22:	2100      	movs	r1, #0
 8003f24:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f26:	2300      	movs	r3, #0
}
 8003f28:	0018      	movs	r0, r3
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	b010      	add	sp, #64	@ 0x40
 8003f2e:	bd80      	pop	{r7, pc}
 8003f30:	01ffffff 	.word	0x01ffffff
 8003f34:	fffffedf 	.word	0xfffffedf

08003f38 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b084      	sub	sp, #16
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	60f8      	str	r0, [r7, #12]
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	603b      	str	r3, [r7, #0]
 8003f44:	1dfb      	adds	r3, r7, #7
 8003f46:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f48:	e051      	b.n	8003fee <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f4a:	69bb      	ldr	r3, [r7, #24]
 8003f4c:	3301      	adds	r3, #1
 8003f4e:	d04e      	beq.n	8003fee <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f50:	f7fc fe40 	bl	8000bd4 <HAL_GetTick>
 8003f54:	0002      	movs	r2, r0
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	1ad3      	subs	r3, r2, r3
 8003f5a:	69ba      	ldr	r2, [r7, #24]
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d302      	bcc.n	8003f66 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003f60:	69bb      	ldr	r3, [r7, #24]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d101      	bne.n	8003f6a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003f66:	2303      	movs	r3, #3
 8003f68:	e051      	b.n	800400e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	2204      	movs	r2, #4
 8003f72:	4013      	ands	r3, r2
 8003f74:	d03b      	beq.n	8003fee <UART_WaitOnFlagUntilTimeout+0xb6>
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	2b80      	cmp	r3, #128	@ 0x80
 8003f7a:	d038      	beq.n	8003fee <UART_WaitOnFlagUntilTimeout+0xb6>
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	2b40      	cmp	r3, #64	@ 0x40
 8003f80:	d035      	beq.n	8003fee <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	69db      	ldr	r3, [r3, #28]
 8003f88:	2208      	movs	r2, #8
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	2b08      	cmp	r3, #8
 8003f8e:	d111      	bne.n	8003fb4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	2208      	movs	r2, #8
 8003f96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	0018      	movs	r0, r3
 8003f9c:	f000 f83c 	bl	8004018 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2290      	movs	r2, #144	@ 0x90
 8003fa4:	2108      	movs	r1, #8
 8003fa6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2284      	movs	r2, #132	@ 0x84
 8003fac:	2100      	movs	r1, #0
 8003fae:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e02c      	b.n	800400e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	69da      	ldr	r2, [r3, #28]
 8003fba:	2380      	movs	r3, #128	@ 0x80
 8003fbc:	011b      	lsls	r3, r3, #4
 8003fbe:	401a      	ands	r2, r3
 8003fc0:	2380      	movs	r3, #128	@ 0x80
 8003fc2:	011b      	lsls	r3, r3, #4
 8003fc4:	429a      	cmp	r2, r3
 8003fc6:	d112      	bne.n	8003fee <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	2280      	movs	r2, #128	@ 0x80
 8003fce:	0112      	lsls	r2, r2, #4
 8003fd0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	0018      	movs	r0, r3
 8003fd6:	f000 f81f 	bl	8004018 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2290      	movs	r2, #144	@ 0x90
 8003fde:	2120      	movs	r1, #32
 8003fe0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2284      	movs	r2, #132	@ 0x84
 8003fe6:	2100      	movs	r1, #0
 8003fe8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003fea:	2303      	movs	r3, #3
 8003fec:	e00f      	b.n	800400e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	69db      	ldr	r3, [r3, #28]
 8003ff4:	68ba      	ldr	r2, [r7, #8]
 8003ff6:	4013      	ands	r3, r2
 8003ff8:	68ba      	ldr	r2, [r7, #8]
 8003ffa:	1ad3      	subs	r3, r2, r3
 8003ffc:	425a      	negs	r2, r3
 8003ffe:	4153      	adcs	r3, r2
 8004000:	b2db      	uxtb	r3, r3
 8004002:	001a      	movs	r2, r3
 8004004:	1dfb      	adds	r3, r7, #7
 8004006:	781b      	ldrb	r3, [r3, #0]
 8004008:	429a      	cmp	r2, r3
 800400a:	d09e      	beq.n	8003f4a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800400c:	2300      	movs	r3, #0
}
 800400e:	0018      	movs	r0, r3
 8004010:	46bd      	mov	sp, r7
 8004012:	b004      	add	sp, #16
 8004014:	bd80      	pop	{r7, pc}
	...

08004018 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b08e      	sub	sp, #56	@ 0x38
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004020:	f3ef 8310 	mrs	r3, PRIMASK
 8004024:	617b      	str	r3, [r7, #20]
  return(result);
 8004026:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004028:	637b      	str	r3, [r7, #52]	@ 0x34
 800402a:	2301      	movs	r3, #1
 800402c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	f383 8810 	msr	PRIMASK, r3
}
 8004034:	46c0      	nop			@ (mov r8, r8)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4926      	ldr	r1, [pc, #152]	@ (80040dc <UART_EndRxTransfer+0xc4>)
 8004042:	400a      	ands	r2, r1
 8004044:	601a      	str	r2, [r3, #0]
 8004046:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004048:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800404a:	69fb      	ldr	r3, [r7, #28]
 800404c:	f383 8810 	msr	PRIMASK, r3
}
 8004050:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004052:	f3ef 8310 	mrs	r3, PRIMASK
 8004056:	623b      	str	r3, [r7, #32]
  return(result);
 8004058:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800405a:	633b      	str	r3, [r7, #48]	@ 0x30
 800405c:	2301      	movs	r3, #1
 800405e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004062:	f383 8810 	msr	PRIMASK, r3
}
 8004066:	46c0      	nop			@ (mov r8, r8)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	689a      	ldr	r2, [r3, #8]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	491b      	ldr	r1, [pc, #108]	@ (80040e0 <UART_EndRxTransfer+0xc8>)
 8004074:	400a      	ands	r2, r1
 8004076:	609a      	str	r2, [r3, #8]
 8004078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800407a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800407c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800407e:	f383 8810 	msr	PRIMASK, r3
}
 8004082:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004088:	2b01      	cmp	r3, #1
 800408a:	d118      	bne.n	80040be <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800408c:	f3ef 8310 	mrs	r3, PRIMASK
 8004090:	60bb      	str	r3, [r7, #8]
  return(result);
 8004092:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004094:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004096:	2301      	movs	r3, #1
 8004098:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	f383 8810 	msr	PRIMASK, r3
}
 80040a0:	46c0      	nop			@ (mov r8, r8)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	2110      	movs	r1, #16
 80040ae:	438a      	bics	r2, r1
 80040b0:	601a      	str	r2, [r3, #0]
 80040b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040b4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	f383 8810 	msr	PRIMASK, r3
}
 80040bc:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	228c      	movs	r2, #140	@ 0x8c
 80040c2:	2120      	movs	r1, #32
 80040c4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2200      	movs	r2, #0
 80040ca:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2200      	movs	r2, #0
 80040d0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80040d2:	46c0      	nop			@ (mov r8, r8)
 80040d4:	46bd      	mov	sp, r7
 80040d6:	b00e      	add	sp, #56	@ 0x38
 80040d8:	bd80      	pop	{r7, pc}
 80040da:	46c0      	nop			@ (mov r8, r8)
 80040dc:	fffffedf 	.word	0xfffffedf
 80040e0:	effffffe 	.word	0xeffffffe

080040e4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b084      	sub	sp, #16
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2284      	movs	r2, #132	@ 0x84
 80040f0:	5c9b      	ldrb	r3, [r3, r2]
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d101      	bne.n	80040fa <HAL_UARTEx_DisableFifoMode+0x16>
 80040f6:	2302      	movs	r3, #2
 80040f8:	e027      	b.n	800414a <HAL_UARTEx_DisableFifoMode+0x66>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2284      	movs	r2, #132	@ 0x84
 80040fe:	2101      	movs	r1, #1
 8004100:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2288      	movs	r2, #136	@ 0x88
 8004106:	2124      	movs	r1, #36	@ 0x24
 8004108:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2101      	movs	r1, #1
 800411e:	438a      	bics	r2, r1
 8004120:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	4a0b      	ldr	r2, [pc, #44]	@ (8004154 <HAL_UARTEx_DisableFifoMode+0x70>)
 8004126:	4013      	ands	r3, r2
 8004128:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	68fa      	ldr	r2, [r7, #12]
 8004136:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2288      	movs	r2, #136	@ 0x88
 800413c:	2120      	movs	r1, #32
 800413e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2284      	movs	r2, #132	@ 0x84
 8004144:	2100      	movs	r1, #0
 8004146:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004148:	2300      	movs	r3, #0
}
 800414a:	0018      	movs	r0, r3
 800414c:	46bd      	mov	sp, r7
 800414e:	b004      	add	sp, #16
 8004150:	bd80      	pop	{r7, pc}
 8004152:	46c0      	nop			@ (mov r8, r8)
 8004154:	dfffffff 	.word	0xdfffffff

08004158 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b084      	sub	sp, #16
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
 8004160:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2284      	movs	r2, #132	@ 0x84
 8004166:	5c9b      	ldrb	r3, [r3, r2]
 8004168:	2b01      	cmp	r3, #1
 800416a:	d101      	bne.n	8004170 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800416c:	2302      	movs	r3, #2
 800416e:	e02e      	b.n	80041ce <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2284      	movs	r2, #132	@ 0x84
 8004174:	2101      	movs	r1, #1
 8004176:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2288      	movs	r2, #136	@ 0x88
 800417c:	2124      	movs	r1, #36	@ 0x24
 800417e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	2101      	movs	r1, #1
 8004194:	438a      	bics	r2, r1
 8004196:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	00db      	lsls	r3, r3, #3
 80041a0:	08d9      	lsrs	r1, r3, #3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	683a      	ldr	r2, [r7, #0]
 80041a8:	430a      	orrs	r2, r1
 80041aa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	0018      	movs	r0, r3
 80041b0:	f000 f854 	bl	800425c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	68fa      	ldr	r2, [r7, #12]
 80041ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2288      	movs	r2, #136	@ 0x88
 80041c0:	2120      	movs	r1, #32
 80041c2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2284      	movs	r2, #132	@ 0x84
 80041c8:	2100      	movs	r1, #0
 80041ca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80041cc:	2300      	movs	r3, #0
}
 80041ce:	0018      	movs	r0, r3
 80041d0:	46bd      	mov	sp, r7
 80041d2:	b004      	add	sp, #16
 80041d4:	bd80      	pop	{r7, pc}
	...

080041d8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
 80041e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2284      	movs	r2, #132	@ 0x84
 80041e6:	5c9b      	ldrb	r3, [r3, r2]
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d101      	bne.n	80041f0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80041ec:	2302      	movs	r3, #2
 80041ee:	e02f      	b.n	8004250 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2284      	movs	r2, #132	@ 0x84
 80041f4:	2101      	movs	r1, #1
 80041f6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2288      	movs	r2, #136	@ 0x88
 80041fc:	2124      	movs	r1, #36	@ 0x24
 80041fe:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	2101      	movs	r1, #1
 8004214:	438a      	bics	r2, r1
 8004216:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	4a0e      	ldr	r2, [pc, #56]	@ (8004258 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8004220:	4013      	ands	r3, r2
 8004222:	0019      	movs	r1, r3
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	683a      	ldr	r2, [r7, #0]
 800422a:	430a      	orrs	r2, r1
 800422c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	0018      	movs	r0, r3
 8004232:	f000 f813 	bl	800425c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	68fa      	ldr	r2, [r7, #12]
 800423c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2288      	movs	r2, #136	@ 0x88
 8004242:	2120      	movs	r1, #32
 8004244:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2284      	movs	r2, #132	@ 0x84
 800424a:	2100      	movs	r1, #0
 800424c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800424e:	2300      	movs	r3, #0
}
 8004250:	0018      	movs	r0, r3
 8004252:	46bd      	mov	sp, r7
 8004254:	b004      	add	sp, #16
 8004256:	bd80      	pop	{r7, pc}
 8004258:	f1ffffff 	.word	0xf1ffffff

0800425c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800425c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800425e:	b085      	sub	sp, #20
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004268:	2b00      	cmp	r3, #0
 800426a:	d108      	bne.n	800427e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	226a      	movs	r2, #106	@ 0x6a
 8004270:	2101      	movs	r1, #1
 8004272:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2268      	movs	r2, #104	@ 0x68
 8004278:	2101      	movs	r1, #1
 800427a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800427c:	e043      	b.n	8004306 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800427e:	260f      	movs	r6, #15
 8004280:	19bb      	adds	r3, r7, r6
 8004282:	2208      	movs	r2, #8
 8004284:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004286:	200e      	movs	r0, #14
 8004288:	183b      	adds	r3, r7, r0
 800428a:	2208      	movs	r2, #8
 800428c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	0e5b      	lsrs	r3, r3, #25
 8004296:	b2da      	uxtb	r2, r3
 8004298:	240d      	movs	r4, #13
 800429a:	193b      	adds	r3, r7, r4
 800429c:	2107      	movs	r1, #7
 800429e:	400a      	ands	r2, r1
 80042a0:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	689b      	ldr	r3, [r3, #8]
 80042a8:	0f5b      	lsrs	r3, r3, #29
 80042aa:	b2da      	uxtb	r2, r3
 80042ac:	250c      	movs	r5, #12
 80042ae:	197b      	adds	r3, r7, r5
 80042b0:	2107      	movs	r1, #7
 80042b2:	400a      	ands	r2, r1
 80042b4:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80042b6:	183b      	adds	r3, r7, r0
 80042b8:	781b      	ldrb	r3, [r3, #0]
 80042ba:	197a      	adds	r2, r7, r5
 80042bc:	7812      	ldrb	r2, [r2, #0]
 80042be:	4914      	ldr	r1, [pc, #80]	@ (8004310 <UARTEx_SetNbDataToProcess+0xb4>)
 80042c0:	5c8a      	ldrb	r2, [r1, r2]
 80042c2:	435a      	muls	r2, r3
 80042c4:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80042c6:	197b      	adds	r3, r7, r5
 80042c8:	781b      	ldrb	r3, [r3, #0]
 80042ca:	4a12      	ldr	r2, [pc, #72]	@ (8004314 <UARTEx_SetNbDataToProcess+0xb8>)
 80042cc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80042ce:	0019      	movs	r1, r3
 80042d0:	f7fb ffb2 	bl	8000238 <__divsi3>
 80042d4:	0003      	movs	r3, r0
 80042d6:	b299      	uxth	r1, r3
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	226a      	movs	r2, #106	@ 0x6a
 80042dc:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80042de:	19bb      	adds	r3, r7, r6
 80042e0:	781b      	ldrb	r3, [r3, #0]
 80042e2:	193a      	adds	r2, r7, r4
 80042e4:	7812      	ldrb	r2, [r2, #0]
 80042e6:	490a      	ldr	r1, [pc, #40]	@ (8004310 <UARTEx_SetNbDataToProcess+0xb4>)
 80042e8:	5c8a      	ldrb	r2, [r1, r2]
 80042ea:	435a      	muls	r2, r3
 80042ec:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80042ee:	193b      	adds	r3, r7, r4
 80042f0:	781b      	ldrb	r3, [r3, #0]
 80042f2:	4a08      	ldr	r2, [pc, #32]	@ (8004314 <UARTEx_SetNbDataToProcess+0xb8>)
 80042f4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80042f6:	0019      	movs	r1, r3
 80042f8:	f7fb ff9e 	bl	8000238 <__divsi3>
 80042fc:	0003      	movs	r3, r0
 80042fe:	b299      	uxth	r1, r3
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2268      	movs	r2, #104	@ 0x68
 8004304:	5299      	strh	r1, [r3, r2]
}
 8004306:	46c0      	nop			@ (mov r8, r8)
 8004308:	46bd      	mov	sp, r7
 800430a:	b005      	add	sp, #20
 800430c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800430e:	46c0      	nop			@ (mov r8, r8)
 8004310:	08004d5c 	.word	0x08004d5c
 8004314:	08004d64 	.word	0x08004d64

08004318 <siprintf>:
 8004318:	b40e      	push	{r1, r2, r3}
 800431a:	b500      	push	{lr}
 800431c:	490b      	ldr	r1, [pc, #44]	@ (800434c <siprintf+0x34>)
 800431e:	b09c      	sub	sp, #112	@ 0x70
 8004320:	ab1d      	add	r3, sp, #116	@ 0x74
 8004322:	9002      	str	r0, [sp, #8]
 8004324:	9006      	str	r0, [sp, #24]
 8004326:	9107      	str	r1, [sp, #28]
 8004328:	9104      	str	r1, [sp, #16]
 800432a:	4809      	ldr	r0, [pc, #36]	@ (8004350 <siprintf+0x38>)
 800432c:	4909      	ldr	r1, [pc, #36]	@ (8004354 <siprintf+0x3c>)
 800432e:	cb04      	ldmia	r3!, {r2}
 8004330:	9105      	str	r1, [sp, #20]
 8004332:	6800      	ldr	r0, [r0, #0]
 8004334:	a902      	add	r1, sp, #8
 8004336:	9301      	str	r3, [sp, #4]
 8004338:	f000 f99e 	bl	8004678 <_svfiprintf_r>
 800433c:	2200      	movs	r2, #0
 800433e:	9b02      	ldr	r3, [sp, #8]
 8004340:	701a      	strb	r2, [r3, #0]
 8004342:	b01c      	add	sp, #112	@ 0x70
 8004344:	bc08      	pop	{r3}
 8004346:	b003      	add	sp, #12
 8004348:	4718      	bx	r3
 800434a:	46c0      	nop			@ (mov r8, r8)
 800434c:	7fffffff 	.word	0x7fffffff
 8004350:	2000000c 	.word	0x2000000c
 8004354:	ffff0208 	.word	0xffff0208

08004358 <memset>:
 8004358:	0003      	movs	r3, r0
 800435a:	1882      	adds	r2, r0, r2
 800435c:	4293      	cmp	r3, r2
 800435e:	d100      	bne.n	8004362 <memset+0xa>
 8004360:	4770      	bx	lr
 8004362:	7019      	strb	r1, [r3, #0]
 8004364:	3301      	adds	r3, #1
 8004366:	e7f9      	b.n	800435c <memset+0x4>

08004368 <__errno>:
 8004368:	4b01      	ldr	r3, [pc, #4]	@ (8004370 <__errno+0x8>)
 800436a:	6818      	ldr	r0, [r3, #0]
 800436c:	4770      	bx	lr
 800436e:	46c0      	nop			@ (mov r8, r8)
 8004370:	2000000c 	.word	0x2000000c

08004374 <__libc_init_array>:
 8004374:	b570      	push	{r4, r5, r6, lr}
 8004376:	2600      	movs	r6, #0
 8004378:	4c0c      	ldr	r4, [pc, #48]	@ (80043ac <__libc_init_array+0x38>)
 800437a:	4d0d      	ldr	r5, [pc, #52]	@ (80043b0 <__libc_init_array+0x3c>)
 800437c:	1b64      	subs	r4, r4, r5
 800437e:	10a4      	asrs	r4, r4, #2
 8004380:	42a6      	cmp	r6, r4
 8004382:	d109      	bne.n	8004398 <__libc_init_array+0x24>
 8004384:	2600      	movs	r6, #0
 8004386:	f000 fc65 	bl	8004c54 <_init>
 800438a:	4c0a      	ldr	r4, [pc, #40]	@ (80043b4 <__libc_init_array+0x40>)
 800438c:	4d0a      	ldr	r5, [pc, #40]	@ (80043b8 <__libc_init_array+0x44>)
 800438e:	1b64      	subs	r4, r4, r5
 8004390:	10a4      	asrs	r4, r4, #2
 8004392:	42a6      	cmp	r6, r4
 8004394:	d105      	bne.n	80043a2 <__libc_init_array+0x2e>
 8004396:	bd70      	pop	{r4, r5, r6, pc}
 8004398:	00b3      	lsls	r3, r6, #2
 800439a:	58eb      	ldr	r3, [r5, r3]
 800439c:	4798      	blx	r3
 800439e:	3601      	adds	r6, #1
 80043a0:	e7ee      	b.n	8004380 <__libc_init_array+0xc>
 80043a2:	00b3      	lsls	r3, r6, #2
 80043a4:	58eb      	ldr	r3, [r5, r3]
 80043a6:	4798      	blx	r3
 80043a8:	3601      	adds	r6, #1
 80043aa:	e7f2      	b.n	8004392 <__libc_init_array+0x1e>
 80043ac:	08004da0 	.word	0x08004da0
 80043b0:	08004da0 	.word	0x08004da0
 80043b4:	08004da4 	.word	0x08004da4
 80043b8:	08004da0 	.word	0x08004da0

080043bc <__retarget_lock_acquire_recursive>:
 80043bc:	4770      	bx	lr

080043be <__retarget_lock_release_recursive>:
 80043be:	4770      	bx	lr

080043c0 <_free_r>:
 80043c0:	b570      	push	{r4, r5, r6, lr}
 80043c2:	0005      	movs	r5, r0
 80043c4:	1e0c      	subs	r4, r1, #0
 80043c6:	d010      	beq.n	80043ea <_free_r+0x2a>
 80043c8:	3c04      	subs	r4, #4
 80043ca:	6823      	ldr	r3, [r4, #0]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	da00      	bge.n	80043d2 <_free_r+0x12>
 80043d0:	18e4      	adds	r4, r4, r3
 80043d2:	0028      	movs	r0, r5
 80043d4:	f000 f8e0 	bl	8004598 <__malloc_lock>
 80043d8:	4a1d      	ldr	r2, [pc, #116]	@ (8004450 <_free_r+0x90>)
 80043da:	6813      	ldr	r3, [r2, #0]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d105      	bne.n	80043ec <_free_r+0x2c>
 80043e0:	6063      	str	r3, [r4, #4]
 80043e2:	6014      	str	r4, [r2, #0]
 80043e4:	0028      	movs	r0, r5
 80043e6:	f000 f8df 	bl	80045a8 <__malloc_unlock>
 80043ea:	bd70      	pop	{r4, r5, r6, pc}
 80043ec:	42a3      	cmp	r3, r4
 80043ee:	d908      	bls.n	8004402 <_free_r+0x42>
 80043f0:	6820      	ldr	r0, [r4, #0]
 80043f2:	1821      	adds	r1, r4, r0
 80043f4:	428b      	cmp	r3, r1
 80043f6:	d1f3      	bne.n	80043e0 <_free_r+0x20>
 80043f8:	6819      	ldr	r1, [r3, #0]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	1809      	adds	r1, r1, r0
 80043fe:	6021      	str	r1, [r4, #0]
 8004400:	e7ee      	b.n	80043e0 <_free_r+0x20>
 8004402:	001a      	movs	r2, r3
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d001      	beq.n	800440e <_free_r+0x4e>
 800440a:	42a3      	cmp	r3, r4
 800440c:	d9f9      	bls.n	8004402 <_free_r+0x42>
 800440e:	6811      	ldr	r1, [r2, #0]
 8004410:	1850      	adds	r0, r2, r1
 8004412:	42a0      	cmp	r0, r4
 8004414:	d10b      	bne.n	800442e <_free_r+0x6e>
 8004416:	6820      	ldr	r0, [r4, #0]
 8004418:	1809      	adds	r1, r1, r0
 800441a:	1850      	adds	r0, r2, r1
 800441c:	6011      	str	r1, [r2, #0]
 800441e:	4283      	cmp	r3, r0
 8004420:	d1e0      	bne.n	80043e4 <_free_r+0x24>
 8004422:	6818      	ldr	r0, [r3, #0]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	1841      	adds	r1, r0, r1
 8004428:	6011      	str	r1, [r2, #0]
 800442a:	6053      	str	r3, [r2, #4]
 800442c:	e7da      	b.n	80043e4 <_free_r+0x24>
 800442e:	42a0      	cmp	r0, r4
 8004430:	d902      	bls.n	8004438 <_free_r+0x78>
 8004432:	230c      	movs	r3, #12
 8004434:	602b      	str	r3, [r5, #0]
 8004436:	e7d5      	b.n	80043e4 <_free_r+0x24>
 8004438:	6820      	ldr	r0, [r4, #0]
 800443a:	1821      	adds	r1, r4, r0
 800443c:	428b      	cmp	r3, r1
 800443e:	d103      	bne.n	8004448 <_free_r+0x88>
 8004440:	6819      	ldr	r1, [r3, #0]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	1809      	adds	r1, r1, r0
 8004446:	6021      	str	r1, [r4, #0]
 8004448:	6063      	str	r3, [r4, #4]
 800444a:	6054      	str	r4, [r2, #4]
 800444c:	e7ca      	b.n	80043e4 <_free_r+0x24>
 800444e:	46c0      	nop			@ (mov r8, r8)
 8004450:	200002f8 	.word	0x200002f8

08004454 <sbrk_aligned>:
 8004454:	b570      	push	{r4, r5, r6, lr}
 8004456:	4e0f      	ldr	r6, [pc, #60]	@ (8004494 <sbrk_aligned+0x40>)
 8004458:	000d      	movs	r5, r1
 800445a:	6831      	ldr	r1, [r6, #0]
 800445c:	0004      	movs	r4, r0
 800445e:	2900      	cmp	r1, #0
 8004460:	d102      	bne.n	8004468 <sbrk_aligned+0x14>
 8004462:	f000 fb99 	bl	8004b98 <_sbrk_r>
 8004466:	6030      	str	r0, [r6, #0]
 8004468:	0029      	movs	r1, r5
 800446a:	0020      	movs	r0, r4
 800446c:	f000 fb94 	bl	8004b98 <_sbrk_r>
 8004470:	1c43      	adds	r3, r0, #1
 8004472:	d103      	bne.n	800447c <sbrk_aligned+0x28>
 8004474:	2501      	movs	r5, #1
 8004476:	426d      	negs	r5, r5
 8004478:	0028      	movs	r0, r5
 800447a:	bd70      	pop	{r4, r5, r6, pc}
 800447c:	2303      	movs	r3, #3
 800447e:	1cc5      	adds	r5, r0, #3
 8004480:	439d      	bics	r5, r3
 8004482:	42a8      	cmp	r0, r5
 8004484:	d0f8      	beq.n	8004478 <sbrk_aligned+0x24>
 8004486:	1a29      	subs	r1, r5, r0
 8004488:	0020      	movs	r0, r4
 800448a:	f000 fb85 	bl	8004b98 <_sbrk_r>
 800448e:	3001      	adds	r0, #1
 8004490:	d1f2      	bne.n	8004478 <sbrk_aligned+0x24>
 8004492:	e7ef      	b.n	8004474 <sbrk_aligned+0x20>
 8004494:	200002f4 	.word	0x200002f4

08004498 <_malloc_r>:
 8004498:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800449a:	2203      	movs	r2, #3
 800449c:	1ccb      	adds	r3, r1, #3
 800449e:	4393      	bics	r3, r2
 80044a0:	3308      	adds	r3, #8
 80044a2:	0005      	movs	r5, r0
 80044a4:	001f      	movs	r7, r3
 80044a6:	2b0c      	cmp	r3, #12
 80044a8:	d234      	bcs.n	8004514 <_malloc_r+0x7c>
 80044aa:	270c      	movs	r7, #12
 80044ac:	42b9      	cmp	r1, r7
 80044ae:	d833      	bhi.n	8004518 <_malloc_r+0x80>
 80044b0:	0028      	movs	r0, r5
 80044b2:	f000 f871 	bl	8004598 <__malloc_lock>
 80044b6:	4e37      	ldr	r6, [pc, #220]	@ (8004594 <_malloc_r+0xfc>)
 80044b8:	6833      	ldr	r3, [r6, #0]
 80044ba:	001c      	movs	r4, r3
 80044bc:	2c00      	cmp	r4, #0
 80044be:	d12f      	bne.n	8004520 <_malloc_r+0x88>
 80044c0:	0039      	movs	r1, r7
 80044c2:	0028      	movs	r0, r5
 80044c4:	f7ff ffc6 	bl	8004454 <sbrk_aligned>
 80044c8:	0004      	movs	r4, r0
 80044ca:	1c43      	adds	r3, r0, #1
 80044cc:	d15f      	bne.n	800458e <_malloc_r+0xf6>
 80044ce:	6834      	ldr	r4, [r6, #0]
 80044d0:	9400      	str	r4, [sp, #0]
 80044d2:	9b00      	ldr	r3, [sp, #0]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d14a      	bne.n	800456e <_malloc_r+0xd6>
 80044d8:	2c00      	cmp	r4, #0
 80044da:	d052      	beq.n	8004582 <_malloc_r+0xea>
 80044dc:	6823      	ldr	r3, [r4, #0]
 80044de:	0028      	movs	r0, r5
 80044e0:	18e3      	adds	r3, r4, r3
 80044e2:	9900      	ldr	r1, [sp, #0]
 80044e4:	9301      	str	r3, [sp, #4]
 80044e6:	f000 fb57 	bl	8004b98 <_sbrk_r>
 80044ea:	9b01      	ldr	r3, [sp, #4]
 80044ec:	4283      	cmp	r3, r0
 80044ee:	d148      	bne.n	8004582 <_malloc_r+0xea>
 80044f0:	6823      	ldr	r3, [r4, #0]
 80044f2:	0028      	movs	r0, r5
 80044f4:	1aff      	subs	r7, r7, r3
 80044f6:	0039      	movs	r1, r7
 80044f8:	f7ff ffac 	bl	8004454 <sbrk_aligned>
 80044fc:	3001      	adds	r0, #1
 80044fe:	d040      	beq.n	8004582 <_malloc_r+0xea>
 8004500:	6823      	ldr	r3, [r4, #0]
 8004502:	19db      	adds	r3, r3, r7
 8004504:	6023      	str	r3, [r4, #0]
 8004506:	6833      	ldr	r3, [r6, #0]
 8004508:	685a      	ldr	r2, [r3, #4]
 800450a:	2a00      	cmp	r2, #0
 800450c:	d133      	bne.n	8004576 <_malloc_r+0xde>
 800450e:	9b00      	ldr	r3, [sp, #0]
 8004510:	6033      	str	r3, [r6, #0]
 8004512:	e019      	b.n	8004548 <_malloc_r+0xb0>
 8004514:	2b00      	cmp	r3, #0
 8004516:	dac9      	bge.n	80044ac <_malloc_r+0x14>
 8004518:	230c      	movs	r3, #12
 800451a:	602b      	str	r3, [r5, #0]
 800451c:	2000      	movs	r0, #0
 800451e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004520:	6821      	ldr	r1, [r4, #0]
 8004522:	1bc9      	subs	r1, r1, r7
 8004524:	d420      	bmi.n	8004568 <_malloc_r+0xd0>
 8004526:	290b      	cmp	r1, #11
 8004528:	d90a      	bls.n	8004540 <_malloc_r+0xa8>
 800452a:	19e2      	adds	r2, r4, r7
 800452c:	6027      	str	r7, [r4, #0]
 800452e:	42a3      	cmp	r3, r4
 8004530:	d104      	bne.n	800453c <_malloc_r+0xa4>
 8004532:	6032      	str	r2, [r6, #0]
 8004534:	6863      	ldr	r3, [r4, #4]
 8004536:	6011      	str	r1, [r2, #0]
 8004538:	6053      	str	r3, [r2, #4]
 800453a:	e005      	b.n	8004548 <_malloc_r+0xb0>
 800453c:	605a      	str	r2, [r3, #4]
 800453e:	e7f9      	b.n	8004534 <_malloc_r+0x9c>
 8004540:	6862      	ldr	r2, [r4, #4]
 8004542:	42a3      	cmp	r3, r4
 8004544:	d10e      	bne.n	8004564 <_malloc_r+0xcc>
 8004546:	6032      	str	r2, [r6, #0]
 8004548:	0028      	movs	r0, r5
 800454a:	f000 f82d 	bl	80045a8 <__malloc_unlock>
 800454e:	0020      	movs	r0, r4
 8004550:	2207      	movs	r2, #7
 8004552:	300b      	adds	r0, #11
 8004554:	1d23      	adds	r3, r4, #4
 8004556:	4390      	bics	r0, r2
 8004558:	1ac2      	subs	r2, r0, r3
 800455a:	4298      	cmp	r0, r3
 800455c:	d0df      	beq.n	800451e <_malloc_r+0x86>
 800455e:	1a1b      	subs	r3, r3, r0
 8004560:	50a3      	str	r3, [r4, r2]
 8004562:	e7dc      	b.n	800451e <_malloc_r+0x86>
 8004564:	605a      	str	r2, [r3, #4]
 8004566:	e7ef      	b.n	8004548 <_malloc_r+0xb0>
 8004568:	0023      	movs	r3, r4
 800456a:	6864      	ldr	r4, [r4, #4]
 800456c:	e7a6      	b.n	80044bc <_malloc_r+0x24>
 800456e:	9c00      	ldr	r4, [sp, #0]
 8004570:	6863      	ldr	r3, [r4, #4]
 8004572:	9300      	str	r3, [sp, #0]
 8004574:	e7ad      	b.n	80044d2 <_malloc_r+0x3a>
 8004576:	001a      	movs	r2, r3
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	42a3      	cmp	r3, r4
 800457c:	d1fb      	bne.n	8004576 <_malloc_r+0xde>
 800457e:	2300      	movs	r3, #0
 8004580:	e7da      	b.n	8004538 <_malloc_r+0xa0>
 8004582:	230c      	movs	r3, #12
 8004584:	0028      	movs	r0, r5
 8004586:	602b      	str	r3, [r5, #0]
 8004588:	f000 f80e 	bl	80045a8 <__malloc_unlock>
 800458c:	e7c6      	b.n	800451c <_malloc_r+0x84>
 800458e:	6007      	str	r7, [r0, #0]
 8004590:	e7da      	b.n	8004548 <_malloc_r+0xb0>
 8004592:	46c0      	nop			@ (mov r8, r8)
 8004594:	200002f8 	.word	0x200002f8

08004598 <__malloc_lock>:
 8004598:	b510      	push	{r4, lr}
 800459a:	4802      	ldr	r0, [pc, #8]	@ (80045a4 <__malloc_lock+0xc>)
 800459c:	f7ff ff0e 	bl	80043bc <__retarget_lock_acquire_recursive>
 80045a0:	bd10      	pop	{r4, pc}
 80045a2:	46c0      	nop			@ (mov r8, r8)
 80045a4:	200002f0 	.word	0x200002f0

080045a8 <__malloc_unlock>:
 80045a8:	b510      	push	{r4, lr}
 80045aa:	4802      	ldr	r0, [pc, #8]	@ (80045b4 <__malloc_unlock+0xc>)
 80045ac:	f7ff ff07 	bl	80043be <__retarget_lock_release_recursive>
 80045b0:	bd10      	pop	{r4, pc}
 80045b2:	46c0      	nop			@ (mov r8, r8)
 80045b4:	200002f0 	.word	0x200002f0

080045b8 <__ssputs_r>:
 80045b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045ba:	688e      	ldr	r6, [r1, #8]
 80045bc:	b085      	sub	sp, #20
 80045be:	001f      	movs	r7, r3
 80045c0:	000c      	movs	r4, r1
 80045c2:	680b      	ldr	r3, [r1, #0]
 80045c4:	9002      	str	r0, [sp, #8]
 80045c6:	9203      	str	r2, [sp, #12]
 80045c8:	42be      	cmp	r6, r7
 80045ca:	d830      	bhi.n	800462e <__ssputs_r+0x76>
 80045cc:	210c      	movs	r1, #12
 80045ce:	5e62      	ldrsh	r2, [r4, r1]
 80045d0:	2190      	movs	r1, #144	@ 0x90
 80045d2:	00c9      	lsls	r1, r1, #3
 80045d4:	420a      	tst	r2, r1
 80045d6:	d028      	beq.n	800462a <__ssputs_r+0x72>
 80045d8:	2003      	movs	r0, #3
 80045da:	6921      	ldr	r1, [r4, #16]
 80045dc:	1a5b      	subs	r3, r3, r1
 80045de:	9301      	str	r3, [sp, #4]
 80045e0:	6963      	ldr	r3, [r4, #20]
 80045e2:	4343      	muls	r3, r0
 80045e4:	9801      	ldr	r0, [sp, #4]
 80045e6:	0fdd      	lsrs	r5, r3, #31
 80045e8:	18ed      	adds	r5, r5, r3
 80045ea:	1c7b      	adds	r3, r7, #1
 80045ec:	181b      	adds	r3, r3, r0
 80045ee:	106d      	asrs	r5, r5, #1
 80045f0:	42ab      	cmp	r3, r5
 80045f2:	d900      	bls.n	80045f6 <__ssputs_r+0x3e>
 80045f4:	001d      	movs	r5, r3
 80045f6:	0552      	lsls	r2, r2, #21
 80045f8:	d528      	bpl.n	800464c <__ssputs_r+0x94>
 80045fa:	0029      	movs	r1, r5
 80045fc:	9802      	ldr	r0, [sp, #8]
 80045fe:	f7ff ff4b 	bl	8004498 <_malloc_r>
 8004602:	1e06      	subs	r6, r0, #0
 8004604:	d02c      	beq.n	8004660 <__ssputs_r+0xa8>
 8004606:	9a01      	ldr	r2, [sp, #4]
 8004608:	6921      	ldr	r1, [r4, #16]
 800460a:	f000 fae2 	bl	8004bd2 <memcpy>
 800460e:	89a2      	ldrh	r2, [r4, #12]
 8004610:	4b18      	ldr	r3, [pc, #96]	@ (8004674 <__ssputs_r+0xbc>)
 8004612:	401a      	ands	r2, r3
 8004614:	2380      	movs	r3, #128	@ 0x80
 8004616:	4313      	orrs	r3, r2
 8004618:	81a3      	strh	r3, [r4, #12]
 800461a:	9b01      	ldr	r3, [sp, #4]
 800461c:	6126      	str	r6, [r4, #16]
 800461e:	18f6      	adds	r6, r6, r3
 8004620:	6026      	str	r6, [r4, #0]
 8004622:	003e      	movs	r6, r7
 8004624:	6165      	str	r5, [r4, #20]
 8004626:	1aed      	subs	r5, r5, r3
 8004628:	60a5      	str	r5, [r4, #8]
 800462a:	42be      	cmp	r6, r7
 800462c:	d900      	bls.n	8004630 <__ssputs_r+0x78>
 800462e:	003e      	movs	r6, r7
 8004630:	0032      	movs	r2, r6
 8004632:	9903      	ldr	r1, [sp, #12]
 8004634:	6820      	ldr	r0, [r4, #0]
 8004636:	f000 fa9b 	bl	8004b70 <memmove>
 800463a:	2000      	movs	r0, #0
 800463c:	68a3      	ldr	r3, [r4, #8]
 800463e:	1b9b      	subs	r3, r3, r6
 8004640:	60a3      	str	r3, [r4, #8]
 8004642:	6823      	ldr	r3, [r4, #0]
 8004644:	199b      	adds	r3, r3, r6
 8004646:	6023      	str	r3, [r4, #0]
 8004648:	b005      	add	sp, #20
 800464a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800464c:	002a      	movs	r2, r5
 800464e:	9802      	ldr	r0, [sp, #8]
 8004650:	f000 fac8 	bl	8004be4 <_realloc_r>
 8004654:	1e06      	subs	r6, r0, #0
 8004656:	d1e0      	bne.n	800461a <__ssputs_r+0x62>
 8004658:	6921      	ldr	r1, [r4, #16]
 800465a:	9802      	ldr	r0, [sp, #8]
 800465c:	f7ff feb0 	bl	80043c0 <_free_r>
 8004660:	230c      	movs	r3, #12
 8004662:	2001      	movs	r0, #1
 8004664:	9a02      	ldr	r2, [sp, #8]
 8004666:	4240      	negs	r0, r0
 8004668:	6013      	str	r3, [r2, #0]
 800466a:	89a2      	ldrh	r2, [r4, #12]
 800466c:	3334      	adds	r3, #52	@ 0x34
 800466e:	4313      	orrs	r3, r2
 8004670:	81a3      	strh	r3, [r4, #12]
 8004672:	e7e9      	b.n	8004648 <__ssputs_r+0x90>
 8004674:	fffffb7f 	.word	0xfffffb7f

08004678 <_svfiprintf_r>:
 8004678:	b5f0      	push	{r4, r5, r6, r7, lr}
 800467a:	b0a1      	sub	sp, #132	@ 0x84
 800467c:	9003      	str	r0, [sp, #12]
 800467e:	001d      	movs	r5, r3
 8004680:	898b      	ldrh	r3, [r1, #12]
 8004682:	000f      	movs	r7, r1
 8004684:	0016      	movs	r6, r2
 8004686:	061b      	lsls	r3, r3, #24
 8004688:	d511      	bpl.n	80046ae <_svfiprintf_r+0x36>
 800468a:	690b      	ldr	r3, [r1, #16]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d10e      	bne.n	80046ae <_svfiprintf_r+0x36>
 8004690:	2140      	movs	r1, #64	@ 0x40
 8004692:	f7ff ff01 	bl	8004498 <_malloc_r>
 8004696:	6038      	str	r0, [r7, #0]
 8004698:	6138      	str	r0, [r7, #16]
 800469a:	2800      	cmp	r0, #0
 800469c:	d105      	bne.n	80046aa <_svfiprintf_r+0x32>
 800469e:	230c      	movs	r3, #12
 80046a0:	9a03      	ldr	r2, [sp, #12]
 80046a2:	6013      	str	r3, [r2, #0]
 80046a4:	2001      	movs	r0, #1
 80046a6:	4240      	negs	r0, r0
 80046a8:	e0cf      	b.n	800484a <_svfiprintf_r+0x1d2>
 80046aa:	2340      	movs	r3, #64	@ 0x40
 80046ac:	617b      	str	r3, [r7, #20]
 80046ae:	2300      	movs	r3, #0
 80046b0:	ac08      	add	r4, sp, #32
 80046b2:	6163      	str	r3, [r4, #20]
 80046b4:	3320      	adds	r3, #32
 80046b6:	7663      	strb	r3, [r4, #25]
 80046b8:	3310      	adds	r3, #16
 80046ba:	76a3      	strb	r3, [r4, #26]
 80046bc:	9507      	str	r5, [sp, #28]
 80046be:	0035      	movs	r5, r6
 80046c0:	782b      	ldrb	r3, [r5, #0]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d001      	beq.n	80046ca <_svfiprintf_r+0x52>
 80046c6:	2b25      	cmp	r3, #37	@ 0x25
 80046c8:	d148      	bne.n	800475c <_svfiprintf_r+0xe4>
 80046ca:	1bab      	subs	r3, r5, r6
 80046cc:	9305      	str	r3, [sp, #20]
 80046ce:	42b5      	cmp	r5, r6
 80046d0:	d00b      	beq.n	80046ea <_svfiprintf_r+0x72>
 80046d2:	0032      	movs	r2, r6
 80046d4:	0039      	movs	r1, r7
 80046d6:	9803      	ldr	r0, [sp, #12]
 80046d8:	f7ff ff6e 	bl	80045b8 <__ssputs_r>
 80046dc:	3001      	adds	r0, #1
 80046de:	d100      	bne.n	80046e2 <_svfiprintf_r+0x6a>
 80046e0:	e0ae      	b.n	8004840 <_svfiprintf_r+0x1c8>
 80046e2:	6963      	ldr	r3, [r4, #20]
 80046e4:	9a05      	ldr	r2, [sp, #20]
 80046e6:	189b      	adds	r3, r3, r2
 80046e8:	6163      	str	r3, [r4, #20]
 80046ea:	782b      	ldrb	r3, [r5, #0]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d100      	bne.n	80046f2 <_svfiprintf_r+0x7a>
 80046f0:	e0a6      	b.n	8004840 <_svfiprintf_r+0x1c8>
 80046f2:	2201      	movs	r2, #1
 80046f4:	2300      	movs	r3, #0
 80046f6:	4252      	negs	r2, r2
 80046f8:	6062      	str	r2, [r4, #4]
 80046fa:	a904      	add	r1, sp, #16
 80046fc:	3254      	adds	r2, #84	@ 0x54
 80046fe:	1852      	adds	r2, r2, r1
 8004700:	1c6e      	adds	r6, r5, #1
 8004702:	6023      	str	r3, [r4, #0]
 8004704:	60e3      	str	r3, [r4, #12]
 8004706:	60a3      	str	r3, [r4, #8]
 8004708:	7013      	strb	r3, [r2, #0]
 800470a:	65a3      	str	r3, [r4, #88]	@ 0x58
 800470c:	4b54      	ldr	r3, [pc, #336]	@ (8004860 <_svfiprintf_r+0x1e8>)
 800470e:	2205      	movs	r2, #5
 8004710:	0018      	movs	r0, r3
 8004712:	7831      	ldrb	r1, [r6, #0]
 8004714:	9305      	str	r3, [sp, #20]
 8004716:	f000 fa51 	bl	8004bbc <memchr>
 800471a:	1c75      	adds	r5, r6, #1
 800471c:	2800      	cmp	r0, #0
 800471e:	d11f      	bne.n	8004760 <_svfiprintf_r+0xe8>
 8004720:	6822      	ldr	r2, [r4, #0]
 8004722:	06d3      	lsls	r3, r2, #27
 8004724:	d504      	bpl.n	8004730 <_svfiprintf_r+0xb8>
 8004726:	2353      	movs	r3, #83	@ 0x53
 8004728:	a904      	add	r1, sp, #16
 800472a:	185b      	adds	r3, r3, r1
 800472c:	2120      	movs	r1, #32
 800472e:	7019      	strb	r1, [r3, #0]
 8004730:	0713      	lsls	r3, r2, #28
 8004732:	d504      	bpl.n	800473e <_svfiprintf_r+0xc6>
 8004734:	2353      	movs	r3, #83	@ 0x53
 8004736:	a904      	add	r1, sp, #16
 8004738:	185b      	adds	r3, r3, r1
 800473a:	212b      	movs	r1, #43	@ 0x2b
 800473c:	7019      	strb	r1, [r3, #0]
 800473e:	7833      	ldrb	r3, [r6, #0]
 8004740:	2b2a      	cmp	r3, #42	@ 0x2a
 8004742:	d016      	beq.n	8004772 <_svfiprintf_r+0xfa>
 8004744:	0035      	movs	r5, r6
 8004746:	2100      	movs	r1, #0
 8004748:	200a      	movs	r0, #10
 800474a:	68e3      	ldr	r3, [r4, #12]
 800474c:	782a      	ldrb	r2, [r5, #0]
 800474e:	1c6e      	adds	r6, r5, #1
 8004750:	3a30      	subs	r2, #48	@ 0x30
 8004752:	2a09      	cmp	r2, #9
 8004754:	d950      	bls.n	80047f8 <_svfiprintf_r+0x180>
 8004756:	2900      	cmp	r1, #0
 8004758:	d111      	bne.n	800477e <_svfiprintf_r+0x106>
 800475a:	e017      	b.n	800478c <_svfiprintf_r+0x114>
 800475c:	3501      	adds	r5, #1
 800475e:	e7af      	b.n	80046c0 <_svfiprintf_r+0x48>
 8004760:	9b05      	ldr	r3, [sp, #20]
 8004762:	6822      	ldr	r2, [r4, #0]
 8004764:	1ac0      	subs	r0, r0, r3
 8004766:	2301      	movs	r3, #1
 8004768:	4083      	lsls	r3, r0
 800476a:	4313      	orrs	r3, r2
 800476c:	002e      	movs	r6, r5
 800476e:	6023      	str	r3, [r4, #0]
 8004770:	e7cc      	b.n	800470c <_svfiprintf_r+0x94>
 8004772:	9b07      	ldr	r3, [sp, #28]
 8004774:	1d19      	adds	r1, r3, #4
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	9107      	str	r1, [sp, #28]
 800477a:	2b00      	cmp	r3, #0
 800477c:	db01      	blt.n	8004782 <_svfiprintf_r+0x10a>
 800477e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004780:	e004      	b.n	800478c <_svfiprintf_r+0x114>
 8004782:	425b      	negs	r3, r3
 8004784:	60e3      	str	r3, [r4, #12]
 8004786:	2302      	movs	r3, #2
 8004788:	4313      	orrs	r3, r2
 800478a:	6023      	str	r3, [r4, #0]
 800478c:	782b      	ldrb	r3, [r5, #0]
 800478e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004790:	d10c      	bne.n	80047ac <_svfiprintf_r+0x134>
 8004792:	786b      	ldrb	r3, [r5, #1]
 8004794:	2b2a      	cmp	r3, #42	@ 0x2a
 8004796:	d134      	bne.n	8004802 <_svfiprintf_r+0x18a>
 8004798:	9b07      	ldr	r3, [sp, #28]
 800479a:	3502      	adds	r5, #2
 800479c:	1d1a      	adds	r2, r3, #4
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	9207      	str	r2, [sp, #28]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	da01      	bge.n	80047aa <_svfiprintf_r+0x132>
 80047a6:	2301      	movs	r3, #1
 80047a8:	425b      	negs	r3, r3
 80047aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80047ac:	4e2d      	ldr	r6, [pc, #180]	@ (8004864 <_svfiprintf_r+0x1ec>)
 80047ae:	2203      	movs	r2, #3
 80047b0:	0030      	movs	r0, r6
 80047b2:	7829      	ldrb	r1, [r5, #0]
 80047b4:	f000 fa02 	bl	8004bbc <memchr>
 80047b8:	2800      	cmp	r0, #0
 80047ba:	d006      	beq.n	80047ca <_svfiprintf_r+0x152>
 80047bc:	2340      	movs	r3, #64	@ 0x40
 80047be:	1b80      	subs	r0, r0, r6
 80047c0:	4083      	lsls	r3, r0
 80047c2:	6822      	ldr	r2, [r4, #0]
 80047c4:	3501      	adds	r5, #1
 80047c6:	4313      	orrs	r3, r2
 80047c8:	6023      	str	r3, [r4, #0]
 80047ca:	7829      	ldrb	r1, [r5, #0]
 80047cc:	2206      	movs	r2, #6
 80047ce:	4826      	ldr	r0, [pc, #152]	@ (8004868 <_svfiprintf_r+0x1f0>)
 80047d0:	1c6e      	adds	r6, r5, #1
 80047d2:	7621      	strb	r1, [r4, #24]
 80047d4:	f000 f9f2 	bl	8004bbc <memchr>
 80047d8:	2800      	cmp	r0, #0
 80047da:	d038      	beq.n	800484e <_svfiprintf_r+0x1d6>
 80047dc:	4b23      	ldr	r3, [pc, #140]	@ (800486c <_svfiprintf_r+0x1f4>)
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d122      	bne.n	8004828 <_svfiprintf_r+0x1b0>
 80047e2:	2207      	movs	r2, #7
 80047e4:	9b07      	ldr	r3, [sp, #28]
 80047e6:	3307      	adds	r3, #7
 80047e8:	4393      	bics	r3, r2
 80047ea:	3308      	adds	r3, #8
 80047ec:	9307      	str	r3, [sp, #28]
 80047ee:	6963      	ldr	r3, [r4, #20]
 80047f0:	9a04      	ldr	r2, [sp, #16]
 80047f2:	189b      	adds	r3, r3, r2
 80047f4:	6163      	str	r3, [r4, #20]
 80047f6:	e762      	b.n	80046be <_svfiprintf_r+0x46>
 80047f8:	4343      	muls	r3, r0
 80047fa:	0035      	movs	r5, r6
 80047fc:	2101      	movs	r1, #1
 80047fe:	189b      	adds	r3, r3, r2
 8004800:	e7a4      	b.n	800474c <_svfiprintf_r+0xd4>
 8004802:	2300      	movs	r3, #0
 8004804:	200a      	movs	r0, #10
 8004806:	0019      	movs	r1, r3
 8004808:	3501      	adds	r5, #1
 800480a:	6063      	str	r3, [r4, #4]
 800480c:	782a      	ldrb	r2, [r5, #0]
 800480e:	1c6e      	adds	r6, r5, #1
 8004810:	3a30      	subs	r2, #48	@ 0x30
 8004812:	2a09      	cmp	r2, #9
 8004814:	d903      	bls.n	800481e <_svfiprintf_r+0x1a6>
 8004816:	2b00      	cmp	r3, #0
 8004818:	d0c8      	beq.n	80047ac <_svfiprintf_r+0x134>
 800481a:	9109      	str	r1, [sp, #36]	@ 0x24
 800481c:	e7c6      	b.n	80047ac <_svfiprintf_r+0x134>
 800481e:	4341      	muls	r1, r0
 8004820:	0035      	movs	r5, r6
 8004822:	2301      	movs	r3, #1
 8004824:	1889      	adds	r1, r1, r2
 8004826:	e7f1      	b.n	800480c <_svfiprintf_r+0x194>
 8004828:	aa07      	add	r2, sp, #28
 800482a:	9200      	str	r2, [sp, #0]
 800482c:	0021      	movs	r1, r4
 800482e:	003a      	movs	r2, r7
 8004830:	4b0f      	ldr	r3, [pc, #60]	@ (8004870 <_svfiprintf_r+0x1f8>)
 8004832:	9803      	ldr	r0, [sp, #12]
 8004834:	e000      	b.n	8004838 <_svfiprintf_r+0x1c0>
 8004836:	bf00      	nop
 8004838:	9004      	str	r0, [sp, #16]
 800483a:	9b04      	ldr	r3, [sp, #16]
 800483c:	3301      	adds	r3, #1
 800483e:	d1d6      	bne.n	80047ee <_svfiprintf_r+0x176>
 8004840:	89bb      	ldrh	r3, [r7, #12]
 8004842:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004844:	065b      	lsls	r3, r3, #25
 8004846:	d500      	bpl.n	800484a <_svfiprintf_r+0x1d2>
 8004848:	e72c      	b.n	80046a4 <_svfiprintf_r+0x2c>
 800484a:	b021      	add	sp, #132	@ 0x84
 800484c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800484e:	aa07      	add	r2, sp, #28
 8004850:	9200      	str	r2, [sp, #0]
 8004852:	0021      	movs	r1, r4
 8004854:	003a      	movs	r2, r7
 8004856:	4b06      	ldr	r3, [pc, #24]	@ (8004870 <_svfiprintf_r+0x1f8>)
 8004858:	9803      	ldr	r0, [sp, #12]
 800485a:	f000 f87b 	bl	8004954 <_printf_i>
 800485e:	e7eb      	b.n	8004838 <_svfiprintf_r+0x1c0>
 8004860:	08004d6c 	.word	0x08004d6c
 8004864:	08004d72 	.word	0x08004d72
 8004868:	08004d76 	.word	0x08004d76
 800486c:	00000000 	.word	0x00000000
 8004870:	080045b9 	.word	0x080045b9

08004874 <_printf_common>:
 8004874:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004876:	0016      	movs	r6, r2
 8004878:	9301      	str	r3, [sp, #4]
 800487a:	688a      	ldr	r2, [r1, #8]
 800487c:	690b      	ldr	r3, [r1, #16]
 800487e:	000c      	movs	r4, r1
 8004880:	9000      	str	r0, [sp, #0]
 8004882:	4293      	cmp	r3, r2
 8004884:	da00      	bge.n	8004888 <_printf_common+0x14>
 8004886:	0013      	movs	r3, r2
 8004888:	0022      	movs	r2, r4
 800488a:	6033      	str	r3, [r6, #0]
 800488c:	3243      	adds	r2, #67	@ 0x43
 800488e:	7812      	ldrb	r2, [r2, #0]
 8004890:	2a00      	cmp	r2, #0
 8004892:	d001      	beq.n	8004898 <_printf_common+0x24>
 8004894:	3301      	adds	r3, #1
 8004896:	6033      	str	r3, [r6, #0]
 8004898:	6823      	ldr	r3, [r4, #0]
 800489a:	069b      	lsls	r3, r3, #26
 800489c:	d502      	bpl.n	80048a4 <_printf_common+0x30>
 800489e:	6833      	ldr	r3, [r6, #0]
 80048a0:	3302      	adds	r3, #2
 80048a2:	6033      	str	r3, [r6, #0]
 80048a4:	6822      	ldr	r2, [r4, #0]
 80048a6:	2306      	movs	r3, #6
 80048a8:	0015      	movs	r5, r2
 80048aa:	401d      	ands	r5, r3
 80048ac:	421a      	tst	r2, r3
 80048ae:	d027      	beq.n	8004900 <_printf_common+0x8c>
 80048b0:	0023      	movs	r3, r4
 80048b2:	3343      	adds	r3, #67	@ 0x43
 80048b4:	781b      	ldrb	r3, [r3, #0]
 80048b6:	1e5a      	subs	r2, r3, #1
 80048b8:	4193      	sbcs	r3, r2
 80048ba:	6822      	ldr	r2, [r4, #0]
 80048bc:	0692      	lsls	r2, r2, #26
 80048be:	d430      	bmi.n	8004922 <_printf_common+0xae>
 80048c0:	0022      	movs	r2, r4
 80048c2:	9901      	ldr	r1, [sp, #4]
 80048c4:	9800      	ldr	r0, [sp, #0]
 80048c6:	9d08      	ldr	r5, [sp, #32]
 80048c8:	3243      	adds	r2, #67	@ 0x43
 80048ca:	47a8      	blx	r5
 80048cc:	3001      	adds	r0, #1
 80048ce:	d025      	beq.n	800491c <_printf_common+0xa8>
 80048d0:	2206      	movs	r2, #6
 80048d2:	6823      	ldr	r3, [r4, #0]
 80048d4:	2500      	movs	r5, #0
 80048d6:	4013      	ands	r3, r2
 80048d8:	2b04      	cmp	r3, #4
 80048da:	d105      	bne.n	80048e8 <_printf_common+0x74>
 80048dc:	6833      	ldr	r3, [r6, #0]
 80048de:	68e5      	ldr	r5, [r4, #12]
 80048e0:	1aed      	subs	r5, r5, r3
 80048e2:	43eb      	mvns	r3, r5
 80048e4:	17db      	asrs	r3, r3, #31
 80048e6:	401d      	ands	r5, r3
 80048e8:	68a3      	ldr	r3, [r4, #8]
 80048ea:	6922      	ldr	r2, [r4, #16]
 80048ec:	4293      	cmp	r3, r2
 80048ee:	dd01      	ble.n	80048f4 <_printf_common+0x80>
 80048f0:	1a9b      	subs	r3, r3, r2
 80048f2:	18ed      	adds	r5, r5, r3
 80048f4:	2600      	movs	r6, #0
 80048f6:	42b5      	cmp	r5, r6
 80048f8:	d120      	bne.n	800493c <_printf_common+0xc8>
 80048fa:	2000      	movs	r0, #0
 80048fc:	e010      	b.n	8004920 <_printf_common+0xac>
 80048fe:	3501      	adds	r5, #1
 8004900:	68e3      	ldr	r3, [r4, #12]
 8004902:	6832      	ldr	r2, [r6, #0]
 8004904:	1a9b      	subs	r3, r3, r2
 8004906:	42ab      	cmp	r3, r5
 8004908:	ddd2      	ble.n	80048b0 <_printf_common+0x3c>
 800490a:	0022      	movs	r2, r4
 800490c:	2301      	movs	r3, #1
 800490e:	9901      	ldr	r1, [sp, #4]
 8004910:	9800      	ldr	r0, [sp, #0]
 8004912:	9f08      	ldr	r7, [sp, #32]
 8004914:	3219      	adds	r2, #25
 8004916:	47b8      	blx	r7
 8004918:	3001      	adds	r0, #1
 800491a:	d1f0      	bne.n	80048fe <_printf_common+0x8a>
 800491c:	2001      	movs	r0, #1
 800491e:	4240      	negs	r0, r0
 8004920:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004922:	2030      	movs	r0, #48	@ 0x30
 8004924:	18e1      	adds	r1, r4, r3
 8004926:	3143      	adds	r1, #67	@ 0x43
 8004928:	7008      	strb	r0, [r1, #0]
 800492a:	0021      	movs	r1, r4
 800492c:	1c5a      	adds	r2, r3, #1
 800492e:	3145      	adds	r1, #69	@ 0x45
 8004930:	7809      	ldrb	r1, [r1, #0]
 8004932:	18a2      	adds	r2, r4, r2
 8004934:	3243      	adds	r2, #67	@ 0x43
 8004936:	3302      	adds	r3, #2
 8004938:	7011      	strb	r1, [r2, #0]
 800493a:	e7c1      	b.n	80048c0 <_printf_common+0x4c>
 800493c:	0022      	movs	r2, r4
 800493e:	2301      	movs	r3, #1
 8004940:	9901      	ldr	r1, [sp, #4]
 8004942:	9800      	ldr	r0, [sp, #0]
 8004944:	9f08      	ldr	r7, [sp, #32]
 8004946:	321a      	adds	r2, #26
 8004948:	47b8      	blx	r7
 800494a:	3001      	adds	r0, #1
 800494c:	d0e6      	beq.n	800491c <_printf_common+0xa8>
 800494e:	3601      	adds	r6, #1
 8004950:	e7d1      	b.n	80048f6 <_printf_common+0x82>
	...

08004954 <_printf_i>:
 8004954:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004956:	b08b      	sub	sp, #44	@ 0x2c
 8004958:	9206      	str	r2, [sp, #24]
 800495a:	000a      	movs	r2, r1
 800495c:	3243      	adds	r2, #67	@ 0x43
 800495e:	9307      	str	r3, [sp, #28]
 8004960:	9005      	str	r0, [sp, #20]
 8004962:	9203      	str	r2, [sp, #12]
 8004964:	7e0a      	ldrb	r2, [r1, #24]
 8004966:	000c      	movs	r4, r1
 8004968:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800496a:	2a78      	cmp	r2, #120	@ 0x78
 800496c:	d809      	bhi.n	8004982 <_printf_i+0x2e>
 800496e:	2a62      	cmp	r2, #98	@ 0x62
 8004970:	d80b      	bhi.n	800498a <_printf_i+0x36>
 8004972:	2a00      	cmp	r2, #0
 8004974:	d100      	bne.n	8004978 <_printf_i+0x24>
 8004976:	e0bc      	b.n	8004af2 <_printf_i+0x19e>
 8004978:	497b      	ldr	r1, [pc, #492]	@ (8004b68 <_printf_i+0x214>)
 800497a:	9104      	str	r1, [sp, #16]
 800497c:	2a58      	cmp	r2, #88	@ 0x58
 800497e:	d100      	bne.n	8004982 <_printf_i+0x2e>
 8004980:	e090      	b.n	8004aa4 <_printf_i+0x150>
 8004982:	0025      	movs	r5, r4
 8004984:	3542      	adds	r5, #66	@ 0x42
 8004986:	702a      	strb	r2, [r5, #0]
 8004988:	e022      	b.n	80049d0 <_printf_i+0x7c>
 800498a:	0010      	movs	r0, r2
 800498c:	3863      	subs	r0, #99	@ 0x63
 800498e:	2815      	cmp	r0, #21
 8004990:	d8f7      	bhi.n	8004982 <_printf_i+0x2e>
 8004992:	f7fb fbbd 	bl	8000110 <__gnu_thumb1_case_shi>
 8004996:	0016      	.short	0x0016
 8004998:	fff6001f 	.word	0xfff6001f
 800499c:	fff6fff6 	.word	0xfff6fff6
 80049a0:	001ffff6 	.word	0x001ffff6
 80049a4:	fff6fff6 	.word	0xfff6fff6
 80049a8:	fff6fff6 	.word	0xfff6fff6
 80049ac:	003600a1 	.word	0x003600a1
 80049b0:	fff60080 	.word	0xfff60080
 80049b4:	00b2fff6 	.word	0x00b2fff6
 80049b8:	0036fff6 	.word	0x0036fff6
 80049bc:	fff6fff6 	.word	0xfff6fff6
 80049c0:	0084      	.short	0x0084
 80049c2:	0025      	movs	r5, r4
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	3542      	adds	r5, #66	@ 0x42
 80049c8:	1d11      	adds	r1, r2, #4
 80049ca:	6019      	str	r1, [r3, #0]
 80049cc:	6813      	ldr	r3, [r2, #0]
 80049ce:	702b      	strb	r3, [r5, #0]
 80049d0:	2301      	movs	r3, #1
 80049d2:	e0a0      	b.n	8004b16 <_printf_i+0x1c2>
 80049d4:	6818      	ldr	r0, [r3, #0]
 80049d6:	6809      	ldr	r1, [r1, #0]
 80049d8:	1d02      	adds	r2, r0, #4
 80049da:	060d      	lsls	r5, r1, #24
 80049dc:	d50b      	bpl.n	80049f6 <_printf_i+0xa2>
 80049de:	6806      	ldr	r6, [r0, #0]
 80049e0:	601a      	str	r2, [r3, #0]
 80049e2:	2e00      	cmp	r6, #0
 80049e4:	da03      	bge.n	80049ee <_printf_i+0x9a>
 80049e6:	232d      	movs	r3, #45	@ 0x2d
 80049e8:	9a03      	ldr	r2, [sp, #12]
 80049ea:	4276      	negs	r6, r6
 80049ec:	7013      	strb	r3, [r2, #0]
 80049ee:	4b5e      	ldr	r3, [pc, #376]	@ (8004b68 <_printf_i+0x214>)
 80049f0:	270a      	movs	r7, #10
 80049f2:	9304      	str	r3, [sp, #16]
 80049f4:	e018      	b.n	8004a28 <_printf_i+0xd4>
 80049f6:	6806      	ldr	r6, [r0, #0]
 80049f8:	601a      	str	r2, [r3, #0]
 80049fa:	0649      	lsls	r1, r1, #25
 80049fc:	d5f1      	bpl.n	80049e2 <_printf_i+0x8e>
 80049fe:	b236      	sxth	r6, r6
 8004a00:	e7ef      	b.n	80049e2 <_printf_i+0x8e>
 8004a02:	6808      	ldr	r0, [r1, #0]
 8004a04:	6819      	ldr	r1, [r3, #0]
 8004a06:	c940      	ldmia	r1!, {r6}
 8004a08:	0605      	lsls	r5, r0, #24
 8004a0a:	d402      	bmi.n	8004a12 <_printf_i+0xbe>
 8004a0c:	0640      	lsls	r0, r0, #25
 8004a0e:	d500      	bpl.n	8004a12 <_printf_i+0xbe>
 8004a10:	b2b6      	uxth	r6, r6
 8004a12:	6019      	str	r1, [r3, #0]
 8004a14:	4b54      	ldr	r3, [pc, #336]	@ (8004b68 <_printf_i+0x214>)
 8004a16:	270a      	movs	r7, #10
 8004a18:	9304      	str	r3, [sp, #16]
 8004a1a:	2a6f      	cmp	r2, #111	@ 0x6f
 8004a1c:	d100      	bne.n	8004a20 <_printf_i+0xcc>
 8004a1e:	3f02      	subs	r7, #2
 8004a20:	0023      	movs	r3, r4
 8004a22:	2200      	movs	r2, #0
 8004a24:	3343      	adds	r3, #67	@ 0x43
 8004a26:	701a      	strb	r2, [r3, #0]
 8004a28:	6863      	ldr	r3, [r4, #4]
 8004a2a:	60a3      	str	r3, [r4, #8]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	db03      	blt.n	8004a38 <_printf_i+0xe4>
 8004a30:	2104      	movs	r1, #4
 8004a32:	6822      	ldr	r2, [r4, #0]
 8004a34:	438a      	bics	r2, r1
 8004a36:	6022      	str	r2, [r4, #0]
 8004a38:	2e00      	cmp	r6, #0
 8004a3a:	d102      	bne.n	8004a42 <_printf_i+0xee>
 8004a3c:	9d03      	ldr	r5, [sp, #12]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d00c      	beq.n	8004a5c <_printf_i+0x108>
 8004a42:	9d03      	ldr	r5, [sp, #12]
 8004a44:	0030      	movs	r0, r6
 8004a46:	0039      	movs	r1, r7
 8004a48:	f7fb fbf2 	bl	8000230 <__aeabi_uidivmod>
 8004a4c:	9b04      	ldr	r3, [sp, #16]
 8004a4e:	3d01      	subs	r5, #1
 8004a50:	5c5b      	ldrb	r3, [r3, r1]
 8004a52:	702b      	strb	r3, [r5, #0]
 8004a54:	0033      	movs	r3, r6
 8004a56:	0006      	movs	r6, r0
 8004a58:	429f      	cmp	r7, r3
 8004a5a:	d9f3      	bls.n	8004a44 <_printf_i+0xf0>
 8004a5c:	2f08      	cmp	r7, #8
 8004a5e:	d109      	bne.n	8004a74 <_printf_i+0x120>
 8004a60:	6823      	ldr	r3, [r4, #0]
 8004a62:	07db      	lsls	r3, r3, #31
 8004a64:	d506      	bpl.n	8004a74 <_printf_i+0x120>
 8004a66:	6862      	ldr	r2, [r4, #4]
 8004a68:	6923      	ldr	r3, [r4, #16]
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	dc02      	bgt.n	8004a74 <_printf_i+0x120>
 8004a6e:	2330      	movs	r3, #48	@ 0x30
 8004a70:	3d01      	subs	r5, #1
 8004a72:	702b      	strb	r3, [r5, #0]
 8004a74:	9b03      	ldr	r3, [sp, #12]
 8004a76:	1b5b      	subs	r3, r3, r5
 8004a78:	6123      	str	r3, [r4, #16]
 8004a7a:	9b07      	ldr	r3, [sp, #28]
 8004a7c:	0021      	movs	r1, r4
 8004a7e:	9300      	str	r3, [sp, #0]
 8004a80:	9805      	ldr	r0, [sp, #20]
 8004a82:	9b06      	ldr	r3, [sp, #24]
 8004a84:	aa09      	add	r2, sp, #36	@ 0x24
 8004a86:	f7ff fef5 	bl	8004874 <_printf_common>
 8004a8a:	3001      	adds	r0, #1
 8004a8c:	d148      	bne.n	8004b20 <_printf_i+0x1cc>
 8004a8e:	2001      	movs	r0, #1
 8004a90:	4240      	negs	r0, r0
 8004a92:	b00b      	add	sp, #44	@ 0x2c
 8004a94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a96:	2220      	movs	r2, #32
 8004a98:	6809      	ldr	r1, [r1, #0]
 8004a9a:	430a      	orrs	r2, r1
 8004a9c:	6022      	str	r2, [r4, #0]
 8004a9e:	2278      	movs	r2, #120	@ 0x78
 8004aa0:	4932      	ldr	r1, [pc, #200]	@ (8004b6c <_printf_i+0x218>)
 8004aa2:	9104      	str	r1, [sp, #16]
 8004aa4:	0021      	movs	r1, r4
 8004aa6:	3145      	adds	r1, #69	@ 0x45
 8004aa8:	700a      	strb	r2, [r1, #0]
 8004aaa:	6819      	ldr	r1, [r3, #0]
 8004aac:	6822      	ldr	r2, [r4, #0]
 8004aae:	c940      	ldmia	r1!, {r6}
 8004ab0:	0610      	lsls	r0, r2, #24
 8004ab2:	d402      	bmi.n	8004aba <_printf_i+0x166>
 8004ab4:	0650      	lsls	r0, r2, #25
 8004ab6:	d500      	bpl.n	8004aba <_printf_i+0x166>
 8004ab8:	b2b6      	uxth	r6, r6
 8004aba:	6019      	str	r1, [r3, #0]
 8004abc:	07d3      	lsls	r3, r2, #31
 8004abe:	d502      	bpl.n	8004ac6 <_printf_i+0x172>
 8004ac0:	2320      	movs	r3, #32
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	6023      	str	r3, [r4, #0]
 8004ac6:	2e00      	cmp	r6, #0
 8004ac8:	d001      	beq.n	8004ace <_printf_i+0x17a>
 8004aca:	2710      	movs	r7, #16
 8004acc:	e7a8      	b.n	8004a20 <_printf_i+0xcc>
 8004ace:	2220      	movs	r2, #32
 8004ad0:	6823      	ldr	r3, [r4, #0]
 8004ad2:	4393      	bics	r3, r2
 8004ad4:	6023      	str	r3, [r4, #0]
 8004ad6:	e7f8      	b.n	8004aca <_printf_i+0x176>
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	680d      	ldr	r5, [r1, #0]
 8004adc:	1d10      	adds	r0, r2, #4
 8004ade:	6949      	ldr	r1, [r1, #20]
 8004ae0:	6018      	str	r0, [r3, #0]
 8004ae2:	6813      	ldr	r3, [r2, #0]
 8004ae4:	062e      	lsls	r6, r5, #24
 8004ae6:	d501      	bpl.n	8004aec <_printf_i+0x198>
 8004ae8:	6019      	str	r1, [r3, #0]
 8004aea:	e002      	b.n	8004af2 <_printf_i+0x19e>
 8004aec:	066d      	lsls	r5, r5, #25
 8004aee:	d5fb      	bpl.n	8004ae8 <_printf_i+0x194>
 8004af0:	8019      	strh	r1, [r3, #0]
 8004af2:	2300      	movs	r3, #0
 8004af4:	9d03      	ldr	r5, [sp, #12]
 8004af6:	6123      	str	r3, [r4, #16]
 8004af8:	e7bf      	b.n	8004a7a <_printf_i+0x126>
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	1d11      	adds	r1, r2, #4
 8004afe:	6019      	str	r1, [r3, #0]
 8004b00:	6815      	ldr	r5, [r2, #0]
 8004b02:	2100      	movs	r1, #0
 8004b04:	0028      	movs	r0, r5
 8004b06:	6862      	ldr	r2, [r4, #4]
 8004b08:	f000 f858 	bl	8004bbc <memchr>
 8004b0c:	2800      	cmp	r0, #0
 8004b0e:	d001      	beq.n	8004b14 <_printf_i+0x1c0>
 8004b10:	1b40      	subs	r0, r0, r5
 8004b12:	6060      	str	r0, [r4, #4]
 8004b14:	6863      	ldr	r3, [r4, #4]
 8004b16:	6123      	str	r3, [r4, #16]
 8004b18:	2300      	movs	r3, #0
 8004b1a:	9a03      	ldr	r2, [sp, #12]
 8004b1c:	7013      	strb	r3, [r2, #0]
 8004b1e:	e7ac      	b.n	8004a7a <_printf_i+0x126>
 8004b20:	002a      	movs	r2, r5
 8004b22:	6923      	ldr	r3, [r4, #16]
 8004b24:	9906      	ldr	r1, [sp, #24]
 8004b26:	9805      	ldr	r0, [sp, #20]
 8004b28:	9d07      	ldr	r5, [sp, #28]
 8004b2a:	47a8      	blx	r5
 8004b2c:	3001      	adds	r0, #1
 8004b2e:	d0ae      	beq.n	8004a8e <_printf_i+0x13a>
 8004b30:	6823      	ldr	r3, [r4, #0]
 8004b32:	079b      	lsls	r3, r3, #30
 8004b34:	d415      	bmi.n	8004b62 <_printf_i+0x20e>
 8004b36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b38:	68e0      	ldr	r0, [r4, #12]
 8004b3a:	4298      	cmp	r0, r3
 8004b3c:	daa9      	bge.n	8004a92 <_printf_i+0x13e>
 8004b3e:	0018      	movs	r0, r3
 8004b40:	e7a7      	b.n	8004a92 <_printf_i+0x13e>
 8004b42:	0022      	movs	r2, r4
 8004b44:	2301      	movs	r3, #1
 8004b46:	9906      	ldr	r1, [sp, #24]
 8004b48:	9805      	ldr	r0, [sp, #20]
 8004b4a:	9e07      	ldr	r6, [sp, #28]
 8004b4c:	3219      	adds	r2, #25
 8004b4e:	47b0      	blx	r6
 8004b50:	3001      	adds	r0, #1
 8004b52:	d09c      	beq.n	8004a8e <_printf_i+0x13a>
 8004b54:	3501      	adds	r5, #1
 8004b56:	68e3      	ldr	r3, [r4, #12]
 8004b58:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004b5a:	1a9b      	subs	r3, r3, r2
 8004b5c:	42ab      	cmp	r3, r5
 8004b5e:	dcf0      	bgt.n	8004b42 <_printf_i+0x1ee>
 8004b60:	e7e9      	b.n	8004b36 <_printf_i+0x1e2>
 8004b62:	2500      	movs	r5, #0
 8004b64:	e7f7      	b.n	8004b56 <_printf_i+0x202>
 8004b66:	46c0      	nop			@ (mov r8, r8)
 8004b68:	08004d7d 	.word	0x08004d7d
 8004b6c:	08004d8e 	.word	0x08004d8e

08004b70 <memmove>:
 8004b70:	b510      	push	{r4, lr}
 8004b72:	4288      	cmp	r0, r1
 8004b74:	d806      	bhi.n	8004b84 <memmove+0x14>
 8004b76:	2300      	movs	r3, #0
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	d008      	beq.n	8004b8e <memmove+0x1e>
 8004b7c:	5ccc      	ldrb	r4, [r1, r3]
 8004b7e:	54c4      	strb	r4, [r0, r3]
 8004b80:	3301      	adds	r3, #1
 8004b82:	e7f9      	b.n	8004b78 <memmove+0x8>
 8004b84:	188b      	adds	r3, r1, r2
 8004b86:	4298      	cmp	r0, r3
 8004b88:	d2f5      	bcs.n	8004b76 <memmove+0x6>
 8004b8a:	3a01      	subs	r2, #1
 8004b8c:	d200      	bcs.n	8004b90 <memmove+0x20>
 8004b8e:	bd10      	pop	{r4, pc}
 8004b90:	5c8b      	ldrb	r3, [r1, r2]
 8004b92:	5483      	strb	r3, [r0, r2]
 8004b94:	e7f9      	b.n	8004b8a <memmove+0x1a>
	...

08004b98 <_sbrk_r>:
 8004b98:	2300      	movs	r3, #0
 8004b9a:	b570      	push	{r4, r5, r6, lr}
 8004b9c:	4d06      	ldr	r5, [pc, #24]	@ (8004bb8 <_sbrk_r+0x20>)
 8004b9e:	0004      	movs	r4, r0
 8004ba0:	0008      	movs	r0, r1
 8004ba2:	602b      	str	r3, [r5, #0]
 8004ba4:	f7fb ff34 	bl	8000a10 <_sbrk>
 8004ba8:	1c43      	adds	r3, r0, #1
 8004baa:	d103      	bne.n	8004bb4 <_sbrk_r+0x1c>
 8004bac:	682b      	ldr	r3, [r5, #0]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d000      	beq.n	8004bb4 <_sbrk_r+0x1c>
 8004bb2:	6023      	str	r3, [r4, #0]
 8004bb4:	bd70      	pop	{r4, r5, r6, pc}
 8004bb6:	46c0      	nop			@ (mov r8, r8)
 8004bb8:	200002ec 	.word	0x200002ec

08004bbc <memchr>:
 8004bbc:	b2c9      	uxtb	r1, r1
 8004bbe:	1882      	adds	r2, r0, r2
 8004bc0:	4290      	cmp	r0, r2
 8004bc2:	d101      	bne.n	8004bc8 <memchr+0xc>
 8004bc4:	2000      	movs	r0, #0
 8004bc6:	4770      	bx	lr
 8004bc8:	7803      	ldrb	r3, [r0, #0]
 8004bca:	428b      	cmp	r3, r1
 8004bcc:	d0fb      	beq.n	8004bc6 <memchr+0xa>
 8004bce:	3001      	adds	r0, #1
 8004bd0:	e7f6      	b.n	8004bc0 <memchr+0x4>

08004bd2 <memcpy>:
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	b510      	push	{r4, lr}
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d100      	bne.n	8004bdc <memcpy+0xa>
 8004bda:	bd10      	pop	{r4, pc}
 8004bdc:	5ccc      	ldrb	r4, [r1, r3]
 8004bde:	54c4      	strb	r4, [r0, r3]
 8004be0:	3301      	adds	r3, #1
 8004be2:	e7f8      	b.n	8004bd6 <memcpy+0x4>

08004be4 <_realloc_r>:
 8004be4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004be6:	0006      	movs	r6, r0
 8004be8:	000c      	movs	r4, r1
 8004bea:	0015      	movs	r5, r2
 8004bec:	2900      	cmp	r1, #0
 8004bee:	d105      	bne.n	8004bfc <_realloc_r+0x18>
 8004bf0:	0011      	movs	r1, r2
 8004bf2:	f7ff fc51 	bl	8004498 <_malloc_r>
 8004bf6:	0004      	movs	r4, r0
 8004bf8:	0020      	movs	r0, r4
 8004bfa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004bfc:	2a00      	cmp	r2, #0
 8004bfe:	d103      	bne.n	8004c08 <_realloc_r+0x24>
 8004c00:	f7ff fbde 	bl	80043c0 <_free_r>
 8004c04:	2400      	movs	r4, #0
 8004c06:	e7f7      	b.n	8004bf8 <_realloc_r+0x14>
 8004c08:	f000 f81b 	bl	8004c42 <_malloc_usable_size_r>
 8004c0c:	0007      	movs	r7, r0
 8004c0e:	4285      	cmp	r5, r0
 8004c10:	d802      	bhi.n	8004c18 <_realloc_r+0x34>
 8004c12:	0843      	lsrs	r3, r0, #1
 8004c14:	42ab      	cmp	r3, r5
 8004c16:	d3ef      	bcc.n	8004bf8 <_realloc_r+0x14>
 8004c18:	0029      	movs	r1, r5
 8004c1a:	0030      	movs	r0, r6
 8004c1c:	f7ff fc3c 	bl	8004498 <_malloc_r>
 8004c20:	9001      	str	r0, [sp, #4]
 8004c22:	2800      	cmp	r0, #0
 8004c24:	d0ee      	beq.n	8004c04 <_realloc_r+0x20>
 8004c26:	002a      	movs	r2, r5
 8004c28:	42bd      	cmp	r5, r7
 8004c2a:	d900      	bls.n	8004c2e <_realloc_r+0x4a>
 8004c2c:	003a      	movs	r2, r7
 8004c2e:	0021      	movs	r1, r4
 8004c30:	9801      	ldr	r0, [sp, #4]
 8004c32:	f7ff ffce 	bl	8004bd2 <memcpy>
 8004c36:	0021      	movs	r1, r4
 8004c38:	0030      	movs	r0, r6
 8004c3a:	f7ff fbc1 	bl	80043c0 <_free_r>
 8004c3e:	9c01      	ldr	r4, [sp, #4]
 8004c40:	e7da      	b.n	8004bf8 <_realloc_r+0x14>

08004c42 <_malloc_usable_size_r>:
 8004c42:	1f0b      	subs	r3, r1, #4
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	1f18      	subs	r0, r3, #4
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	da01      	bge.n	8004c50 <_malloc_usable_size_r+0xe>
 8004c4c:	580b      	ldr	r3, [r1, r0]
 8004c4e:	18c0      	adds	r0, r0, r3
 8004c50:	4770      	bx	lr
	...

08004c54 <_init>:
 8004c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c56:	46c0      	nop			@ (mov r8, r8)
 8004c58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c5a:	bc08      	pop	{r3}
 8004c5c:	469e      	mov	lr, r3
 8004c5e:	4770      	bx	lr

08004c60 <_fini>:
 8004c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c62:	46c0      	nop			@ (mov r8, r8)
 8004c64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c66:	bc08      	pop	{r3}
 8004c68:	469e      	mov	lr, r3
 8004c6a:	4770      	bx	lr
