// Seed: 3617774134
module module_0 (
    input wand id_0,
    input tri0 id_1,
    output tri1 id_2,
    input uwire id_3,
    output tri id_4,
    input tri id_5,
    output tri1 id_6,
    output wand id_7,
    input supply0 id_8,
    output wand id_9,
    output tri1 id_10,
    output uwire id_11
    , id_13, id_14
);
  assign id_10 = id_1;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input uwire id_2,
    input supply1 id_3,
    output wand id_4,
    input uwire id_5,
    output wor id_6,
    input tri1 id_7,
    input wor id_8
);
  wire id_10;
  assign id_10 = id_5;
  logic id_11;
  ;
  logic id_12;
  logic id_13;
  ;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_1,
      id_2,
      id_1,
      id_8,
      id_6,
      id_6,
      id_5,
      id_4,
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
  assign id_6 = id_13;
  wire id_14;
endmodule
