Fitter report for de10-nano-picorv32-wb-soc_0
Tue Aug 26 14:42:21 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Fitter Netlist Optimizations
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Bidir Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. PLL Usage Summary
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Routing Usage Summary
 26. I/O Rules Summary
 27. I/O Rules Details
 28. I/O Rules Matrix
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Estimated Delay Added for Hold Timing Summary
 32. Estimated Delay Added for Hold Timing Details
 33. Fitter Messages
 34. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Tue Aug 26 14:42:21 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; de10-nano-picorv32-wb-soc_0                     ;
; Top-level Entity Name           ; de10_nano_picorv32_wb_soc                       ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEBA6U23I7                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 1,893 / 41,910 ( 5 % )                          ;
; Total registers                 ; 2436                                            ;
; Total pins                      ; 27 / 314 ( 9 % )                                ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 141,824 / 5,662,720 ( 3 % )                     ;
; Total RAM Blocks                ; 23 / 553 ( 4 % )                                ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                                 ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1 / 6 ( 17 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEBA6U23I7                          ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                          ; Action     ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                        ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; altera_pll_wb_clkgen:clkgen|wrapped_altera_pll:wrapped_altera_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                              ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                         ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|compressed_instr                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|compressed_instr~DUPLICATE                                                           ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[10]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[10]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[12]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[12]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[13]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[13]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[14]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[14]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[15]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[15]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[16]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[16]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[17]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[17]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[18]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[18]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[19]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[19]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[23]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[23]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[24]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[24]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[26]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[26]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[34]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[34]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[41]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[41]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[42]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[42]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[46]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[46]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[57]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[57]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[59]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[59]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[62]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_cycle[62]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[1]                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[1]~DUPLICATE                                                             ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[2]                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[2]~DUPLICATE                                                             ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[4]                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[4]~DUPLICATE                                                             ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[7]                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[7]~DUPLICATE                                                             ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[9]                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[9]~DUPLICATE                                                             ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[14]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[14]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[16]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[16]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[18]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[18]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[20]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[20]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[23]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[23]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[25]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[25]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[26]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[26]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[46]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[46]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[51]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[51]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[55]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[55]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[56]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[56]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[60]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[60]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[61]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[61]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ld_rs1                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ld_rs1~DUPLICATE                                                 ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_trap                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_trap~DUPLICATE                                                   ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_rs2[0]                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_rs2[0]~DUPLICATE                                                             ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_rs2[1]                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_rs2[1]~DUPLICATE                                                             ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_jalr                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_jalr~DUPLICATE                                                                 ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_beq_bne_blt_bge_bltu_bgeu                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_beq_bne_blt_bge_bltu_bgeu~DUPLICATE                                               ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_branch                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_branch~DUPLICATE                                                             ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[0]                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[0]~DUPLICATE                                                             ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[5]                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[5]~DUPLICATE                                                             ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[6]                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[6]~DUPLICATE                                                             ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[9]                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[9]~DUPLICATE                                                             ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[18]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[18]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[23]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[23]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[24]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[24]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[30]                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[30]~DUPLICATE                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[0]                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[0]~DUPLICATE                                                               ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|pcpi_timeout_counter[0]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|pcpi_timeout_counter[0]~DUPLICATE                                                    ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|pcpi_timeout_counter[2]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|pcpi_timeout_counter[2]~DUPLICATE                                                    ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|pcpi_timeout_counter[3]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|pcpi_timeout_counter[3]~DUPLICATE                                                    ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|dividend[20]                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|dividend[20]~DUPLICATE                                    ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|dividend[24]                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|dividend[24]~DUPLICATE                                    ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|dividend[26]                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|dividend[26]~DUPLICATE                                    ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|dividend[30]                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|dividend[30]~DUPLICATE                                    ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|dividend[31]                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|dividend[31]~DUPLICATE                                    ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[2]                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[2]~DUPLICATE                                      ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[4]                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[4]~DUPLICATE                                      ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[20]                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[20]~DUPLICATE                                     ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[22]                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[22]~DUPLICATE                                     ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[24]                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[24]~DUPLICATE                                     ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[25]                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[25]~DUPLICATE                                     ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[27]                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[27]~DUPLICATE                                     ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[29]                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[29]~DUPLICATE                                     ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[38]                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[38]~DUPLICATE                                     ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[51]                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[51]~DUPLICATE                                     ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[55]                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[55]~DUPLICATE                                     ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient_msk[17]                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient_msk[17]~DUPLICATE                                ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient_msk[20]                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient_msk[20]~DUPLICATE                                ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|instr_mulhsu                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|instr_mulhsu~DUPLICATE                                    ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[5]                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[5]~DUPLICATE                                           ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[6]                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[6]~DUPLICATE                                           ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[7]                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[7]~DUPLICATE                                           ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[8]                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[8]~DUPLICATE                                           ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[9]                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[9]~DUPLICATE                                           ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[10]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[10]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[11]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[11]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[13]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[13]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[14]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[14]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[17]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[17]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[18]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[18]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[19]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[19]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[23]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[23]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[25]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[25]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[26]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[26]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[27]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[27]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[28]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[28]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[33]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[33]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[37]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[37]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[38]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[38]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[39]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[39]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[44]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[44]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[46]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[46]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[47]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[47]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[49]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[49]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[50]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[50]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[51]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[51]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[52]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[52]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[54]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[54]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[55]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[55]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[56]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[56]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[57]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[57]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[58]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[58]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rdx[4]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rdx[4]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rdx[36]                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rdx[36]~DUPLICATE                                         ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rdx[44]                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rdx[44]~DUPLICATE                                         ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[1]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[1]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[2]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[2]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[3]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[3]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[5]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[5]~DUPLICATE                                          ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[13]                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[13]~DUPLICATE                                         ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[18]                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[18]~DUPLICATE                                         ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[26]                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[26]~DUPLICATE                                         ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[28]                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[28]~DUPLICATE                                         ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[31]                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[31]~DUPLICATE                                         ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[36]                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[36]~DUPLICATE                                         ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[37]                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[37]~DUPLICATE                                         ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[38]                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[38]~DUPLICATE                                         ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[39]                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[39]~DUPLICATE                                         ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[40]                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[40]~DUPLICATE                                         ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[45]                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[45]~DUPLICATE                                         ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[59]                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[59]~DUPLICATE                                         ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[61]                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[61]~DUPLICATE                                         ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[4]                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[4]~DUPLICATE                                                             ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[5]                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[5]~DUPLICATE                                                             ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[6]                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[6]~DUPLICATE                                                             ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[0]                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[0]~DUPLICATE                                                                 ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[3]                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[3]~DUPLICATE                                                                 ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[6]                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[6]~DUPLICATE                                                                 ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[7]                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[7]~DUPLICATE                                                                 ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[10]                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[10]~DUPLICATE                                                                ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[12]                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[12]~DUPLICATE                                                                ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[13]                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[13]~DUPLICATE                                                                ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[15]                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[15]~DUPLICATE                                                                ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[19]                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[19]~DUPLICATE                                                                ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[21]                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[21]~DUPLICATE                                                                ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[22]                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[22]~DUPLICATE                                                                ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[27]                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[27]~DUPLICATE                                                                ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]~DUPLICATE                                                                ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[29]~DUPLICATE                                                                ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[3]                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[3]~DUPLICATE                                                                 ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[9]                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[9]~DUPLICATE                                                                 ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[18]                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[18]~DUPLICATE                                                                ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[26]                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[26]~DUPLICATE                                                                ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[29]                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[29]~DUPLICATE                                                                ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_sh[0]                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_sh[0]~DUPLICATE                                                                  ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_sh[2]                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_sh[2]~DUPLICATE                                                                  ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_adr_o[3]                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_adr_o[3]~DUPLICATE                                                                                      ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_adr_o[8]                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_adr_o[8]~DUPLICATE                                                                                      ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_adr_o[20]                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_adr_o[20]~DUPLICATE                                                                                     ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_adr_o[31]                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_adr_o[31]~DUPLICATE                                                                                     ;                  ;                       ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_cyc_o                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_cyc_o~DUPLICATE                                                                                         ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[0]                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[0]~DUPLICATE                                                                                   ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[1]                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[1]~DUPLICATE                                                                                   ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[2]                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[2]~DUPLICATE                                                                                   ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[3]                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[3]~DUPLICATE                                                                                   ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[5]                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[5]~DUPLICATE                                                                                   ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[7]                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[7]~DUPLICATE                                                                                   ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[0]                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[0]~DUPLICATE                                                                                  ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[1]                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[1]~DUPLICATE                                                                                  ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[6]                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[6]~DUPLICATE                                                                                  ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[8]                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dlc[8]~DUPLICATE                                                                                  ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|iir[0]                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|iir[0]~DUPLICATE                                                                                  ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|iir[1]                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|iir[1]~DUPLICATE                                                                                  ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr1r~DUPLICATE                                                                                   ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr2r~DUPLICATE                                                                                   ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr4r~DUPLICATE                                                                                   ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r~DUPLICATE                                                                                   ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]~DUPLICATE                                                                                  ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|thre_int_pnd                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|thre_int_pnd~DUPLICATE                                                                            ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]~DUPLICATE                                                  ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[2]~DUPLICATE                                                  ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]~DUPLICATE                                                    ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]~DUPLICATE                                                    ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[6]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[6]~DUPLICATE                                                    ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rparity~DUPLICATE                                                          ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[3]                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[3]~DUPLICATE                                                        ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[5]                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[5]~DUPLICATE                                                        ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[6]~DUPLICATE                                                        ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[7]~DUPLICATE                                                        ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[1]                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[1]~DUPLICATE                                                        ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[3]~DUPLICATE                                                        ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]~DUPLICATE                                     ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[3]~DUPLICATE                                     ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][0]                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][0]~DUPLICATE                                    ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]~DUPLICATE                                        ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]~DUPLICATE                                        ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[0]~DUPLICATE                                                  ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[1]~DUPLICATE                                                  ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[1]~DUPLICATE                               ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]~DUPLICATE                               ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]~DUPLICATE                                  ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1]~DUPLICATE                                  ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]~DUPLICATE                                  ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_adr_is[0]                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_adr_is[0]~DUPLICATE                                                                      ;                  ;                       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_adr_is[2]                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_adr_is[2]~DUPLICATE                                                                      ;                  ;                       ;
; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|adr_r[6]                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|adr_r[6]~DUPLICATE                                                                  ;                  ;                       ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[6]                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[6]~DUPLICATE                        ;                  ;                       ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[12]                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[12]~DUPLICATE                       ;                  ;                       ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[16]                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[16]~DUPLICATE                       ;                  ;                       ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[17]                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[17]~DUPLICATE                       ;                  ;                       ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|full_o     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|full_o~DUPLICATE     ;                  ;                       ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|first_req                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|first_req~DUPLICATE                         ;                  ;                       ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.IDLE                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.IDLE~DUPLICATE                     ;                  ;                       ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.WRITE                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.WRITE~DUPLICATE                    ;                  ;                       ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_adr[6]                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_adr[6]~DUPLICATE                        ;                  ;                       ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_adr[13]                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_adr[13]~DUPLICATE                       ;                  ;                       ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_adr[17]                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_adr[17]~DUPLICATE                       ;                  ;                       ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|full_o     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|full_o~DUPLICATE     ;                  ;                       ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr[0] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr[0]~DUPLICATE ;                  ;                       ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|first_req                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|first_req~DUPLICATE                         ;                  ;                       ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.IDLE                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.IDLE~DUPLICATE                     ;                  ;                       ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.WRITE                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.WRITE~DUPLICATE                    ;                  ;                       ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_write_ack                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_write_ack~DUPLICATE                      ;                  ;                       ;
; picorv32_wb_soc:soc|wb_spimemio:spi0memio|buffer[4]                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|wb_spimemio:spi0memio|buffer[4]~DUPLICATE                                                                                           ;                  ;                       ;
; picorv32_wb_soc:soc|wb_spimemio:spi0memio|buffer[10]                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|wb_spimemio:spi0memio|buffer[10]~DUPLICATE                                                                                          ;                  ;                       ;
; picorv32_wb_soc:soc|wb_spimemio:spi0memio|buffer[20]                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|wb_spimemio:spi0memio|buffer[20]~DUPLICATE                                                                                          ;                  ;                       ;
; picorv32_wb_soc:soc|wb_spimemio:spi0memio|buffer[29]                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|wb_spimemio:spi0memio|buffer[29]~DUPLICATE                                                                                          ;                  ;                       ;
; picorv32_wb_soc:soc|wb_spimemio:spi0memio|xfer_cnt[0]                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picorv32_wb_soc:soc|wb_spimemio:spi0memio|xfer_cnt[0]~DUPLICATE                                                                                         ;                  ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5208 ) ; 0.00 % ( 0 / 5208 )        ; 0.00 % ( 0 / 5208 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5208 ) ; 0.00 % ( 0 / 5208 )        ; 0.00 % ( 0 / 5208 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5201 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 7 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/de10-nano-picorv32-wb-soc_0.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,893 / 41,910        ; 5 %   ;
; ALMs needed [=A-B+C]                                        ; 1,893                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,109 / 41,910        ; 5 %   ;
;         [a] ALMs used for LUT logic and registers           ; 604                   ;       ;
;         [b] ALMs used for LUT logic                         ; 1,022                 ;       ;
;         [c] ALMs used for registers                         ; 483                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 257 / 41,910          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 41 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 7                     ;       ;
;         [c] Due to LAB input limits                         ; 34                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 292 / 4,191           ; 7 %   ;
;     -- Logic LABs                                           ; 292                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 2,731                 ;       ;
;     -- 7 input functions                                    ; 40                    ;       ;
;     -- 6 input functions                                    ; 539                   ;       ;
;     -- 5 input functions                                    ; 579                   ;       ;
;     -- 4 input functions                                    ; 489                   ;       ;
;     -- <=3 input functions                                  ; 1,084                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 600                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 2,436                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 2,173 / 83,820        ; 3 %   ;
;         -- Secondary logic registers                        ; 263 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 2,211                 ;       ;
;         -- Routing optimization registers                   ; 225                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 27 / 314              ; 9 %   ;
;     -- Clock pins                                           ; 4 / 8                 ; 50 %  ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 23 / 553              ; 4 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 141,824 / 5,662,720   ; 3 %   ;
; Total block memory implementation bits                      ; 235,520 / 5,662,720   ; 4 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 112               ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 2                     ;       ;
;     -- Global clocks                                        ; 1 / 16                ; 6 %   ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 1.8% / 1.9% / 1.4%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 20.7% / 22.3% / 15.7% ;       ;
; Maximum fan-out                                             ; 2461                  ;       ;
; Highest non-global fan-out                                  ; 1231                  ;       ;
; Total fan-out                                               ; 21572                 ;       ;
; Average fan-out                                             ; 3.68                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                          ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1893 / 41910 ( 5 % )  ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1893                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2109 / 41910 ( 5 % )  ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 604                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1022                  ; 0                              ;
;         [c] ALMs used for registers                         ; 483                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 257 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 41 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 7                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 34                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                            ;
;                                                             ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 292 / 4191 ( 7 % )    ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 292                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 2731                  ; 0                              ;
;     -- 7 input functions                                    ; 40                    ; 0                              ;
;     -- 6 input functions                                    ; 539                   ; 0                              ;
;     -- 5 input functions                                    ; 579                   ; 0                              ;
;     -- 4 input functions                                    ; 489                   ; 0                              ;
;     -- <=3 input functions                                  ; 1084                  ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 600                   ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                ;
;         -- Primary logic registers                          ; 2173 / 83820 ( 3 % )  ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 263 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                ;
;         -- Design implementation registers                  ; 2211                  ; 0                              ;
;         -- Routing optimization registers                   ; 225                   ; 0                              ;
;                                                             ;                       ;                                ;
;                                                             ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                              ;
; I/O pins                                                    ; 26                    ; 1                              ;
; I/O registers                                               ; 0                     ; 0                              ;
; Total block memory bits                                     ; 141824                ; 0                              ;
; Total block memory implementation bits                      ; 235520                ; 0                              ;
; M10K block                                                  ; 23 / 553 ( 4 % )      ; 0 / 553 ( 0 % )                ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 1 / 116 ( < 1 % )              ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 1 / 54 ( 1 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
;                                                             ;                       ;                                ;
; Connections                                                 ;                       ;                                ;
;     -- Input Connections                                    ; 2478                  ; 0                              ;
;     -- Registered Input Connections                         ; 2436                  ; 0                              ;
;     -- Output Connections                                   ; 16                    ; 2462                           ;
;     -- Registered Output Connections                        ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Internal Connections                                        ;                       ;                                ;
;     -- Total Connections                                    ; 21912                 ; 2494                           ;
;     -- Registered Connections                               ; 12221                 ; 0                              ;
;                                                             ;                       ;                                ;
; External Connections                                        ;                       ;                                ;
;     -- Top                                                  ; 32                    ; 2462                           ;
;     -- hard_block:auto_generated_inst                       ; 2462                  ; 0                              ;
;                                                             ;                       ;                                ;
; Partition Interface                                         ;                       ;                                ;
;     -- Input Ports                                          ; 3                     ; 1                              ;
;     -- Output Ports                                         ; 8                     ; 2                              ;
;     -- Bidir Ports                                          ; 16                    ; 0                              ;
;                                                             ;                       ;                                ;
; Registered Ports                                            ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                              ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; CLOCK_50 ; V11   ; 3B       ; 32           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]   ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]   ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED[0] ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1] ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2] ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3] ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4] ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5] ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6] ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7] ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; GPIO_0[0] ; V12   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[1] ; E8    ; 8A       ; 38           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[2] ; W12   ; 3B       ; 40           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[3] ; D11   ; 8A       ; 32           ; 81           ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[4] ; D8    ; 8A       ; 38           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[5] ; AH13  ; 4A       ; 60           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[6] ; AF7   ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[7] ; AH14  ; 4A       ; 62           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[0] ; Y15   ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[1] ; AC24  ; 5A       ; 89           ; 8            ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[2] ; AA15  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[3] ; AD26  ; 5A       ; 89           ; 6            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[4] ; AG28  ; 4A       ; 86           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[5] ; AF28  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[6] ; AE25  ; 5A       ; 89           ; 6            ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[7] ; AF27  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 4 / 32 ( 13 % )  ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 9 / 68 ( 13 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 11 / 16 ( 69 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 0 / 7 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 3 / 6 ( 50 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; GPIO_1[2]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 46         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 220        ; 5A             ; GPIO_1[1]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; GPIO_1[3]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 216        ; 5A             ; GPIO_1[6]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE26     ; 214        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 118        ; 3B             ; GPIO_0[6]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 212        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; GPIO_1[7]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF28     ; 209        ; 4A             ; GPIO_1[5]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; GPIO_1[4]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 153        ; 4A             ; GPIO_0[5]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; GPIO_0[7]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; GPIO_0[4]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; GPIO_0[3]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; GPIO_0[1]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; GPIO_0[0]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 128        ; 3B             ; GPIO_0[2]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 223        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W24      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 42         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; GPIO_1[0]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 221        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------+
; I/O Assignment Warnings                          ;
+-----------+--------------------------------------+
; Pin Name  ; Reason                               ;
+-----------+--------------------------------------+
; LED[0]    ; Missing drive strength and slew rate ;
; LED[1]    ; Missing drive strength and slew rate ;
; LED[2]    ; Missing drive strength and slew rate ;
; LED[3]    ; Missing drive strength and slew rate ;
; LED[4]    ; Missing drive strength and slew rate ;
; LED[5]    ; Missing drive strength and slew rate ;
; LED[6]    ; Missing drive strength and slew rate ;
; LED[7]    ; Missing drive strength and slew rate ;
; GPIO_0[0] ; Missing drive strength and slew rate ;
; GPIO_0[1] ; Missing drive strength and slew rate ;
; GPIO_0[2] ; Missing drive strength and slew rate ;
; GPIO_0[3] ; Missing drive strength and slew rate ;
; GPIO_0[4] ; Missing drive strength and slew rate ;
; GPIO_0[5] ; Missing drive strength and slew rate ;
; GPIO_0[6] ; Missing drive strength and slew rate ;
; GPIO_0[7] ; Missing drive strength and slew rate ;
; GPIO_1[0] ; Missing drive strength and slew rate ;
; GPIO_1[1] ; Missing drive strength and slew rate ;
; GPIO_1[2] ; Missing drive strength and slew rate ;
; GPIO_1[3] ; Missing drive strength and slew rate ;
; GPIO_1[4] ; Missing drive strength and slew rate ;
; GPIO_1[5] ; Missing drive strength and slew rate ;
; GPIO_1[6] ; Missing drive strength and slew rate ;
; GPIO_1[7] ; Missing drive strength and slew rate ;
+-----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                         ;                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; altera_pll_wb_clkgen:clkgen|wrapped_altera_pll:wrapped_altera_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                                         ; Integer PLL                ;
;     -- PLL Location                                                                                                                     ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                                          ; Global Clock               ;
;     -- PLL Bandwidth                                                                                                                    ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                          ; 800000 to 400000 Hz        ;
;     -- Reference Clock Frequency                                                                                                        ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                       ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                ; 360.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                               ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                                                ; 41.666667 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                ; 111.111111 MHz             ;
;     -- PLL Enable                                                                                                                       ; On                         ;
;     -- PLL Fractional Division                                                                                                          ; N/A                        ;
;     -- M Counter                                                                                                                        ; 36                         ;
;     -- N Counter                                                                                                                        ; 5                          ;
;     -- IOPLL Self RST                                                                                                                   ; Off                        ;
;     -- PLL Refclk Select                                                                                                                ;                            ;
;             -- PLL Refclk Select Location                                                                                               ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                       ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                       ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                          ; N/A                        ;
;             -- CORECLKIN source                                                                                                         ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                       ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                        ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                         ; N/A                        ;
;             -- CLKIN(0) source                                                                                                          ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                                          ; N/A                        ;
;             -- CLKIN(2) source                                                                                                          ; N/A                        ;
;             -- CLKIN(3) source                                                                                                          ; N/A                        ;
;     -- PLL Output Counter                                                                                                               ;                            ;
;         -- altera_pll_wb_clkgen:clkgen|wrapped_altera_pll:wrapped_altera_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                   ; 24.0 MHz                   ;
;             -- Output Clock Location                                                                                                    ; PLLOUTPUTCOUNTER_X0_Y21_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                   ; On                         ;
;             -- Duty Cycle                                                                                                               ; 50.0000                    ;
;             -- Phase Shift                                                                                                              ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                ; 15                         ;
;             -- C Counter PH Mux PRST                                                                                                    ; 0                          ;
;             -- C Counter PRST                                                                                                           ; 1                          ;
;                                                                                                                                         ;                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                                 ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                        ; Entity Name               ; Library Name ;
+------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |de10_nano_picorv32_wb_soc                                 ; 1892.5 (0.5)         ; 2108.5 (0.5)                     ; 256.5 (0.0)                                       ; 40.5 (0.0)                       ; 0.0 (0.0)            ; 2731 (1)            ; 2436 (0)                  ; 0 (0)         ; 141824            ; 23    ; 0          ; 27   ; 0            ; |de10_nano_picorv32_wb_soc                                                                                                                                                                                                                                 ; de10_nano_picorv32_wb_soc ; work         ;
;    |altera_pll_wb_clkgen:clkgen|                           ; 1.4 (1.4)            ; 7.3 (7.3)                        ; 5.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|altera_pll_wb_clkgen:clkgen                                                                                                                                                                                                     ; altera_pll_wb_clkgen      ; work         ;
;       |wrapped_altera_pll:wrapped_altera_pll|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|altera_pll_wb_clkgen:clkgen|wrapped_altera_pll:wrapped_altera_pll                                                                                                                                                               ; wrapped_altera_pll        ; work         ;
;          |altera_pll:altera_pll_i|                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|altera_pll_wb_clkgen:clkgen|wrapped_altera_pll:wrapped_altera_pll|altera_pll:altera_pll_i                                                                                                                                       ; altera_pll                ; work         ;
;    |picorv32_wb_soc:soc|                                   ; 1890.6 (0.0)         ; 2100.7 (0.0)                     ; 250.6 (0.0)                                       ; 40.5 (0.0)                       ; 0.0 (0.0)            ; 2729 (0)            ; 2420 (0)                  ; 0 (0)         ; 141824            ; 23    ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc                                                                                                                                                                                                             ; picorv32_wb_soc           ; work         ;
;       |gpio:gpio0|                                         ; 7.5 (7.5)            ; 10.5 (10.5)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|gpio:gpio0                                                                                                                                                                                                  ; gpio                      ; work         ;
;       |picorv32_wb:picorv32_wb|                            ; 1384.7 (32.2)        ; 1433.4 (47.6)                    ; 88.7 (15.4)                                       ; 40.0 (0.0)                       ; 0.0 (0.0)            ; 1931 (15)           ; 1422 (109)                ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb                                                                                                                                                                                     ; picorv32_wb               ; work         ;
;          |picorv32:picorv32_core|                          ; 1352.6 (978.7)       ; 1385.8 (1008.3)                  ; 73.3 (59.3)                                       ; 40.0 (29.6)                      ; 0.0 (0.0)            ; 1916 (1447)         ; 1313 (786)                ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core                                                                                                                                                              ; picorv32                  ; work         ;
;             |altsyncram:cpuregs_rtl_0|                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0                                                                                                                                     ; altsyncram                ; work         ;
;                |altsyncram_d2k1:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_d2k1:auto_generated                                                                                                      ; altsyncram_d2k1           ; work         ;
;             |altsyncram:cpuregs_rtl_1|                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1                                                                                                                                     ; altsyncram                ; work         ;
;                |altsyncram_d2k1:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_d2k1:auto_generated                                                                                                      ; altsyncram_d2k1           ; work         ;
;             |picorv32_pcpi_div:pcpi_div|                   ; 223.3 (223.3)        ; 229.6 (229.6)                    ; 13.2 (13.2)                                       ; 6.9 (6.9)                        ; 0.0 (0.0)            ; 333 (333)           ; 218 (218)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div                                                                                                                                   ; picorv32_pcpi_div         ; work         ;
;             |picorv32_pcpi_mul:pcpi_mul|                   ; 150.6 (150.6)        ; 147.9 (147.9)                    ; 0.7 (0.7)                                         ; 3.5 (3.5)                        ; 0.0 (0.0)            ; 136 (136)           ; 309 (309)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul                                                                                                                                   ; picorv32_pcpi_mul         ; work         ;
;       |uart_top:uart16550|                                 ; 327.8 (0.0)          ; 423.8 (0.0)                      ; 96.5 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 503 (0)             ; 588 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550                                                                                                                                                                                          ; uart_top                  ; work         ;
;          |uart_regs:regs|                                  ; 318.8 (80.7)         ; 413.1 (91.4)                     ; 94.8 (11.1)                                       ; 0.5 (0.3)                        ; 0.0 (0.0)            ; 496 (148)           ; 560 (127)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs                                                                                                                                                                           ; uart_regs                 ; work         ;
;             |uart_receiver:receiver|                       ; 157.2 (56.0)         ; 204.7 (62.2)                     ; 47.6 (6.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 241 (102)           ; 261 (66)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver                                                                                                                                                    ; uart_receiver             ; work         ;
;                |uart_rfifo:fifo_rx|                        ; 101.2 (52.7)         ; 142.5 (63.5)                     ; 41.3 (10.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 139 (83)            ; 195 (67)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx                                                                                                                                 ; uart_rfifo                ; work         ;
;                   |raminfr:rfifo|                          ; 48.5 (48.5)          ; 79.0 (79.0)                      ; 30.5 (30.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (56)             ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo                                                                                                                   ; raminfr                   ; work         ;
;             |uart_sync_flops:i_uart_sync_flops|            ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops                                                                                                                                         ; uart_sync_flops           ; work         ;
;             |uart_transmitter:transmitter|                 ; 80.4 (22.6)          ; 116.3 (24.0)                     ; 36.1 (1.6)                                        ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 106 (32)            ; 170 (24)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter                                                                                                                                              ; uart_transmitter          ; work         ;
;                |uart_tfifo:fifo_tx|                        ; 57.8 (9.7)           ; 92.3 (10.0)                      ; 34.5 (0.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (18)             ; 146 (18)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx                                                                                                                           ; uart_tfifo                ; work         ;
;                   |raminfr:tfifo|                          ; 48.2 (48.2)          ; 82.3 (82.3)                      ; 34.2 (34.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (56)             ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo                                                                                                             ; raminfr                   ; work         ;
;          |uart_wb:wb_interface|                            ; 9.1 (9.1)            ; 10.7 (10.7)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface                                                                                                                                                                     ; uart_wb                   ; work         ;
;       |wb_bootrom:bootrom|                                 ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_bootrom:bootrom                                                                                                                                                                                          ; wb_bootrom                ; work         ;
;          |altsyncram:mem_rtl_0|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_bootrom:bootrom|altsyncram:mem_rtl_0                                                                                                                                                                     ; altsyncram                ; work         ;
;             |altsyncram_g1f1:auto_generated|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_bootrom:bootrom|altsyncram:mem_rtl_0|altsyncram_g1f1:auto_generated                                                                                                                                      ; altsyncram_g1f1           ; work         ;
;       |wb_intercon:wb_intercon0|                           ; 44.7 (0.0)           ; 44.7 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_intercon:wb_intercon0                                                                                                                                                                                    ; wb_intercon               ; work         ;
;          |wb_mux:wb_mux_picorv32|                          ; 44.7 (44.7)          ; 44.7 (44.7)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (89)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_intercon:wb_intercon0|wb_mux:wb_mux_picorv32                                                                                                                                                             ; wb_mux                    ; work         ;
;       |wb_ram:sram0|                                       ; 3.4 (0.0)            ; 7.6 (0.0)                        ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 14 (0)                    ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0                                                                                                                                                                                                ; wb_ram                    ; work         ;
;          |wb_ram_generic:wb_ram_generic.ram0|              ; 3.4 (3.4)            ; 7.6 (7.6)                        ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 14 (14)                   ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0                                                                                                                                                             ; wb_ram_generic            ; work         ;
;             |altsyncram:mem[0][15]__3|                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][15]__3                                                                                                                                    ; altsyncram                ; work         ;
;                |altsyncram_s9n1:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][15]__3|altsyncram_s9n1:auto_generated                                                                                                     ; altsyncram_s9n1           ; work         ;
;             |altsyncram:mem[0][23]__2|                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][23]__2                                                                                                                                    ; altsyncram                ; work         ;
;                |altsyncram_s9n1:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][23]__2|altsyncram_s9n1:auto_generated                                                                                                     ; altsyncram_s9n1           ; work         ;
;             |altsyncram:mem[0][31]__1|                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][31]__1                                                                                                                                    ; altsyncram                ; work         ;
;                |altsyncram_s9n1:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][31]__1|altsyncram_s9n1:auto_generated                                                                                                     ; altsyncram_s9n1           ; work         ;
;             |altsyncram:mem[0][7]__4|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][7]__4                                                                                                                                     ; altsyncram                ; work         ;
;                |altsyncram_s9n1:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][7]__4|altsyncram_s9n1:auto_generated                                                                                                      ; altsyncram_s9n1           ; work         ;
;       |wb_sdram_ctrl:wb_sdram_ctrl0|                       ; 88.8 (0.0)           ; 143.9 (0.0)                      ; 55.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 152 (0)             ; 299 (0)                   ; 0 (0)         ; 512               ; 4     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0                                                                                                                                                                                ; wb_sdram_ctrl             ; work         ;
;          |wb_port_arbiter:wb_port_arbiter|                 ; 88.8 (25.8)          ; 143.9 (31.4)                     ; 55.1 (5.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 152 (0)             ; 299 (120)                 ; 0 (0)         ; 512               ; 4     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter                                                                                                                                                ; wb_port_arbiter           ; work         ;
;             |wb_port:wbports[0].wb_port|                   ; 32.2 (28.8)          ; 56.2 (52.9)                      ; 24.0 (24.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (70)             ; 89 (84)                   ; 0 (0)         ; 256               ; 2     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port                                                                                                                     ; wb_port                   ; work         ;
;                |bufram:bufram|                             ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 2     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram                                                                                                       ; bufram                    ; work         ;
;                   |dpram_altera:dpram_altera.dpram_altera| ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 256               ; 2     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera                                                                ; dpram_altera              ; work         ;
;                      |altsyncram:altsyncram_component|     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 2     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component                                ; altsyncram                ; work         ;
;                         |altsyncram_cl22:auto_generated|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 2     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated ; altsyncram_cl22           ; work         ;
;                |dual_clock_fifo:wrfifo|                    ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo                                                                                              ; dual_clock_fifo           ; work         ;
;             |wb_port:wbports[1].wb_port|                   ; 30.9 (27.6)          ; 56.2 (52.8)                      ; 25.3 (25.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (70)             ; 90 (84)                   ; 0 (0)         ; 256               ; 2     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port                                                                                                                     ; wb_port                   ; work         ;
;                |bufram:bufram|                             ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 2     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram                                                                                                       ; bufram                    ; work         ;
;                   |dpram_altera:dpram_altera.dpram_altera| ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 256               ; 2     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera                                                                ; dpram_altera              ; work         ;
;                      |altsyncram:altsyncram_component|     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 2     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component                                ; altsyncram                ; work         ;
;                         |altsyncram_cl22:auto_generated|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 2     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated ; altsyncram_cl22           ; work         ;
;                |dual_clock_fifo:wrfifo|                    ; 2.7 (2.7)            ; 2.8 (2.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo                                                                                              ; dual_clock_fifo           ; work         ;
;       |wb_spimemio:spi0memio|                              ; 32.9 (32.9)          ; 36.0 (36.0)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 76 (76)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_spimemio:spi0memio                                                                                                                                                                                       ; wb_spimemio               ; work         ;
+------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                      ;
+-----------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name      ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-----------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; KEY[0]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; LED[0]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[2]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[4]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[5]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[6]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[7]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[0] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[0] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[1] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[2] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[3] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[4] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[5] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[6] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[7] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_50  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+-----------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                           ;
+------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                        ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY[0]                                                                                                     ;                   ;         ;
; KEY[1]                                                                                                     ;                   ;         ;
; GPIO_0[0]                                                                                                  ;                   ;         ;
; GPIO_0[1]                                                                                                  ;                   ;         ;
; GPIO_0[2]                                                                                                  ;                   ;         ;
;      - GPIO_1[2]~output                                                                                    ; 0                 ; 0       ;
;      - picorv32_wb_soc:soc|gpio:gpio0|wb_dat_o~0                                                           ; 0                 ; 0       ;
; GPIO_0[3]                                                                                                  ;                   ;         ;
;      - GPIO_1[3]~output                                                                                    ; 1                 ; 0       ;
;      - picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops|flop_0[0]~0 ; 1                 ; 0       ;
; GPIO_0[4]                                                                                                  ;                   ;         ;
; GPIO_0[5]                                                                                                  ;                   ;         ;
;      - GPIO_1[5]~output                                                                                    ; 1                 ; 0       ;
; GPIO_0[6]                                                                                                  ;                   ;         ;
; GPIO_0[7]                                                                                                  ;                   ;         ;
;      - GPIO_1[7]~output                                                                                    ; 1                 ; 0       ;
; GPIO_1[0]                                                                                                  ;                   ;         ;
; GPIO_1[1]                                                                                                  ;                   ;         ;
; GPIO_1[2]                                                                                                  ;                   ;         ;
; GPIO_1[3]                                                                                                  ;                   ;         ;
; GPIO_1[4]                                                                                                  ;                   ;         ;
; GPIO_1[5]                                                                                                  ;                   ;         ;
; GPIO_1[6]                                                                                                  ;                   ;         ;
; GPIO_1[7]                                                                                                  ;                   ;         ;
; CLOCK_50                                                                                                   ;                   ;         ;
+------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                     ; Location                   ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_pll_wb_clkgen:clkgen|wb_rst_shr[15]                                                                                                                               ; FF_X56_Y14_N11             ; 1231    ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; altera_pll_wb_clkgen:clkgen|wrapped_altera_pll:wrapped_altera_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                 ; PLLOUTPUTCOUNTER_X0_Y21_N1 ; 2459    ; Clock                                               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; picorv32_wb_soc:soc|gpio:gpio0|gpio_dir_o[4]~0                                                                                                                           ; MLABCELL_X39_Y16_N0        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|gpio:gpio0|gpio_o[3]~1                                                                                                                               ; MLABCELL_X39_Y16_N30       ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[16]~0                                                                                                              ; LABCELL_X45_Y16_N6         ; 22      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[1]~1                                                                                                               ; LABCELL_X42_Y18_N51        ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[7]~4                                                                                                               ; LABCELL_X45_Y16_N15        ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Mux111~0                                                                                              ; LABCELL_X48_Y16_N9         ; 28      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|alu_out_q[10]~0                                                                                       ; LABCELL_X61_Y16_N57        ; 31      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|always15~0                                                                                            ; LABCELL_X67_Y18_N51        ; 96      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|always16~0                                                                                            ; MLABCELL_X59_Y17_N39       ; 4       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|always9~0                                                                                             ; LABCELL_X55_Y14_N18        ; 70      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|always9~1                                                                                             ; LABCELL_X53_Y14_N51        ; 62      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|comb~0                                                                                                ; LABCELL_X51_Y18_N33        ; 37      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_shift                                                                             ; FF_X57_Y14_N44             ; 79      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoder_trigger                                                                                       ; FF_X56_Y16_N11             ; 39      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_addi~0                                                                                          ; LABCELL_X57_Y16_N0         ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_rd[4]~0                                                                                       ; LABCELL_X56_Y16_N21        ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_16bit_buffer[0]~1                                                                                 ; LABCELL_X51_Y14_N36        ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_addr[16]~0                                                                                        ; LABCELL_X60_Y20_N54        ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[11]~0                                                                                     ; LABCELL_X51_Y18_N45        ; 78      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[11]~20                                                                                    ; LABCELL_X48_Y17_N36        ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[18]~3                                                                                     ; LABCELL_X53_Y16_N3         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[21]~43                                                                                    ; MLABCELL_X52_Y15_N48       ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[7]~10                                                                                     ; LABCELL_X53_Y15_N42        ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[1]~5                                                                                        ; LABCELL_X56_Y14_N30        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_wdata[0]~0                                                                                        ; LABCELL_X56_Y18_N6         ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_wordsize.00                                                                                       ; FF_X55_Y15_N32             ; 26      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_wordsize.10                                                                                       ; FF_X55_Y15_N11             ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_wstrb[3]~3                                                                                        ; LABCELL_X51_Y14_N48        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|dividend[1]~2                                                              ; LABCELL_X70_Y20_N30        ; 37      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|outsign                                                                    ; FF_X70_Y20_N8              ; 33      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|quotient_msk[31]~0                                                         ; LABCELL_X70_Y20_N51        ; 107     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|start                                                                      ; LABCELL_X83_Y15_N30        ; 181     ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|WideOr0~0                                                                  ; LABCELL_X67_Y20_N0         ; 34      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|always3~0                                                                  ; LABCELL_X74_Y17_N12        ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|mul_waiting                                                                ; FF_X74_Y18_N32             ; 269     ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[24]~0                                                                                     ; LABCELL_X60_Y19_N24        ; 147     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[1]~2                                                                                          ; LABCELL_X56_Y15_N12        ; 43      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]~0                                                                                          ; LABCELL_X62_Y16_N6         ; 40      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[20]~2                                                                                         ; MLABCELL_X59_Y15_N39       ; 27      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[9]~1                                                                                          ; LABCELL_X62_Y17_N18        ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[18]~6                                                                                         ; LABCELL_X53_Y18_N12        ; 19      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_sh[1]~2                                                                                           ; LABCELL_X62_Y16_N9         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_dat_o[11]~0                                                                                                              ; LABCELL_X42_Y18_N57        ; 70      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|always31~0                                                                                                         ; LABCELL_X29_Y14_N21        ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|always4~0                                                                                                          ; MLABCELL_X34_Y14_N27       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|always6~0                                                                                                          ; MLABCELL_X34_Y14_N51       ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|always7~0                                                                                                          ; MLABCELL_X34_Y14_N48       ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|always8~0                                                                                                          ; MLABCELL_X34_Y14_N42       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[6]~0                                                                                                     ; LABCELL_X29_Y14_N24        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[1]~1                                                                                                            ; LABCELL_X27_Y14_N57        ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|dl[9]~0                                                                                                            ; MLABCELL_X28_Y14_N33       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|enable                                                                                                             ; FF_X30_Y14_N32             ; 28      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ier[1]~1                                                                                                           ; MLABCELL_X28_Y14_N6        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rf_pop                                                                                                             ; FF_X33_Y14_N35             ; 29      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|rx_reset                                                                                                           ; FF_X35_Y14_N20             ; 41      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|tx_reset                                                                                                           ; FF_X34_Y18_N29             ; 20      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[3]~1                                                                              ; LABCELL_X30_Y16_N54        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[1]~1                                                                              ; MLABCELL_X34_Y15_N21       ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]~1                                                                           ; LABCELL_X29_Y16_N48        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[3]~1                                                                             ; LABCELL_X27_Y16_N24        ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[10]~1                                                                            ; LABCELL_X24_Y15_N3         ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[3]~3                                                                             ; LABCELL_X27_Y16_N6         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[0]~1                                                                                 ; LABCELL_X23_Y16_N45        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[0]                                                                                   ; FF_X29_Y16_N56             ; 23      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                                                                                   ; FF_X29_Y16_N59             ; 27      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[0]~0                                                              ; LABCELL_X24_Y17_N24        ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][1]~4                                                             ; MLABCELL_X25_Y17_N12       ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[10][2]~12                                                           ; MLABCELL_X25_Y17_N15       ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[11][1]~17                                                           ; MLABCELL_X25_Y18_N54       ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][0]~39                                                           ; LABCELL_X24_Y17_N12        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][2]~27                                                           ; MLABCELL_X25_Y18_N0        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][2]~35                                                           ; LABCELL_X24_Y18_N6         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[15][0]~31                                                           ; LABCELL_X24_Y18_N0         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][0]~26                                                            ; LABCELL_X24_Y16_N27        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][1]~22                                                            ; LABCELL_X24_Y16_N24        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][0]~24                                                            ; LABCELL_X24_Y16_N45        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][0]~55                                                            ; LABCELL_X24_Y18_N24        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][0]~47                                                            ; LABCELL_X24_Y18_N12        ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[6][0]~51                                                            ; LABCELL_X24_Y18_N48        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][1]~43                                                            ; LABCELL_X24_Y17_N48        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[8][0]~9                                                             ; MLABCELL_X25_Y17_N27       ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[9][2]~14                                                            ; MLABCELL_X25_Y17_N48       ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~143                                                    ; LABCELL_X23_Y14_N36        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~144                                                    ; LABCELL_X23_Y14_N45        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~145                                                    ; LABCELL_X23_Y14_N42        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~146                                                    ; LABCELL_X23_Y14_N39        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~147                                                    ; LABCELL_X23_Y14_N24        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~148                                                    ; LABCELL_X24_Y13_N33        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~149                                                    ; LABCELL_X24_Y14_N36        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~150                                                    ; MLABCELL_X25_Y13_N33       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~151                                                    ; LABCELL_X24_Y14_N6         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~152                                                    ; LABCELL_X24_Y13_N6         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~153                                                    ; LABCELL_X24_Y15_N54        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~154                                                    ; LABCELL_X24_Y15_N51        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~155                                                    ; LABCELL_X24_Y15_N57        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~156                                                    ; LABCELL_X24_Y13_N30        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~157                                                    ; LABCELL_X24_Y15_N0         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram~158                                                    ; LABCELL_X27_Y13_N6         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]~2                                                                 ; MLABCELL_X25_Y17_N30       ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|bit_counter[0]~1                                                                      ; MLABCELL_X28_Y15_N54       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[4]~0                                                                          ; MLABCELL_X28_Y15_N51       ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|parity_xor~0                                                                          ; LABCELL_X29_Y15_N36        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[2]                                                                             ; FF_X28_Y15_N38             ; 26      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]~0                                                        ; MLABCELL_X34_Y18_N51       ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~133                                              ; LABCELL_X33_Y17_N36        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~134                                              ; MLABCELL_X34_Y17_N18       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~135                                              ; LABCELL_X33_Y17_N42        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~136                                              ; LABCELL_X33_Y16_N15        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~137                                              ; MLABCELL_X34_Y17_N57       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~138                                              ; LABCELL_X33_Y17_N18        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~139                                              ; MLABCELL_X34_Y17_N3        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~140                                              ; MLABCELL_X34_Y17_N54       ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~141                                              ; LABCELL_X33_Y18_N57        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~142                                              ; LABCELL_X33_Y18_N0         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~143                                              ; LABCELL_X33_Y17_N57        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~144                                              ; LABCELL_X33_Y18_N54        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~145                                              ; LABCELL_X33_Y17_N0         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~146                                              ; LABCELL_X31_Y17_N33        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~147                                              ; LABCELL_X33_Y17_N54        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram~148                                              ; LABCELL_X31_Y17_N36        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]~0                                                           ; MLABCELL_X34_Y18_N36       ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|we[0]                                                                                                ; LABCELL_X42_Y14_N27        ; 4       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|we[1]                                                                                                ; LABCELL_X42_Y14_N36        ; 4       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|we[2]                                                                                                ; LABCELL_X42_Y14_N24        ; 4       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|we[3]                                                                                                ; LABCELL_X42_Y14_N39        ; 4       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|always1~1                                                    ; MLABCELL_X39_Y17_N12       ; 61      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[24]~0                                                ; LABCELL_X35_Y15_N9         ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|WideOr0 ; LABCELL_X37_Y12_N6         ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr[0]~0                          ; MLABCELL_X39_Y17_N45       ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[9]~0                                                  ; LABCELL_X36_Y16_N36        ; 52      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|always1~0                                                    ; MLABCELL_X39_Y18_N21       ; 62      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_adr[24]~0                                                ; LABCELL_X37_Y15_N3         ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|WideOr0 ; LABCELL_X42_Y13_N15        ; 2       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr[1]~0                          ; LABCELL_X40_Y17_N9         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_adr[11]~0                                                 ; LABCELL_X40_Y17_N57        ; 52      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|wb_spimemio:spi0memio|WideOr0                                                                                                                        ; LABCELL_X40_Y19_N57        ; 44      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|wb_spimemio:spi0memio|buffer[29]~0                                                                                                                   ; LABCELL_X43_Y18_N48        ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; picorv32_wb_soc:soc|wb_spimemio:spi0memio|wb_dat_o[1]~0                                                                                                                  ; LABCELL_X40_Y18_N0         ; 31      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                       ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; altera_pll_wb_clkgen:clkgen|wrapped_altera_pll:wrapped_altera_pll|altera_pll:altera_pll_i|fboutclk_wire[0] ; FRACTIONALPLL_X0_Y15_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; altera_pll_wb_clkgen:clkgen|wrapped_altera_pll:wrapped_altera_pll|altera_pll:altera_pll_i|outclk_wire[0]   ; PLLOUTPUTCOUNTER_X0_Y21_N1 ; 2459    ; Global Clock         ; GCLK3            ; --                        ;
+------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------+
; Non-Global High Fan-Out Signals                      ;
+--------------------------------------------+---------+
; Name                                       ; Fan-Out ;
+--------------------------------------------+---------+
; altera_pll_wb_clkgen:clkgen|wb_rst_shr[15] ; 1231    ;
+--------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------------------------------------+--------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------+
; Name                                                                                                                                                                                                                                       ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                                             ; Location                                                           ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------------------------------------+--------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------+
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_d2k1:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                                            ; M10K_X58_Y18_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_d2k1:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                                            ; M10K_X58_Y17_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; picorv32_wb_soc:soc|wb_bootrom:bootrom|altsyncram:mem_rtl_0|altsyncram_g1f1:auto_generated|ALTSYNCRAM                                                                                                                                      ; AUTO ; ROM              ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; db/de10-nano-picorv32-wb-soc_0.ram0_wb_bootrom_3e682f33.hdl.mif ; M10K_X41_Y16_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth      ;
; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][15]__3|altsyncram_s9n1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0     ; None                                                            ; M10K_X38_Y13_N0, M10K_X38_Y11_N0, M10K_X38_Y10_N0, M10K_X41_Y11_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][23]__2|altsyncram_s9n1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0     ; None                                                            ; M10K_X49_Y16_N0, M10K_X41_Y15_N0, M10K_X41_Y12_N0, M10K_X41_Y10_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][31]__1|altsyncram_s9n1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0     ; None                                                            ; M10K_X41_Y18_N0, M10K_X49_Y18_N0, M10K_X49_Y15_N0, M10K_X41_Y14_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][7]__4|altsyncram_s9n1:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4           ; 0     ; None                                                            ; M10K_X38_Y16_N0, M10K_X38_Y15_N0, M10K_X41_Y17_N0, M10K_X38_Y17_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 2           ; 0     ; None                                                            ; M10K_X38_Y12_N0, M10K_X38_Y14_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode       ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 2           ; 0     ; None                                                            ; M10K_X41_Y13_N0, M10K_X49_Y13_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------------------------------------------+--------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 7,304 / 289,320 ( 3 % ) ;
; C12 interconnects                           ; 24 / 13,420 ( < 1 % )   ;
; C2 interconnects                            ; 2,082 / 119,108 ( 2 % ) ;
; C4 interconnects                            ; 949 / 56,300 ( 2 % )    ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )          ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )          ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )          ;
; Direct links                                ; 641 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 1 / 16 ( 6 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )          ;
; Local interconnects                         ; 1,323 / 84,580 ( 2 % )  ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )          ;
; R14 interconnects                           ; 110 / 12,676 ( < 1 % )  ;
; R14/C12 interconnect drivers                ; 126 / 20,720 ( < 1 % )  ;
; R3 interconnects                            ; 2,955 / 130,992 ( 2 % ) ;
; R6 interconnects                            ; 4,334 / 266,960 ( 2 % ) ;
; Spine clocks                                ; 9 / 360 ( 3 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )      ;
+---------------------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 7     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules          ; IO_000002    ; IO_000001 ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000047    ; IO_000046    ; IO_000045    ; IO_000027    ; IO_000026    ; IO_000024    ; IO_000023    ; IO_000022    ; IO_000021    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass         ; 0            ; 27        ; 27        ; 0            ; 0            ; 27        ; 27        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 4            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 27        ; 27        ; 0            ;
; Total Unchecked    ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable ; 27           ; 0         ; 0         ; 27           ; 27           ; 0         ; 0         ; 27           ; 27           ; 27           ; 27           ; 27           ; 27           ; 27           ; 23           ; 27           ; 27           ; 27           ; 27           ; 27           ; 27           ; 27           ; 27           ; 27           ; 27           ; 0         ; 0         ; 27           ;
; Total Fail         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; KEY[0]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[1]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LED[0]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LED[1]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LED[2]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LED[3]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LED[4]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LED[5]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LED[6]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LED[7]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[0]          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[1]          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[2]          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[3]          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[4]          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[5]          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[6]          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[7]          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[0]          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[1]          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[2]          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[3]          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[4]          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[5]          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[6]          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[7]          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK_50           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                           ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                  ; Destination Clock(s)                                                             ; Delay Added in ns ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------+
; clkgen|wrapped_altera_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; clkgen|wrapped_altera_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 234.6             ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                         ; Destination Register                                                                                                                                                                                                                                             ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[6]                                                            ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                                                                                                                                                                           ; 1.140             ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[24]                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[24]                                                                                                                                                                               ; 0.952             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                            ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                                                                                                                                                                           ; 0.935             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                              ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                                                                                                                                                                           ; 0.926             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[1]                              ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                                                                                                                                                                           ; 0.924             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[0]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[3]                                                                                                                                                   ; 0.895             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[3]                              ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                                                                                                                                                                           ; 0.891             ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[16]                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[19]                                                                                                                                                             ; 0.886             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[2]                              ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rstate[2]                                                                                                                                                                           ; 0.877             ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[44]                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[47]                                                                                                                                                             ; 0.872             ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[12]                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[15]                                                                                                                                                             ; 0.872             ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[28]                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[31]                                                                                                                                                             ; 0.869             ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[32]                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[35]                                                                                                                                                             ; 0.867             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[2]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[3]                                                                                                                                                   ; 0.863             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[1]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[3]                                                                                                                                                   ; 0.858             ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rdx[44]                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[47]                                                                                                                                                             ; 0.837             ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rdx[12]                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[15]                                                                                                                                                             ; 0.837             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]                           ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[2]                                                                                                                                                                     ; 0.810             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ier[0]                                                            ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ti_int_pnd                                                                                                                                                                                                 ; 0.803             ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[23]                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[23]                                                                                                                                                                               ; 0.795             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push                                    ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[3]                                                                                                                                                         ; 0.795             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[2]                           ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[2]                                                                                                                                                                     ; 0.763             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[0]                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ti_int_pnd                                                                                                                                                                                                 ; 0.749             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[4]                           ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[2]                                                                                                                                                                     ; 0.749             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_push_q                                  ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[3]                                                                                                                                                         ; 0.744             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[3]                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ti_int_pnd                                                                                                                                                                                                 ; 0.742             ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_sh[1]                                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_sh[4]                                                                                                                                                                                     ; 0.738             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[1]                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ti_int_pnd                                                                                                                                                                                                 ; 0.736             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][0]             ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3_d                                                                                                                                                                                                     ; 0.728             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[15][0]             ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3_d                                                                                                                                                                                                     ; 0.728             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][0]             ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3_d                                                                                                                                                                                                     ; 0.728             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][0]             ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3_d                                                                                                                                                                                                     ; 0.728             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[1]               ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3_d                                                                                                                                                                                                     ; 0.728             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[0]               ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr3_d                                                                                                                                                                                                     ; 0.728             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[1]                           ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[2]                                                                                                                                                                     ; 0.721             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[2]                ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|ti_int_pnd                                                                                                                                                                                                 ; 0.712             ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_sh[0]                                            ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_sh[4]                                                                                                                                                                                     ; 0.696             ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[4]                     ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[7]                                                                                                                                                              ; 0.666             ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[56]                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rdx[60]                                                                                                                                                            ; 0.660             ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rdx[4]                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[7]                                                                                                                                                              ; 0.632             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[3]                           ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[2]                                                                                                                                                                     ; 0.630             ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rdx[56]                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rdx[60]                                                                                                                                                            ; 0.625             ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[29]                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[31]                                                                                                                                                             ; 0.555             ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rdx[28]                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[31]                                                                                                                                                             ; 0.555             ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[52]                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[55]                                                                                                                                                             ; 0.552             ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[60]                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[63]                                                                                                                                                             ; 0.549             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[3]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[3]                                                                                                                                                   ; 0.536             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[4]          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[3]                                                                                                                                                   ; 0.536             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|tf_push                                                           ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[3]                                                                                                                                                   ; 0.536             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tf_pop                               ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[3]                                                                                                                                                   ; 0.536             ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|tx_reset                                                          ; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[3]                                                                                                                                                   ; 0.536             ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[30]                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[30]                                                                                                                                                                               ; 0.534             ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[25]                                      ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[25]                                                                                                                                                                               ; 0.533             ;
; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|adr_r[2]                                            ; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][31]__1|altsyncram_s9n1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                      ; 0.528             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][22]                      ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][23]                      ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][24]                      ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][19]                      ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][20]                      ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][21]                      ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][16]                      ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][17]                      ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][18]                      ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][13]                      ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][14]                      ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][15]                      ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][9]                       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][10]                      ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][11]                      ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][12]                      ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_we[0]                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][5]                       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][6]                       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][7]                       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[22] ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[23] ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[24] ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[19] ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[20] ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[21] ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[16] ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[17] ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[18] ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[13] ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[14] ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[15] ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[10] ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[11] ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[12] ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[5]  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[6]  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[7]  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[8]  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[9]  ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][2]                       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][8]                       ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_adr_o[2]                                                                ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11~porta_address_reg0 ; 0.507             ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[0]                    ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rs2[1]                                                                                                                                                             ; 0.502             ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rdx[36]                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[39]                                                                                                                                                             ; 0.498             ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rdx[24]                   ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rd[27]                                                                                                                                                             ; 0.492             ;
+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (119006): Selected device 5CSEBA6U23I7 for design "de10-nano-picorv32-wb-soc_0"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Warning: RST port on the PLL is not properly connected on instance altera_pll_wb_clkgen:clkgen|wrapped_altera_pll:wrapped_altera_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/ubuntu/altera_lite/24.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a17" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a17" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a1" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a1" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a16" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a16" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a0" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a0" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a9" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a9" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a25" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a25" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a24" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a24" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a8" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a8" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a26" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a26" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a10" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a10" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a23" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a23" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a7" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a7" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a27" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a27" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a30" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a30" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a14" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a14" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a31" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a31" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a15" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a15" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a29" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a29" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a13" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a13" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a28" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a28" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a12" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a12" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a22" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a22" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a6" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a6" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a21" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a21" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a5" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a5" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a20" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a20" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a4" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a4" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a18" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a18" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a2" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a2" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a19" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a19" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a3" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a3" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL altera_pll_wb_clkgen:clkgen|wrapped_altera_pll:wrapped_altera_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 1 clock (1 global)
    Info (11162): altera_pll_wb_clkgen:clkgen|wrapped_altera_pll:wrapped_altera_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 2467 fanout uses global clock CLKCTRL_G3
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332104): Reading SDC File: 'src/de10-nano-picorv32-wb-soc_0/data/de10-nano.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {clkgen|wrapped_altera_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 5 -multiply_by 36 -duty_cycle 50.00 -name {clkgen|wrapped_altera_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {clkgen|wrapped_altera_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {clkgen|wrapped_altera_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 15 -duty_cycle 50.00 -name {clkgen|wrapped_altera_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {clkgen|wrapped_altera_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: clkgen|wrapped_altera_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: clkgen|wrapped_altera_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: clkgen|wrapped_altera_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    2.777 clkgen|wrapped_altera_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   41.666 clkgen|wrapped_altera_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   20.000     CLOCK_50
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:11
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:20
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (11888): Total time spent on timing analysis during the Fitter is 4.29 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:15
Warning (169064): Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin GPIO_0[0] has a permanently enabled output enable File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
    Info (169065): Pin GPIO_0[1] has a permanently enabled output enable File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
    Info (169065): Pin GPIO_0[4] has a permanently enabled output enable File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
    Info (169065): Pin GPIO_0[6] has a permanently enabled output enable File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
    Info (169065): Pin GPIO_1[0] has a permanently enabled output enable File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 7
    Info (169065): Pin GPIO_1[1] has a permanently enabled output enable File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 7
    Info (169065): Pin GPIO_1[2] has a permanently enabled output enable File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 7
    Info (169065): Pin GPIO_1[3] has a permanently enabled output enable File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 7
    Info (169065): Pin GPIO_1[4] has a permanently enabled output enable File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 7
    Info (169065): Pin GPIO_1[5] has a permanently enabled output enable File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 7
    Info (169065): Pin GPIO_1[6] has a permanently enabled output enable File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 7
    Info (169065): Pin GPIO_1[7] has a permanently enabled output enable File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 7
Info (144001): Generated suppressed messages file /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/de10-nano-picorv32-wb-soc_0.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 134219429 megabytes
    Info: Processing ended: Tue Aug 26 14:42:23 2025
    Info: Elapsed time: 00:01:34
    Info: Total CPU time (on all processors): 00:01:29


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/de10-nano-picorv32-wb-soc_0.fit.smsg.


