<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<PathWaveFpgaProject xmlns="http://www.keysight.com/schemas/PathWaveFpga">

  <hwTarget>
    <bsp>M3102A_ch4_clf_k41</bsp>
    <vendor>keysight.com</vendor>
    <model>M3102A</model>
    <hwOptions>
      <hwOption>
        <optiontype>channels</optiontype>
        <value>4</value>
      </hwOption>
      <hwOption>
        <optiontype>clock</optiontype>
        <value>Fixed</value>
      </hwOption>
      <hwOption>
        <optiontype>fpga</optiontype>
        <value>7k410</value>
      </hwOption>
    </hwOptions>
    <version>02.01.40</version>
  </hwTarget>

  <fpgaBasic>
    <attributes/>
    <entityName>Demodulate_showWeight</entityName>
    <ports/>
    <registerInfoManagers>
      <registerInfoManager>
        <interfaceName>Host</interfaceName>
        <registerInfoGroup>
          <interfaceName></interfaceName>
          <registerInfo>
            <name>demod_trunc</name>
            <addressBase>0</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>wf_trig_delay</name>
            <addressBase>4</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>wf_length</name>
            <addressBase>8</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <Name>FPGARegisters_1</Name>
          <BaseAddress>0</BaseAddress>
        </registerInfoGroup>
        <registerInfoGroup>
          <interfaceName></interfaceName>
          <registerInfo>
            <name>demod_trunc</name>
            <addressBase>0</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>wf_trig_delay</name>
            <addressBase>4</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>wf_length</name>
            <addressBase>8</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <Name>FPGARegisters_2</Name>
          <BaseAddress>12</BaseAddress>
        </registerInfoGroup>
        <registerInfoGroup>
          <interfaceName></interfaceName>
          <registerInfo>
            <name>demod_trunc</name>
            <addressBase>0</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>wf_trig_delay</name>
            <addressBase>4</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>wf_length</name>
            <addressBase>8</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <Name>FPGARegisters_3</Name>
          <BaseAddress>24</BaseAddress>
        </registerInfoGroup>
        <registerInfoGroup>
          <interfaceName></interfaceName>
          <registerInfo>
            <name>demod_trunc</name>
            <addressBase>0</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>wf_trig_delay</name>
            <addressBase>4</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>wf_length</name>
            <addressBase>8</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <Name>FPGARegisters_4</Name>
          <BaseAddress>36</BaseAddress>
        </registerInfoGroup>
      </registerInfoManager>
    </registerInfoManagers>
    <components>
      <component componentTypeName="userfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>VHDL Files</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>IP imported from a VHDL file</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>1</value>
          </attribute>
        </attributes>
        <entityName>Concat_5to1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>Din_vector_0</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_vector_1</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_vector_2</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_vector_3</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_vector_4</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_vector</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>5*dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName></instanceName>
        <filepath>../../IPs/Concat_5to1.vhd</filepath>
        <absoluteFilepath>C:/PXI_FPGA/IPs/Concat_5to1.vhd</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>dataIn_width</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <library>VHDL Files</library>
          <name>Concat_5to1</name>
        </vlnv>
      </component>
      <component componentTypeName="submoduleFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Submodule/CavityResponseProcessing</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>This is a submodule IP that demodulates 50MHz signal</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>4</value>
          </attribute>
        </attributes>
        <entityName>Demodulator_50MHz</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk_clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>nRst_nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>LO_phase_rst</value>
              </attribute>
            </attributes>
            <members/>
            <name>LO_phase_rst_wire</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>data_in</value>
              </attribute>
            </attributes>
            <members/>
            <name>data_in_Signal</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>truncate_bit</value>
              </attribute>
            </attributes>
            <members/>
            <name>truncate_bit_Signal</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>data_out_I</value>
              </attribute>
            </attributes>
            <members/>
            <name>data_out_I_Signal</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>data_out_Q</value>
              </attribute>
            </attributes>
            <members/>
            <name>data_out_Q_Signal</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>data_out_Mag2</value>
              </attribute>
            </attributes>
            <members/>
            <name>data_out_Mag2_Signal</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName></instanceName>
        <filepath>../../SubModules/Demodulator_50MHz.ksub</filepath>
        <absoluteFilepath>C:/PXI_FPGA/SubModules/Demodulator_50MHz.ksub</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>hatlab.pitt.edu</vendor>
          <library>Submodule</library>
          <name>Demodulator_50MHz</name>
          <version>1.0.0</version>
        </vlnv>
      </component>
      <component componentTypeName="userfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>VHDL Files</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>IP imported from a VHDL file</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>1</value>
          </attribute>
        </attributes>
        <entityName>MemReader</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_address</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>9</left>
                <right>0</right>
                <leftExpression>addr_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_rdData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_rdEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_wrData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_wrEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>rd_trig</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>rd_trig_delay</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>rd_length</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>9</left>
                <right>0</right>
                <leftExpression>addr_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>data_out</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName></instanceName>
        <filepath>../../IPs/MemReader.vhd</filepath>
        <absoluteFilepath>C:/PXI_FPGA/IPs/MemReader.vhd</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>data_width</parameterId>
            <parameterValue>32</parameterValue>
          </parameter>
          <parameter>
            <parameterId>addr_width</parameterId>
            <parameterValue>10</parameterValue>
          </parameter>
          <parameter>
            <parameterId>idle_data</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <library>VHDL Files</library>
          <name>MemReader</name>
        </vlnv>
      </component>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Host</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>FPGARegisters_1</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity_2</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName></instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity_2</name>
        </vlnv>
      </component>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Host</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>FPGARegisters_2</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity_3</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName></instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity_3</name>
        </vlnv>
      </component>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Host</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>FPGARegisters_3</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity_4</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName></instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity_4</name>
        </vlnv>
      </component>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Host</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>FPGARegisters_4</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity_5</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName></instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity_5</name>
        </vlnv>
      </component>
    </components>
    <instances>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Analog trigger block</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>AnalogTriggerBlock_v2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTrigger_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTrigger_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Data_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>16*C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Data_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTriggerOut</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>AnalogTrigger_1</instanceName>
        <filepath>../../../Program Files/Keysight/M3102A BSP/R020140/bsp/ip/7k410/AnalogTrigger/AnalogTrigger.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3102A BSP/R020140/bsp/ip/7k410/AnalogTrigger/AnalogTrigger.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>AnalogTrigger</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Analog trigger block</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>AnalogTriggerBlock_v2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTrigger_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTrigger_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Data_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>16*C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Data_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTriggerOut</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>AnalogTrigger_2</instanceName>
        <filepath>../../../Program Files/Keysight/M3102A BSP/R020140/bsp/ip/7k410/AnalogTrigger/AnalogTrigger.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3102A BSP/R020140/bsp/ip/7k410/AnalogTrigger/AnalogTrigger.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>AnalogTrigger</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Analog trigger block</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>AnalogTriggerBlock_v2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTrigger_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTrigger_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Data_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>16*C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Data_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTriggerOut</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>AnalogTrigger_3</instanceName>
        <filepath>../../../Program Files/Keysight/M3102A BSP/R020140/bsp/ip/7k410/AnalogTrigger/AnalogTrigger.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3102A BSP/R020140/bsp/ip/7k410/AnalogTrigger/AnalogTrigger.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>AnalogTrigger</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Analog trigger block</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>AnalogTriggerBlock_v2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTrigger_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTrigger_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Data_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>16*C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Data_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>AnalogTriggerOut</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>AnalogTrigger_4</instanceName>
        <filepath>../../../Program Files/Keysight/M3102A BSP/R020140/bsp/ip/7k410/AnalogTrigger/AnalogTrigger.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3102A BSP/R020140/bsp/ip/7k410/AnalogTrigger/AnalogTrigger.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>AnalogTrigger</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Data Signal for Channel 1</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Channel_1</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Analog_Channel_1</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Analog_Channel_1</value>
          </attribute>
        </attributes>
        <entityName>Analog_Channel_1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ain1_out_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain1_out_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Channel_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Channel_1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Data Signal for Channel 2</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Channel_2</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Analog_Channel_2</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Analog_Channel_2</value>
          </attribute>
        </attributes>
        <entityName>Analog_Channel_2</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ain2_out_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain2_out_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Channel_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Channel_2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Data Signal for Channel 3</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Channel_3</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Analog_Channel_3</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Analog_Channel_3</value>
          </attribute>
        </attributes>
        <entityName>Analog_Channel_3</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ain3_out_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain3_out_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Channel_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Channel_3</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Data Signal for Channel 4</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Channel_4</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Analog_Channel_4</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Analog_Channel_4</value>
          </attribute>
        </attributes>
        <entityName>Analog_Channel_4</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ain4_out_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain4_out_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Channel_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Channel_4</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Control Signals for Channel 1</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Channel_Control_1</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Analog_Channel_Control_1</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Analog_Channel_Control_1</value>
          </attribute>
        </attributes>
        <entityName>Analog_Channel_Control_1</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_mode</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain1_trig_mode</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_mask</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain1_trig_mask</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>SW_Trigger</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain1_trig_sw</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>HW_Trigger</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain1_trig_hw</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain1_analog_trig_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain1_analog_trig_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Channel_Control_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Channel_Control_1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Control Signals for Channel 1</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Channel_Control_2</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Analog_Channel_Control_2</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Analog_Channel_Control_2</value>
          </attribute>
        </attributes>
        <entityName>Analog_Channel_Control_2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_mode</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain2_trig_mode</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_mask</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain2_trig_mask</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>SW_Trigger</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain2_trig_sw</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>HW_Trigger</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain2_trig_hw</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain2_analog_trig_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain2_analog_trig_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Channel_Control_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Channel_Control_2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Control Signals for Channel 3</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Channel_Control_3</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Analog_Channel_Control_3</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Analog_Channel_Control_3</value>
          </attribute>
        </attributes>
        <entityName>Analog_Channel_Control_3</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_mode</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain3_trig_mode</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_mask</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain3_trig_mask</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>SW_Trigger</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain3_trig_sw</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>HW_Trigger</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain3_trig_hw</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain3_analog_trig_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain3_analog_trig_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Channel_Control_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Channel_Control_3</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Control Signals for Channel 4</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Channel_Control_4</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Analog_Channel_Control_4</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Analog_Channel_Control_4</value>
          </attribute>
        </attributes>
        <entityName>Analog_Channel_Control_4</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_mode</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain4_trig_mode</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_mask</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain4_trig_mask</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>SW_Trigger</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain4_trig_sw</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>HW_Trigger</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain4_trig_hw</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain4_analog_trig_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain4_analog_trig_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Channel_Control_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Channel_Control_4</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Analog Trigger Output for Channel 1</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Trigger_1</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Analog_Trigger_1</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Analog_Trigger_1</value>
          </attribute>
        </attributes>
        <entityName>Analog_Trigger_1</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_Out</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain1_trigAnalog</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Trigger_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Trigger_1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Analog Trigger Output for Channel 2</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Trigger_2</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Analog_Trigger_2</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Analog_Trigger_2</value>
          </attribute>
        </attributes>
        <entityName>Analog_Trigger_2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_Out</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain2_trigAnalog</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Trigger_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Trigger_2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Analog Trigger Output for Channel 3</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Trigger_3</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Analog_Trigger_3</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Analog_Trigger_3</value>
          </attribute>
        </attributes>
        <entityName>Analog_Trigger_3</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_Out</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain3_trigAnalog</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Trigger_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Trigger_3</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Analog Trigger Output for Channel 4</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Analog_Trigger_4</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Analog_Trigger_4</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Analog_Trigger_4</value>
          </attribute>
        </attributes>
        <entityName>Analog_Trigger_4</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_Out</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain4_trigAnalog</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Analog_Trigger_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Analog_Trigger_4</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value> 100 MHz clock input</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk100</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Clock_10</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value> 100 MHz clock input</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk100</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Clock_11</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value> 100 MHz clock input</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk100</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Clock_12</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value> 100 MHz clock input</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk100</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Clock_13</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value> 100 MHz clock input</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk100</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Clock_14</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value> 100 MHz clock input</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk100</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Clock_15</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value> 100 MHz clock input</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk100</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Clock_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value> 100 MHz clock input</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk100</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Clock_5</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value> 100 MHz clock input</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk100</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Clock_6</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value> 100 MHz clock input</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk100</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Clock_7</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value> 100 MHz clock input</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk100</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Clock_8</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value> 100 MHz clock input</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk100</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Clock_9</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="userfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>VHDL Files</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>IP imported from a VHDL file</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>1</value>
          </attribute>
        </attributes>
        <entityName>Concat_5to1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>Din_vector_0</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_vector_1</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_vector_2</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_vector_3</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_vector_4</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_vector</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>5*dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Concat_5to1_1</instanceName>
        <filepath>../../IPs/Concat_5to1.vhd</filepath>
        <absoluteFilepath>C:/PXI_FPGA/IPs/Concat_5to1.vhd</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>dataIn_width</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <library>VHDL Files</library>
          <name>Concat_5to1</name>
        </vlnv>
      </component>
      <component componentTypeName="userfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>VHDL Files</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>IP imported from a VHDL file</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>1</value>
          </attribute>
        </attributes>
        <entityName>Concat_5to1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>Din_vector_0</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_vector_1</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_vector_2</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_vector_3</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_vector_4</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_vector</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>5*dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Concat_5to1_2</instanceName>
        <filepath>../../IPs/Concat_5to1.vhd</filepath>
        <absoluteFilepath>C:/PXI_FPGA/IPs/Concat_5to1.vhd</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>dataIn_width</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <library>VHDL Files</library>
          <name>Concat_5to1</name>
        </vlnv>
      </component>
      <component componentTypeName="userfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>VHDL Files</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>IP imported from a VHDL file</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>1</value>
          </attribute>
        </attributes>
        <entityName>Concat_5to1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>Din_vector_0</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_vector_1</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_vector_2</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_vector_3</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_vector_4</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_vector</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>5*dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Concat_5to1_3</instanceName>
        <filepath>../../IPs/Concat_5to1.vhd</filepath>
        <absoluteFilepath>C:/PXI_FPGA/IPs/Concat_5to1.vhd</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>dataIn_width</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <library>VHDL Files</library>
          <name>Concat_5to1</name>
        </vlnv>
      </component>
      <component componentTypeName="userfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>VHDL Files</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>IP imported from a VHDL file</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>1</value>
          </attribute>
        </attributes>
        <entityName>Concat_5to1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>Din_vector_0</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_vector_1</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_vector_2</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_vector_3</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Din_vector_4</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_vector</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>5*dataIn_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Concat_5to1_4</instanceName>
        <filepath>../../IPs/Concat_5to1.vhd</filepath>
        <absoluteFilepath>C:/PXI_FPGA/IPs/Concat_5to1.vhd</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>dataIn_width</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <library>VHDL Files</library>
          <name>Concat_5to1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>AXI streaming interface for data acquisition interface</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Daq1</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>axis</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Daq1</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Daq1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ain1_in_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain1_in_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Daq1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Daq1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>AXI streaming interface for data acquisition interface</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Daq2</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>axis</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Daq2</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Daq2</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ain2_in_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain2_in_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Daq2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Daq2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>AXI streaming interface for data acquisition interface</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Daq3</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>axis</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Daq3</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Daq3</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ain3_in_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain3_in_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Daq3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Daq3</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>AXI streaming interface for data acquisition interface</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Daq4</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>axis</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Daq4</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Daq4</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ain4_in_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ain4_in_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Daq4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Daq4</name>
        </vlnv>
      </component>
      <component componentTypeName="submoduleFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Submodule/CavityResponseProcessing</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>This is a submodule IP that demodulates 50MHz signal</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>4</value>
          </attribute>
        </attributes>
        <entityName>Demodulator_50MHz</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk_clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>nRst_nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>LO_phase_rst</value>
              </attribute>
            </attributes>
            <members/>
            <name>LO_phase_rst_wire</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>data_in</value>
              </attribute>
            </attributes>
            <members/>
            <name>data_in_Signal</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>truncate_bit</value>
              </attribute>
            </attributes>
            <members/>
            <name>truncate_bit_Signal</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>data_out_I</value>
              </attribute>
            </attributes>
            <members/>
            <name>data_out_I_Signal</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>data_out_Q</value>
              </attribute>
            </attributes>
            <members/>
            <name>data_out_Q_Signal</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>data_out_Mag2</value>
              </attribute>
            </attributes>
            <members/>
            <name>data_out_Mag2_Signal</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Demodulator_50MHz_1</instanceName>
        <filepath>../../SubModules/Demodulator_50MHz.ksub</filepath>
        <absoluteFilepath>C:/PXI_FPGA/SubModules/Demodulator_50MHz.ksub</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>hatlab.pitt.edu</vendor>
          <library>Submodule</library>
          <name>Demodulator_50MHz</name>
          <version>1.0.0</version>
        </vlnv>
      </component>
      <component componentTypeName="submoduleFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Submodule/CavityResponseProcessing</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>This is a submodule IP that demodulates 50MHz signal</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>4</value>
          </attribute>
        </attributes>
        <entityName>Demodulator_50MHz</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk_clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>nRst_nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>LO_phase_rst</value>
              </attribute>
            </attributes>
            <members/>
            <name>LO_phase_rst_wire</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>data_in</value>
              </attribute>
            </attributes>
            <members/>
            <name>data_in_Signal</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>truncate_bit</value>
              </attribute>
            </attributes>
            <members/>
            <name>truncate_bit_Signal</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>data_out_I</value>
              </attribute>
            </attributes>
            <members/>
            <name>data_out_I_Signal</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>data_out_Q</value>
              </attribute>
            </attributes>
            <members/>
            <name>data_out_Q_Signal</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>data_out_Mag2</value>
              </attribute>
            </attributes>
            <members/>
            <name>data_out_Mag2_Signal</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Demodulator_50MHz_2</instanceName>
        <filepath>../../SubModules/Demodulator_50MHz.ksub</filepath>
        <absoluteFilepath>C:/PXI_FPGA/SubModules/Demodulator_50MHz.ksub</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>hatlab.pitt.edu</vendor>
          <library>Submodule</library>
          <name>Demodulator_50MHz</name>
          <version>1.0.0</version>
        </vlnv>
      </component>
      <component componentTypeName="submoduleFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Submodule/CavityResponseProcessing</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>This is a submodule IP that demodulates 50MHz signal</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>4</value>
          </attribute>
        </attributes>
        <entityName>Demodulator_50MHz</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk_clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>nRst_nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>LO_phase_rst</value>
              </attribute>
            </attributes>
            <members/>
            <name>LO_phase_rst_wire</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>data_in</value>
              </attribute>
            </attributes>
            <members/>
            <name>data_in_Signal</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>truncate_bit</value>
              </attribute>
            </attributes>
            <members/>
            <name>truncate_bit_Signal</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>data_out_I</value>
              </attribute>
            </attributes>
            <members/>
            <name>data_out_I_Signal</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>data_out_Q</value>
              </attribute>
            </attributes>
            <members/>
            <name>data_out_Q_Signal</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>data_out_Mag2</value>
              </attribute>
            </attributes>
            <members/>
            <name>data_out_Mag2_Signal</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Demodulator_50MHz_3</instanceName>
        <filepath>../../SubModules/Demodulator_50MHz.ksub</filepath>
        <absoluteFilepath>C:/PXI_FPGA/SubModules/Demodulator_50MHz.ksub</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>hatlab.pitt.edu</vendor>
          <library>Submodule</library>
          <name>Demodulator_50MHz</name>
          <version>1.0.0</version>
        </vlnv>
      </component>
      <component componentTypeName="submoduleFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Submodule/CavityResponseProcessing</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>This is a submodule IP that demodulates 50MHz signal</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>4</value>
          </attribute>
        </attributes>
        <entityName>Demodulator_50MHz</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk_clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>nRst_nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>LO_phase_rst</value>
              </attribute>
            </attributes>
            <members/>
            <name>LO_phase_rst_wire</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>data_in</value>
              </attribute>
            </attributes>
            <members/>
            <name>data_in_Signal</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>truncate_bit</value>
              </attribute>
            </attributes>
            <members/>
            <name>truncate_bit_Signal</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>data_out_I</value>
              </attribute>
            </attributes>
            <members/>
            <name>data_out_I_Signal</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>data_out_Q</value>
              </attribute>
            </attributes>
            <members/>
            <name>data_out_Q_Signal</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>data_out_Mag2</value>
              </attribute>
            </attributes>
            <members/>
            <name>data_out_Mag2_Signal</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Demodulator_50MHz_4</instanceName>
        <filepath>../../SubModules/Demodulator_50MHz.ksub</filepath>
        <absoluteFilepath>C:/PXI_FPGA/SubModules/Demodulator_50MHz.ksub</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>hatlab.pitt.edu</vendor>
          <library>Submodule</library>
          <name>Demodulator_50MHz</name>
          <version>1.0.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Memory</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Dual port Block Ram up to 1024 bits x 65536 positions using PC MEM interfaces.
Read latency is 1 cycle.
</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_DualPortRam</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_A_sdi_mem_S_address</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>12</left>
                <right>0</right>
                <leftExpression>bus_addr_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_A_sdi_mem_S_rdData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>bus_data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_A_sdi_mem_S_rdEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_A_sdi_mem_S_wrData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>bus_data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_A_sdi_mem_S_wrEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_B_sdi_mem_S_address</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>12</left>
                <right>0</right>
                <leftExpression>bus_addr_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_B_sdi_mem_S_rdData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>bus_data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_B_sdi_mem_S_rdEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_B_sdi_mem_S_wrData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>bus_data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_B_sdi_mem_S_wrEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>DualPortRam_1</instanceName>
        <filepath>Memory/DualPortRam/DualPortRam.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Memory/DualPortRam/DualPortRam.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_675aabe5_3184_4b53_9c0a_68ae1fbcd6d5</parameterId>
            <parameterValue>32</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3158697c_1d0a_4d51_97ad_ed5df1b89cc3</parameterId>
            <parameterValue>13</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Memory</library>
          <name>DualPortRam</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Memory</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Dual port Block Ram up to 1024 bits x 65536 positions using PC MEM interfaces.
Read latency is 1 cycle.
</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_DualPortRam</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_A_sdi_mem_S_address</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>12</left>
                <right>0</right>
                <leftExpression>bus_addr_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_A_sdi_mem_S_rdData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>bus_data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_A_sdi_mem_S_rdEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_A_sdi_mem_S_wrData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>bus_data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_A_sdi_mem_S_wrEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_B_sdi_mem_S_address</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>12</left>
                <right>0</right>
                <leftExpression>bus_addr_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_B_sdi_mem_S_rdData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>bus_data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_B_sdi_mem_S_rdEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_B_sdi_mem_S_wrData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>bus_data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_B_sdi_mem_S_wrEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>DualPortRam_2</instanceName>
        <filepath>Memory/DualPortRam/DualPortRam.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Memory/DualPortRam/DualPortRam.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_675aabe5_3184_4b53_9c0a_68ae1fbcd6d5</parameterId>
            <parameterValue>32</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3158697c_1d0a_4d51_97ad_ed5df1b89cc3</parameterId>
            <parameterValue>13</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Memory</library>
          <name>DualPortRam</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Memory</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Dual port Block Ram up to 1024 bits x 65536 positions using PC MEM interfaces.
Read latency is 1 cycle.
</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_DualPortRam</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_A_sdi_mem_S_address</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>12</left>
                <right>0</right>
                <leftExpression>bus_addr_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_A_sdi_mem_S_rdData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>bus_data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_A_sdi_mem_S_rdEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_A_sdi_mem_S_wrData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>bus_data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_A_sdi_mem_S_wrEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_B_sdi_mem_S_address</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>12</left>
                <right>0</right>
                <leftExpression>bus_addr_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_B_sdi_mem_S_rdData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>bus_data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_B_sdi_mem_S_rdEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_B_sdi_mem_S_wrData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>bus_data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_B_sdi_mem_S_wrEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>DualPortRam_3</instanceName>
        <filepath>Memory/DualPortRam/DualPortRam.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Memory/DualPortRam/DualPortRam.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_675aabe5_3184_4b53_9c0a_68ae1fbcd6d5</parameterId>
            <parameterValue>32</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3158697c_1d0a_4d51_97ad_ed5df1b89cc3</parameterId>
            <parameterValue>13</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Memory</library>
          <name>DualPortRam</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Memory</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Dual port Block Ram up to 1024 bits x 65536 positions using PC MEM interfaces.
Read latency is 1 cycle.
</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_DualPortRam</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_A_sdi_mem_S_address</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>12</left>
                <right>0</right>
                <leftExpression>bus_addr_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_A_sdi_mem_S_rdData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>bus_data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_A_sdi_mem_S_rdEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_A_sdi_mem_S_wrData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>bus_data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_A_sdi_mem_S_wrEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_B_sdi_mem_S_address</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>12</left>
                <right>0</right>
                <leftExpression>bus_addr_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_B_sdi_mem_S_rdData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>bus_data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_B_sdi_mem_S_rdEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_B_sdi_mem_S_wrData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>bus_data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Port_B_sdi_mem_S_wrEn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>DualPortRam_4</instanceName>
        <filepath>Memory/DualPortRam/DualPortRam.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Memory/DualPortRam/DualPortRam.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_675aabe5_3184_4b53_9c0a_68ae1fbcd6d5</parameterId>
            <parameterValue>32</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_3158697c_1d0a_4d51_97ad_ed5df1b89cc3</parameterId>
            <parameterValue>13</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Memory</library>
          <name>DualPortRam</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Host</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>FPGARegisters_1</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity_2</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>FPGARegisters_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity_2</name>
        </vlnv>
      </component>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Host</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>FPGARegisters_2</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity_3</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>FPGARegisters_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity_3</name>
        </vlnv>
      </component>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Host</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>FPGARegisters_3</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity_4</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>FPGARegisters_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity_4</name>
        </vlnv>
      </component>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Host</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>FPGARegisters_4</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity_5</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>demod_trunc_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_trig_delay_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>wf_length_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>FPGARegisters_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity_5</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Real-time HVI</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>HVI user action input signal in the sandbox.</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>HVI_UserAction4</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:wire:1.0</value>
          </attribute>
        </attributes>
        <entityName>HVI_UserAction4</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>HVI_UserAction4</value>
              </attribute>
            </attributes>
            <members/>
            <name>UserFpga4</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>HVI_UserAction4_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>HVI_UserAction4</name>
        </vlnv>
      </component>
      <component componentTypeName="userfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>VHDL Files</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>IP imported from a VHDL file</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>1</value>
          </attribute>
        </attributes>
        <entityName>MemReader</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_address</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>12</left>
                <right>0</right>
                <leftExpression>addr_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_rdData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_rdEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_wrData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_wrEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>rd_trig</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>rd_trig_delay</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>rd_length</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>12</left>
                <right>0</right>
                <leftExpression>addr_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>data_out</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>MemReader_1</instanceName>
        <filepath>../../IPs/MemReader.vhd</filepath>
        <absoluteFilepath>C:/PXI_FPGA/IPs/MemReader.vhd</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>data_width</parameterId>
            <parameterValue>32</parameterValue>
          </parameter>
          <parameter>
            <parameterId>addr_width</parameterId>
            <parameterValue>13</parameterValue>
          </parameter>
          <parameter>
            <parameterId>idle_data</parameterId>
            <parameterValue>32767</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <library>VHDL Files</library>
          <name>MemReader</name>
        </vlnv>
      </component>
      <component componentTypeName="userfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>VHDL Files</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>IP imported from a VHDL file</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>1</value>
          </attribute>
        </attributes>
        <entityName>MemReader</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_address</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>12</left>
                <right>0</right>
                <leftExpression>addr_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_rdData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_rdEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_wrData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_wrEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>rd_trig</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>rd_trig_delay</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>rd_length</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>12</left>
                <right>0</right>
                <leftExpression>addr_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>data_out</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>MemReader_2</instanceName>
        <filepath>../../IPs/MemReader.vhd</filepath>
        <absoluteFilepath>C:/PXI_FPGA/IPs/MemReader.vhd</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>data_width</parameterId>
            <parameterValue>32</parameterValue>
          </parameter>
          <parameter>
            <parameterId>addr_width</parameterId>
            <parameterValue>13</parameterValue>
          </parameter>
          <parameter>
            <parameterId>idle_data</parameterId>
            <parameterValue>32767</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <library>VHDL Files</library>
          <name>MemReader</name>
        </vlnv>
      </component>
      <component componentTypeName="userfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>VHDL Files</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>IP imported from a VHDL file</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>1</value>
          </attribute>
        </attributes>
        <entityName>MemReader</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_address</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>12</left>
                <right>0</right>
                <leftExpression>addr_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_rdData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_rdEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_wrData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_wrEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>rd_trig</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>rd_trig_delay</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>rd_length</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>12</left>
                <right>0</right>
                <leftExpression>addr_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>data_out</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>MemReader_3</instanceName>
        <filepath>../../IPs/MemReader.vhd</filepath>
        <absoluteFilepath>C:/PXI_FPGA/IPs/MemReader.vhd</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>data_width</parameterId>
            <parameterValue>32</parameterValue>
          </parameter>
          <parameter>
            <parameterId>addr_width</parameterId>
            <parameterValue>13</parameterValue>
          </parameter>
          <parameter>
            <parameterId>idle_data</parameterId>
            <parameterValue>32767</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <library>VHDL Files</library>
          <name>MemReader</name>
        </vlnv>
      </component>
      <component componentTypeName="userfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>VHDL Files</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>IP imported from a VHDL file</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>1</value>
          </attribute>
        </attributes>
        <entityName>MemReader</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_address</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>12</left>
                <right>0</right>
                <leftExpression>addr_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_rdData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_rdEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_wrData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>MEM_wrEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>rd_trig</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>rd_trig_delay</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>rd_length</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>12</left>
                <right>0</right>
                <leftExpression>addr_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>data_out</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>data_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>MemReader_4</instanceName>
        <filepath>../../IPs/MemReader.vhd</filepath>
        <absoluteFilepath>C:/PXI_FPGA/IPs/MemReader.vhd</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>data_width</parameterId>
            <parameterValue>32</parameterValue>
          </parameter>
          <parameter>
            <parameterId>addr_width</parameterId>
            <parameterValue>13</parameterValue>
          </parameter>
          <parameter>
            <parameterId>idle_data</parameterId>
            <parameterValue>32767</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <library>VHDL Files</library>
          <name>MemReader</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>A PXI backplane trigger signal that can be read in the sandbox.</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>PXItriggerIn5</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:wire:1.0</value>
          </attribute>
        </attributes>
        <entityName>PXItriggerIn5</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>PXItriggerIn5</value>
              </attribute>
            </attributes>
            <members/>
            <name>PXItriggerIn_Line5</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>PXItriggerIn5_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>PXItriggerIn5</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>A PXI backplane trigger signal that can be read in the sandbox.</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>PXItriggerIn6</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:wire:1.0</value>
          </attribute>
        </attributes>
        <entityName>PXItriggerIn6</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>PXItriggerIn6</value>
              </attribute>
            </attributes>
            <members/>
            <name>PXItriggerIn_Line6</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>PXItriggerIn6_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>PXItriggerIn6</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>A PXI backplane trigger signal that can be read in the sandbox.</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>PXItriggerIn7</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:wire:1.0</value>
          </attribute>
        </attributes>
        <entityName>PXItriggerIn7</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>PXItriggerIn7</value>
              </attribute>
            </attributes>
            <members/>
            <name>PXItriggerIn_Line7</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>PXItriggerIn7_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>PXItriggerIn7</name>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Compares the analog trigger signals with the analog mask and generates a trigger event if necessary.</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Trigger_Selector</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_mode</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>3</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_msk</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>C_N_CHANNELS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_sw</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_hw</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_o</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh0</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh1</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh2</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh3</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>TriggerSelector_1</instanceName>
        <filepath>../../../Program Files/Keysight/M3102A BSP/R020140/bsp/ip/7k410/TriggerSelector/TriggerSelector.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3102A BSP/R020140/bsp/ip/7k410/TriggerSelector/TriggerSelector.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>TriggerSelector</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Compares the analog trigger signals with the analog mask and generates a trigger event if necessary.</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Trigger_Selector</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_mode</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>3</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_msk</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>C_N_CHANNELS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_sw</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_hw</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_o</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh0</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh1</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh2</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh3</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>TriggerSelector_2</instanceName>
        <filepath>../../../Program Files/Keysight/M3102A BSP/R020140/bsp/ip/7k410/TriggerSelector/TriggerSelector.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3102A BSP/R020140/bsp/ip/7k410/TriggerSelector/TriggerSelector.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>TriggerSelector</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Compares the analog trigger signals with the analog mask and generates a trigger event if necessary.</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Trigger_Selector</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_mode</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>3</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_msk</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>C_N_CHANNELS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_sw</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_hw</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_o</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh0</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh1</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh2</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh3</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>TriggerSelector_3</instanceName>
        <filepath>../../../Program Files/Keysight/M3102A BSP/R020140/bsp/ip/7k410/TriggerSelector/TriggerSelector.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3102A BSP/R020140/bsp/ip/7k410/TriggerSelector/TriggerSelector.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>TriggerSelector</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Compares the analog trigger signals with the analog mask and generates a trigger event if necessary.</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Trigger_Selector</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_mode</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>3</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_msk</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>3</left>
                <right>0</right>
                <leftExpression>C_N_CHANNELS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_sw</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_hw</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>trigger_o</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh0</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh1</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh2</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triggerCh3</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>C_N_STREAMS-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>TriggerSelector_4</instanceName>
        <filepath>../../../Program Files/Keysight/M3102A BSP/R020140/bsp/ip/7k410/TriggerSelector/TriggerSelector.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3102A BSP/R020140/bsp/ip/7k410/TriggerSelector/TriggerSelector.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>TriggerSelector</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Trigger Output for Channel 1</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Trigger_Output_1</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Trigger_Output_1</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Trigger_Output_1</value>
          </attribute>
        </attributes>
        <entityName>Trigger_Output_1</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_Out</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain1_trig</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Trigger_Output_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Trigger_Output_1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Trigger Output for Channel 2</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Trigger_Output_2</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Trigger_Output_2</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Trigger_Output_2</value>
          </attribute>
        </attributes>
        <entityName>Trigger_Output_2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_Out</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain2_trig</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Trigger_Output_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Trigger_Output_2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Trigger Output for Channel 3</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Trigger_Output_3</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Trigger_Output_3</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Trigger_Output_3</value>
          </attribute>
        </attributes>
        <entityName>Trigger_Output_3</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_Out</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain3_trig</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Trigger_Output_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Trigger_Output_3</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Trigger Output for Channel 4</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Trigger_Output_4</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Trigger_Output_4</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Trigger_Output_4</value>
          </attribute>
        </attributes>
        <entityName>Trigger_Output_4</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Trigger_Out</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain4_trig</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Trigger_Output_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Trigger_Output_4</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface to communicate to host through the RSP API</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Host</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:mem:1.0</value>
          </attribute>
        </attributes>
        <entityName>Host_mem</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>Host_wrData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Host_rdData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Host_address</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>12</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_address__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Host_rdEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Host_wrEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>WeightFunc_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>__internal_pw_width_param_address__</parameterId>
            <parameterValue>13</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <name>Host_mem</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface to communicate to host through the RSP API</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Host</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:mem:1.0</value>
          </attribute>
        </attributes>
        <entityName>Host_mem</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>Host_wrData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Host_rdData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Host_address</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>12</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_address__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Host_rdEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Host_wrEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>WeightFunc_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>__internal_pw_width_param_address__</parameterId>
            <parameterValue>13</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <name>Host_mem</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface to communicate to host through the RSP API</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Host</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:mem:1.0</value>
          </attribute>
        </attributes>
        <entityName>Host_mem</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>Host_wrData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Host_rdData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Host_address</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>12</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_address__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Host_rdEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Host_wrEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>WeightFunc_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>__internal_pw_width_param_address__</parameterId>
            <parameterValue>13</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <name>Host_mem</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Interface to communicate to host through the RSP API</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Host</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:mem:1.0</value>
          </attribute>
        </attributes>
        <entityName>Host_mem</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>Host_wrData</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Host_rdData</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Host_address</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>12</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_address__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Host_rdEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Host_wrEn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>WeightFunc_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>__internal_pw_width_param_address__</parameterId>
            <parameterValue>13</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <name>Host_mem</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value> 100 MHz clock input</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk100</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clock</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value> 100 MHz clock input</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk100</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clock_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value> 100 MHz clock input</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk100</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clock_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value> 100 MHz clock input</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk100</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clock_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_10</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_11</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_12</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_13</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_14</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_15</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_5</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_6</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_7</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_8</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_9</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
    </instances>
    <connections>
      <connection>
        <source>
          <type>Interface</type>
          <name>AnalogTrigger_1.#I#AnalogTrigger</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_Control_1.#I#Ain1_analog_trig</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>AnalogTrigger_1.#I#Data</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_1.#I#Ain1_out</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>AnalogTrigger_2.#I#AnalogTrigger</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_Control_2.#I#Ain2_analog_trig</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>AnalogTrigger_2.#I#Data</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_2.#I#Ain2_out</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>AnalogTrigger_3.#I#AnalogTrigger</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_Control_3.#I#Ain3_analog_trig</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>AnalogTrigger_3.#I#Data</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_3.#I#Ain3_out</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>AnalogTrigger_4.#I#AnalogTrigger</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_Control_4.#I#Ain4_analog_trig</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>AnalogTrigger_4.#I#Data</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Analog_Channel_4.#I#Ain4_out</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>DualPortRam_1.#I#PortA</name>
        </source>
        <target>
          <type>Interface</type>
          <name>WeightFunc_1.#I#Host</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>DualPortRam_1.#I#PortB</name>
        </source>
        <target>
          <type>Interface</type>
          <name>MemReader_1.#I#MEM</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>DualPortRam_2.#I#PortA</name>
        </source>
        <target>
          <type>Interface</type>
          <name>WeightFunc_2.#I#Host</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>DualPortRam_2.#I#PortB</name>
        </source>
        <target>
          <type>Interface</type>
          <name>MemReader_2.#I#MEM</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>DualPortRam_3.#I#PortA</name>
        </source>
        <target>
          <type>Interface</type>
          <name>WeightFunc_3.#I#Host</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>DualPortRam_3.#I#PortB</name>
        </source>
        <target>
          <type>Interface</type>
          <name>MemReader_3.#I#MEM</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>DualPortRam_4.#I#PortA</name>
        </source>
        <target>
          <type>Interface</type>
          <name>WeightFunc_4.#I#Host</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>DualPortRam_4.#I#PortB</name>
        </source>
        <target>
          <type>Interface</type>
          <name>MemReader_4.#I#MEM</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>AnalogTrigger_1.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>AnalogTrigger_1.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>AnalogTrigger_2.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>AnalogTrigger_2.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>AnalogTrigger_3.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>AnalogTrigger_3.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>AnalogTrigger_4.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>AnalogTrigger_4.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Analog_Trigger_1.Trigger_Out</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_1.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Analog_Trigger_2.Trigger_Out</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_2.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Analog_Trigger_3.Trigger_Out</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_3.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Analog_Trigger_4.Trigger_Out</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_4.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Concat_5to1_1.Din_vector_0</name>
        </source>
        <target>
          <type>Port</type>
          <name>Demodulator_50MHz_1.data_out_I</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Concat_5to1_1.Din_vector_1</name>
        </source>
        <target>
          <type>Port</type>
          <name>Demodulator_50MHz_1.data_out_Q</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Concat_5to1_1.Din_vector_2</name>
        </source>
        <target>
          <type>Port</type>
          <name>Demodulator_50MHz_1.data_out_Mag2</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Concat_5to1_1.Din_vector_3</name>
        </source>
        <target>
          <type>Port</type>
          <name>MemReader_1.data_out</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Concat_5to1_1.Din_vector_4</name>
        </source>
        <target>
          <type>Port</type>
          <name>HVI_UserAction4_1.HVI_UserAction4</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Concat_5to1_2.Din_vector_0</name>
        </source>
        <target>
          <type>Port</type>
          <name>Demodulator_50MHz_2.data_out_I</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Concat_5to1_2.Din_vector_1</name>
        </source>
        <target>
          <type>Port</type>
          <name>Demodulator_50MHz_2.data_out_Q</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Concat_5to1_2.Din_vector_2</name>
        </source>
        <target>
          <type>Port</type>
          <name>Demodulator_50MHz_2.data_out_Mag2</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Concat_5to1_2.Din_vector_3</name>
        </source>
        <target>
          <type>Port</type>
          <name>MemReader_2.data_out</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Concat_5to1_2.Din_vector_4</name>
        </source>
        <target>
          <type>Port</type>
          <name>PXItriggerIn5_1.PXItriggerIn5</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Concat_5to1_3.Din_vector_0</name>
        </source>
        <target>
          <type>Port</type>
          <name>Demodulator_50MHz_3.data_out_I</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Concat_5to1_3.Din_vector_1</name>
        </source>
        <target>
          <type>Port</type>
          <name>Demodulator_50MHz_3.data_out_Q</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Concat_5to1_3.Din_vector_2</name>
        </source>
        <target>
          <type>Port</type>
          <name>Demodulator_50MHz_3.data_out_Mag2</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Concat_5to1_3.Din_vector_3</name>
        </source>
        <target>
          <type>Port</type>
          <name>MemReader_3.data_out</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Concat_5to1_3.Din_vector_4</name>
        </source>
        <target>
          <type>Port</type>
          <name>PXItriggerIn6_1.PXItriggerIn6</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Concat_5to1_4.Din_vector_0</name>
        </source>
        <target>
          <type>Port</type>
          <name>Demodulator_50MHz_4.data_out_I</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Concat_5to1_4.Din_vector_1</name>
        </source>
        <target>
          <type>Port</type>
          <name>Demodulator_50MHz_4.data_out_Q</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Concat_5to1_4.Din_vector_2</name>
        </source>
        <target>
          <type>Port</type>
          <name>Demodulator_50MHz_4.data_out_Mag2</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Concat_5to1_4.Din_vector_3</name>
        </source>
        <target>
          <type>Port</type>
          <name>MemReader_4.data_out</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Concat_5to1_4.Din_vector_4</name>
        </source>
        <target>
          <type>Port</type>
          <name>PXItriggerIn7_1.PXItriggerIn7</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Daq1.#I#Daq1.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Concat_5to1_1.Dout_vector</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Daq1.#I#Daq1.tvalid</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_1.#I#Ain1_out.tvalid</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Daq2.#I#Daq2.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Concat_5to1_2.Dout_vector</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Daq2.#I#Daq2.tvalid</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_2.#I#Ain2_out.tvalid</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Daq3.#I#Daq3.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Concat_5to1_3.Dout_vector</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Daq3.#I#Daq3.tvalid</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_3.#I#Ain3_out.tvalid</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Daq4.#I#Daq4.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Concat_5to1_4.Dout_vector</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Daq4.#I#Daq4.tvalid</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_4.#I#Ain4_out.tvalid</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Demodulator_50MHz_1.LO_phase_rst</name>
        </source>
        <target>
          <type>Port</type>
          <name>TriggerSelector_1.trigger_o</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Demodulator_50MHz_1.clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_4.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Demodulator_50MHz_1.data_in</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_1.#I#Ain1_out.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Demodulator_50MHz_1.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Demodulator_50MHz_1.truncate_bit</name>
        </source>
        <target>
          <type>Port</type>
          <name>FPGARegisters_1.demod_trunc_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Demodulator_50MHz_2.LO_phase_rst</name>
        </source>
        <target>
          <type>Port</type>
          <name>TriggerSelector_2.trigger_o</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Demodulator_50MHz_2.clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_5.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Demodulator_50MHz_2.data_in</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_2.#I#Ain2_out.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Demodulator_50MHz_2.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Demodulator_50MHz_2.truncate_bit</name>
        </source>
        <target>
          <type>Port</type>
          <name>FPGARegisters_2.demod_trunc_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Demodulator_50MHz_3.LO_phase_rst</name>
        </source>
        <target>
          <type>Port</type>
          <name>TriggerSelector_3.trigger_o</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Demodulator_50MHz_3.clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_6.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Demodulator_50MHz_3.data_in</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_3.#I#Ain3_out.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Demodulator_50MHz_3.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_6.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Demodulator_50MHz_3.truncate_bit</name>
        </source>
        <target>
          <type>Port</type>
          <name>FPGARegisters_3.demod_trunc_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Demodulator_50MHz_4.LO_phase_rst</name>
        </source>
        <target>
          <type>Port</type>
          <name>TriggerSelector_4.trigger_o</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Demodulator_50MHz_4.clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_7.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Demodulator_50MHz_4.data_in</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_4.#I#Ain4_out.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Demodulator_50MHz_4.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_7.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Demodulator_50MHz_4.truncate_bit</name>
        </source>
        <target>
          <type>Port</type>
          <name>FPGARegisters_4.demod_trunc_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>DualPortRam_1.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_8.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>DualPortRam_1.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_8.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>DualPortRam_2.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_10.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>DualPortRam_2.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_11.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>DualPortRam_3.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_12.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>DualPortRam_3.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_13.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>DualPortRam_4.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_15.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>DualPortRam_4.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_15.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>MemReader_1.clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_9.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>MemReader_1.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_9.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>MemReader_1.rd_length</name>
        </source>
        <target>
          <type>Port</type>
          <name>FPGARegisters_1.wf_length_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>MemReader_1.rd_trig</name>
        </source>
        <target>
          <type>Port</type>
          <name>HVI_UserAction4_1.HVI_UserAction4</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>MemReader_1.rd_trig_delay</name>
        </source>
        <target>
          <type>Port</type>
          <name>FPGARegisters_1.wf_trig_delay_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>MemReader_2.clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_11.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>MemReader_2.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_10.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>MemReader_2.rd_length</name>
        </source>
        <target>
          <type>Port</type>
          <name>FPGARegisters_2.wf_length_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>MemReader_2.rd_trig</name>
        </source>
        <target>
          <type>Port</type>
          <name>PXItriggerIn5_1.PXItriggerIn5</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>MemReader_2.rd_trig_delay</name>
        </source>
        <target>
          <type>Port</type>
          <name>FPGARegisters_2.wf_trig_delay_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>MemReader_3.clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_13.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>MemReader_3.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_12.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>MemReader_3.rd_length</name>
        </source>
        <target>
          <type>Port</type>
          <name>FPGARegisters_3.wf_length_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>MemReader_3.rd_trig</name>
        </source>
        <target>
          <type>Port</type>
          <name>PXItriggerIn6_1.PXItriggerIn6</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>MemReader_3.rd_trig_delay</name>
        </source>
        <target>
          <type>Port</type>
          <name>FPGARegisters_3.wf_trig_delay_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>MemReader_4.clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_14.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>MemReader_4.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_14.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>MemReader_4.rd_length</name>
        </source>
        <target>
          <type>Port</type>
          <name>FPGARegisters_4.wf_length_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>MemReader_4.rd_trig</name>
        </source>
        <target>
          <type>Port</type>
          <name>PXItriggerIn7_1.PXItriggerIn7</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>MemReader_4.rd_trig_delay</name>
        </source>
        <target>
          <type>Port</type>
          <name>FPGARegisters_4.wf_trig_delay_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_1.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_1.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_1.triggerCh0</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_1.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_1.triggerCh1</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_2.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_1.triggerCh2</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_3.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_1.triggerCh3</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_4.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_1.trigger_hw</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_1.HW_Trigger</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_1.trigger_mode</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_1.Trigger_mode</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_1.trigger_msk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_1.Trigger_mask</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_1.trigger_sw</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_1.SW_Trigger</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_2.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_2.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_2.triggerCh0</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_1.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_2.triggerCh1</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_2.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_2.triggerCh2</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_3.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_2.triggerCh3</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_4.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_2.trigger_hw</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_2.HW_Trigger</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_2.trigger_mode</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_2.Trigger_mode</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_2.trigger_msk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_2.Trigger_mask</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_2.trigger_sw</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_2.SW_Trigger</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_3.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_3.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_3.triggerCh0</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_1.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_3.triggerCh1</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_2.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_3.triggerCh2</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_3.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_3.triggerCh3</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_4.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_3.trigger_hw</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_3.HW_Trigger</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_3.trigger_mode</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_3.Trigger_mode</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_3.trigger_msk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_3.Trigger_mask</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_3.trigger_sw</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_3.SW_Trigger</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4.triggerCh0</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_1.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4.triggerCh1</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_2.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4.triggerCh2</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_3.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4.triggerCh3</name>
        </source>
        <target>
          <type>Port</type>
          <name>AnalogTrigger_4.AnalogTriggerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4.trigger_hw</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_4.HW_Trigger</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4.trigger_mode</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_4.Trigger_mode</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4.trigger_msk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_4.Trigger_mask</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>TriggerSelector_4.trigger_sw</name>
        </source>
        <target>
          <type>Port</type>
          <name>Analog_Channel_Control_4.SW_Trigger</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Trigger_Output_1.Trigger_Out</name>
        </source>
        <target>
          <type>Port</type>
          <name>TriggerSelector_1.trigger_o</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Trigger_Output_2.Trigger_Out</name>
        </source>
        <target>
          <type>Port</type>
          <name>TriggerSelector_2.trigger_o</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Trigger_Output_3.Trigger_Out</name>
        </source>
        <target>
          <type>Port</type>
          <name>TriggerSelector_3.trigger_o</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Trigger_Output_4.Trigger_Out</name>
        </source>
        <target>
          <type>Port</type>
          <name>TriggerSelector_4.trigger_o</name>
        </target>
      </connection>
    </connections>
  </fpgaBasic>

  <editor>
    <blockGraphicItems>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>AnalogTrigger_1</name>
        <instanceName>AnalogTrigger_1</instanceName>
        <visualName>AnalogTrigger_1</visualName>
        <currentPosition>
          <x>280</x>
          <y>-780</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>AnalogTrigger_1.#I#AnalogTrigger</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>AnalogTrigger_1.#I#Data</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>AnalogTrigger_2</name>
        <instanceName>AnalogTrigger_2</instanceName>
        <visualName>AnalogTrigger_2</visualName>
        <currentPosition>
          <x>285</x>
          <y>-455</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>AnalogTrigger_2.#I#AnalogTrigger</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>AnalogTrigger_2.#I#Data</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>AnalogTrigger_3</name>
        <instanceName>AnalogTrigger_3</instanceName>
        <visualName>AnalogTrigger_3</visualName>
        <currentPosition>
          <x>285</x>
          <y>-125</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>AnalogTrigger_3.#I#AnalogTrigger</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>AnalogTrigger_3.#I#Data</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>AnalogTrigger_4</name>
        <instanceName>AnalogTrigger_4</instanceName>
        <visualName>AnalogTrigger_4</visualName>
        <currentPosition>
          <x>285</x>
          <y>230</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>AnalogTrigger_4.#I#AnalogTrigger</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>AnalogTrigger_4.#I#Data</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Channel_1</name>
        <instanceName>Analog_Channel_1</instanceName>
        <visualName>Analog_Channel_1</visualName>
        <currentPosition>
          <x>-70</x>
          <y>-655</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Analog_Channel_1.#I#Ain1_out</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Channel_2</name>
        <instanceName>Analog_Channel_2</instanceName>
        <visualName>Analog_Channel_2</visualName>
        <currentPosition>
          <x>-80</x>
          <y>-345</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Analog_Channel_2.#I#Ain2_out</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Channel_3</name>
        <instanceName>Analog_Channel_3</instanceName>
        <visualName>Analog_Channel_3</visualName>
        <currentPosition>
          <x>-60</x>
          <y>-10</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Analog_Channel_3.#I#Ain3_out</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Channel_4</name>
        <instanceName>Analog_Channel_4</instanceName>
        <visualName>Analog_Channel_4</visualName>
        <currentPosition>
          <x>-70</x>
          <y>345</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Analog_Channel_4.#I#Ain4_out</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Channel_Control_1</name>
        <instanceName>Analog_Channel_Control_1</instanceName>
        <visualName>Analog_Channel_Control_1</visualName>
        <currentPosition>
          <x>-65</x>
          <y>-780</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Analog_Channel_Control_1.#I#Ain1_analog_trig</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Channel_Control_2</name>
        <instanceName>Analog_Channel_Control_2</instanceName>
        <visualName>Analog_Channel_Control_2</visualName>
        <currentPosition>
          <x>-60</x>
          <y>-450</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Analog_Channel_Control_2.#I#Ain2_analog_trig</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Channel_Control_3</name>
        <instanceName>Analog_Channel_Control_3</instanceName>
        <visualName>Analog_Channel_Control_3</visualName>
        <currentPosition>
          <x>-55</x>
          <y>-125</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Analog_Channel_Control_3.#I#Ain3_analog_trig</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Channel_Control_4</name>
        <instanceName>Analog_Channel_Control_4</instanceName>
        <visualName>Analog_Channel_Control_4</visualName>
        <currentPosition>
          <x>-60</x>
          <y>230</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Analog_Channel_Control_4.#I#Ain4_analog_trig</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Trigger_1</name>
        <instanceName>Analog_Trigger_1</instanceName>
        <visualName>Analog_Trigger_1</visualName>
        <currentPosition>
          <x>835</x>
          <y>-915</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Trigger_2</name>
        <instanceName>Analog_Trigger_2</instanceName>
        <visualName>Analog_Trigger_2</visualName>
        <currentPosition>
          <x>855</x>
          <y>-545</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Trigger_3</name>
        <instanceName>Analog_Trigger_3</instanceName>
        <visualName>Analog_Trigger_3</visualName>
        <currentPosition>
          <x>845</x>
          <y>-205</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Analog_Trigger_4</name>
        <instanceName>Analog_Trigger_4</instanceName>
        <visualName>Analog_Trigger_4</visualName>
        <currentPosition>
          <x>855</x>
          <y>150</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Daq1</name>
        <instanceName>Daq1</instanceName>
        <visualName>Daq1</visualName>
        <currentPosition>
          <x>955</x>
          <y>-650</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Daq1.#I#Daq1</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Daq2</name>
        <instanceName>Daq2</instanceName>
        <visualName>Daq2</visualName>
        <currentPosition>
          <x>975</x>
          <y>-340</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Daq2.#I#Daq2</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Daq3</name>
        <instanceName>Daq3</instanceName>
        <visualName>Daq3</visualName>
        <currentPosition>
          <x>915</x>
          <y>5</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Daq3.#I#Daq3</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Daq4</name>
        <instanceName>Daq4</instanceName>
        <visualName>Daq4</visualName>
        <currentPosition>
          <x>930</x>
          <y>350</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Daq4.#I#Daq4</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>TriggerSelector_1</name>
        <instanceName>TriggerSelector_1</instanceName>
        <visualName>TriggerSelector_1</visualName>
        <currentPosition>
          <x>575</x>
          <y>-785</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>TriggerSelector_2</name>
        <instanceName>TriggerSelector_2</instanceName>
        <visualName>TriggerSelector_2</visualName>
        <currentPosition>
          <x>580</x>
          <y>-460</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>TriggerSelector_3</name>
        <instanceName>TriggerSelector_3</instanceName>
        <visualName>TriggerSelector_3</visualName>
        <currentPosition>
          <x>585</x>
          <y>-125</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>TriggerSelector_4</name>
        <instanceName>TriggerSelector_4</instanceName>
        <visualName>TriggerSelector_4</visualName>
        <currentPosition>
          <x>580</x>
          <y>230</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Trigger_Output_1</name>
        <instanceName>Trigger_Output_1</instanceName>
        <visualName>Trigger_Output_1</visualName>
        <currentPosition>
          <x>835</x>
          <y>-830</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Trigger_Output_2</name>
        <instanceName>Trigger_Output_2</instanceName>
        <visualName>Trigger_Output_2</visualName>
        <currentPosition>
          <x>855</x>
          <y>-465</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Trigger_Output_3</name>
        <instanceName>Trigger_Output_3</instanceName>
        <visualName>Trigger_Output_3</visualName>
        <currentPosition>
          <x>845</x>
          <y>-130</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Trigger_Output_4</name>
        <instanceName>Trigger_Output_4</instanceName>
        <visualName>Trigger_Output_4</visualName>
        <currentPosition>
          <x>855</x>
          <y>225</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_10</name>
        <instanceName>nRst_6</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>95</x>
          <y>-10</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_11</name>
        <instanceName>Clock_7</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>110</x>
          <y>315</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="FpgaBlock">
        <name>block_12</name>
        <instanceName>Demodulator_50MHz_4</instanceName>
        <visualName>Demodulator_50MHz_4</visualName>
        <currentPosition>
          <x>285</x>
          <y>340</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_13</name>
        <instanceName>nRst_7</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>110</x>
          <y>335</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_14</name>
        <instanceName>Concat_5to1_1</instanceName>
        <visualName>Concat_5to1_1</visualName>
        <currentPosition>
          <x>710</x>
          <y>-650</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_15</name>
        <instanceName>PXItriggerIn5_1</instanceName>
        <visualName>PXItriggerIn5</visualName>
        <currentPosition>
          <x>-595</x>
          <y>-330</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_16</name>
        <instanceName>Concat_5to1_3</instanceName>
        <visualName>Concat_5to1_3</visualName>
        <currentPosition>
          <x>640</x>
          <y>5</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_17</name>
        <instanceName>PXItriggerIn6_1</instanceName>
        <visualName>PXItriggerIn6</visualName>
        <currentPosition>
          <x>-615</x>
          <y>-15</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_18</name>
        <instanceName>HVI_UserAction4_1</instanceName>
        <visualName>HVI_UserAction4</visualName>
        <currentPosition>
          <x>-595</x>
          <y>-630</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_19</name>
        <instanceName>PXItriggerIn7_1</instanceName>
        <visualName>PXItriggerIn7</visualName>
        <currentPosition>
          <x>-595</x>
          <y>320</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="FpgaBlock">
        <name>block_2</name>
        <instanceName>Demodulator_50MHz_1</instanceName>
        <visualName>Demodulator_50MHz_1</visualName>
        <currentPosition>
          <x>270</x>
          <y>-660</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_20</name>
        <instanceName>DualPortRam_1</instanceName>
        <visualName>DualPortRam_1</visualName>
        <currentPosition>
          <x>-230</x>
          <y>-720</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_20.#I#PortA</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_20.#I#PortB</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_21</name>
        <instanceName>Concat_5to1_4</instanceName>
        <visualName>Concat_5to1_4</visualName>
        <currentPosition>
          <x>760</x>
          <y>350</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_22</name>
        <instanceName>WeightFunc_1</instanceName>
        <visualName>WeightFunc_1</visualName>
        <currentPosition>
          <x>-405</x>
          <y>-715</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_22.#I#Host</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_23</name>
        <instanceName>Clock_8</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>-360</x>
          <y>-770</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_24</name>
        <instanceName>nRst_8</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>-360</x>
          <y>-750</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_25</name>
        <instanceName>MemReader_1</instanceName>
        <visualName>MemReader_1</visualName>
        <currentPosition>
          <x>-370</x>
          <y>-630</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_25.#I#MEM</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_26</name>
        <instanceName>Clock_9</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>-540</x>
          <y>-675</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_27</name>
        <instanceName>nRst_9</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>-560</x>
          <y>-655</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_29</name>
        <instanceName>Clock_10</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>-365</x>
          <y>-470</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_3</name>
        <instanceName>Clock_4</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>80</x>
          <y>-685</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_30</name>
        <instanceName>Clock_11</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>-545</x>
          <y>-375</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_31</name>
        <instanceName>DualPortRam_2</instanceName>
        <visualName>DualPortRam_2</visualName>
        <currentPosition>
          <x>-235</x>
          <y>-420</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_31.#I#PortA</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_31.#I#PortB</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_32</name>
        <instanceName>WeightFunc_2</instanceName>
        <visualName>WeightFunc_2</visualName>
        <currentPosition>
          <x>-410</x>
          <y>-415</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_32.#I#Host</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="RegisterBlock">
        <name>block_33</name>
        <instanceName>FPGARegisters_1</instanceName>
        <visualName>FPGARegisters_1</visualName>
        <currentPosition>
          <x>-660</x>
          <y>-845</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_34</name>
        <instanceName>MemReader_2</instanceName>
        <visualName>MemReader_2</visualName>
        <currentPosition>
          <x>-375</x>
          <y>-330</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_34.#I#MEM</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_35</name>
        <instanceName>nRst_10</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>-565</x>
          <y>-355</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_36</name>
        <instanceName>nRst_11</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>-365</x>
          <y>-450</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_37</name>
        <instanceName>Clock_12</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>-390</x>
          <y>-155</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_38</name>
        <instanceName>Clock_13</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>-570</x>
          <y>-60</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_39</name>
        <instanceName>DualPortRam_3</instanceName>
        <visualName>DualPortRam_3</visualName>
        <currentPosition>
          <x>-260</x>
          <y>-105</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_39.#I#PortA</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_39.#I#PortB</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_4</name>
        <instanceName>nRst_4</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>85</x>
          <y>-665</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_40</name>
        <instanceName>WeightFunc_3</instanceName>
        <visualName>WeightFunc_3</visualName>
        <currentPosition>
          <x>-430</x>
          <y>-100</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_40.#I#Host</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="RegisterBlock">
        <name>block_41</name>
        <instanceName>FPGARegisters_2</instanceName>
        <visualName>FPGARegisters_2</visualName>
        <currentPosition>
          <x>-655</x>
          <y>-480</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_42</name>
        <instanceName>MemReader_3</instanceName>
        <visualName>MemReader_3</visualName>
        <currentPosition>
          <x>-400</x>
          <y>-15</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_42.#I#MEM</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_43</name>
        <instanceName>nRst_12</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>-590</x>
          <y>-40</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_44</name>
        <instanceName>nRst_13</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>-390</x>
          <y>-135</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_45</name>
        <instanceName>Clock_14</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>-550</x>
          <y>275</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_46</name>
        <instanceName>Clock_15</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>-370</x>
          <y>180</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_47</name>
        <instanceName>DualPortRam_4</instanceName>
        <visualName>DualPortRam_4</visualName>
        <currentPosition>
          <x>-240</x>
          <y>230</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_47.#I#PortA</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_47.#I#PortB</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_48</name>
        <instanceName>WeightFunc_4</instanceName>
        <visualName>WeightFunc_4</visualName>
        <currentPosition>
          <x>-410</x>
          <y>235</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_48.#I#Host</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="RegisterBlock">
        <name>block_49</name>
        <instanceName>FPGARegisters_3</instanceName>
        <visualName>FPGARegisters_3</visualName>
        <currentPosition>
          <x>-655</x>
          <y>-200</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_5</name>
        <instanceName>Clock_5</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>95</x>
          <y>-375</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_50</name>
        <instanceName>MemReader_4</instanceName>
        <visualName>MemReader_4</visualName>
        <currentPosition>
          <x>-380</x>
          <y>320</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_50.#I#MEM</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_51</name>
        <instanceName>nRst_14</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>-570</x>
          <y>295</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_52</name>
        <instanceName>nRst_15</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>-370</x>
          <y>200</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_53</name>
        <instanceName>Concat_5to1_2</instanceName>
        <visualName>Concat_5to1_2</visualName>
        <currentPosition>
          <x>680</x>
          <y>-340</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="RegisterBlock">
        <name>block_54</name>
        <instanceName>FPGARegisters_4</instanceName>
        <visualName>FPGARegisters_4</visualName>
        <currentPosition>
          <x>-675</x>
          <y>145</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="FpgaBlock">
        <name>block_6</name>
        <instanceName>Demodulator_50MHz_2</instanceName>
        <visualName>Demodulator_50MHz_2</visualName>
        <currentPosition>
          <x>275</x>
          <y>-350</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_7</name>
        <instanceName>nRst_5</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>90</x>
          <y>-355</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_8</name>
        <instanceName>Clock_6</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>95</x>
          <y>-30</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="FpgaBlock">
        <name>block_9</name>
        <instanceName>Demodulator_50MHz_3</instanceName>
        <visualName>Demodulator_50MHz_3</visualName>
        <currentPosition>
          <x>285</x>
          <y>-5</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>clock</name>
        <instanceName>clock</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>45</x>
          <y>-545</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>clock_1</name>
        <instanceName>clock_1</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>45</x>
          <y>-910</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>clock_2</name>
        <instanceName>clock_2</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>50</x>
          <y>135</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>clock_3</name>
        <instanceName>clock_3</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>110</x>
          <y>-210</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>nRst</name>
        <instanceName>nRst</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>50</x>
          <y>-525</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>nRst_1</name>
        <instanceName>nRst_1</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>45</x>
          <y>-890</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>nRst_2</name>
        <instanceName>nRst_2</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>95</x>
          <y>155</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>nRst_3</name>
        <instanceName>nRst_3</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>115</x>
          <y>-190</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
    </blockGraphicItems>
    <commentGraphicItems>
      <commentGraphicItem>
        <name>Comment_1</name>
        <text>data[0::5] : demod_I
data[1::5] : demod_Q
data[2::5] : demod_mag**2
data[3::5] : weight
data[4::5] : HVI_trigger</text>
        <currentPosition>
          <x>1070</x>
          <y>-645</y>
        </currentPosition>
      </commentGraphicItem>
    </commentGraphicItems>
  </editor>

  <ProjectVersion>
    <major>1</major>
    <minor>6</minor>
    <revision>0</revision>
  </ProjectVersion>

</PathWaveFpgaProject>
