<stg><name>MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_341_1</name>


<trans_list>

<trans id="160" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %empty_393 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %empty_394 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %empty_395 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %empty_396 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_396"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %empty_397 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %empty_398 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_398"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %empty_399 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %empty_400 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_400"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %empty_401 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %empty_402 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_402"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %empty_403 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_403"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6">
<![CDATA[
newFuncRoot:13 %muxLogicCE_to_sub_ln343_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_sub_ln343_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="1">
<![CDATA[
newFuncRoot:14 %sub_ln343_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln343

]]></Node>
<StgValue><ssdm name="sub_ln343_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="4">
<![CDATA[
newFuncRoot:15 %muxLogicData_to_store_ln341 = muxlogic i4 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln341"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="4">
<![CDATA[
newFuncRoot:16 %muxLogicAddr_to_store_ln341 = muxlogic i4 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln341"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:17 %store_ln341 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4">
<![CDATA[
for.inc:0 %MuxLogicAddr_to_i_1 = muxlogic i4 %i

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_i_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:1 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:26 %add_ln341 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln341"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:39 %icmp_ln341 = icmp_eq  i4 %i_1, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln341"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:40 %br_ln341 = br i1 %icmp_ln341, void %for.inc.split, void %VITIS_LOOP_348_2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="4">
<![CDATA[
for.inc.split:3 %zext_ln343 = zext i4 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln343"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:4 %add_ln343 = add i6 %sub_ln343_read, i6 %zext_ln343

]]></Node>
<StgValue><ssdm name="add_ln343"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:5 %zext_ln343_1 = zext i6 %add_ln343

]]></Node>
<StgValue><ssdm name="zext_ln343_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="4" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:6 %mapComp_addr = getelementptr i4 %mapComp, i32 0, i32 %zext_ln343_1

]]></Node>
<StgValue><ssdm name="mapComp_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="6">
<![CDATA[
for.inc.split:7 %MuxLogicAddr_to_map = muxlogic i6 %mapComp_addr

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_map"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="6">
<![CDATA[
for.inc.split:8 %map = load i6 %mapComp_addr

]]></Node>
<StgValue><ssdm name="map"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0">
<![CDATA[
for.inc.split:10 %switch_ln343 = switch i4 %i_1, void %arrayidx61.case.11, i4 0, void %for.inc.split.arrayidx61.exit_crit_edge, i4 1, void %for.inc.split.arrayidx61.exit_crit_edge38, i4 2, void %arrayidx61.case.2, i4 3, void %arrayidx61.case.3, i4 4, void %arrayidx61.case.4, i4 5, void %arrayidx61.case.5, i4 6, void %arrayidx61.case.6, i4 7, void %arrayidx61.case.7, i4 8, void %arrayidx61.case.8, i4 9, void %arrayidx61.case.9, i4 10, void %arrayidx61.case.10

]]></Node>
<StgValue><ssdm name="switch_ln343"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="4">
<![CDATA[
arrayidx61.exit:0 %muxLogicData_to_store_ln341 = muxlogic i4 %add_ln341

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln341"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="4">
<![CDATA[
arrayidx61.exit:1 %muxLogicAddr_to_store_ln341 = muxlogic i4 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln341"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx61.exit:2 %store_ln341 = store i4 %add_ln341, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.exit:3 %br_ln341 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5">
<![CDATA[
for.inc:2 %MuxLogicAddr_to_p_load40 = muxlogic i5 %empty

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_p_load40"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5">
<![CDATA[
for.inc:3 %p_load40 = load i5 %empty

]]></Node>
<StgValue><ssdm name="p_load40"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5">
<![CDATA[
for.inc:4 %MuxLogicAddr_to_p_load39 = muxlogic i5 %empty_393

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_p_load39"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5">
<![CDATA[
for.inc:5 %p_load39 = load i5 %empty_393

]]></Node>
<StgValue><ssdm name="p_load39"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5">
<![CDATA[
for.inc:6 %MuxLogicAddr_to_p_load37 = muxlogic i5 %empty_394

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_p_load37"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5">
<![CDATA[
for.inc:7 %p_load37 = load i5 %empty_394

]]></Node>
<StgValue><ssdm name="p_load37"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5">
<![CDATA[
for.inc:8 %MuxLogicAddr_to_p_load36 = muxlogic i5 %empty_395

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_p_load36"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5">
<![CDATA[
for.inc:9 %p_load36 = load i5 %empty_395

]]></Node>
<StgValue><ssdm name="p_load36"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5">
<![CDATA[
for.inc:10 %MuxLogicAddr_to_p_load35 = muxlogic i5 %empty_396

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_p_load35"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5">
<![CDATA[
for.inc:11 %p_load35 = load i5 %empty_396

]]></Node>
<StgValue><ssdm name="p_load35"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5">
<![CDATA[
for.inc:12 %MuxLogicAddr_to_p_load34 = muxlogic i5 %empty_397

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_p_load34"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5">
<![CDATA[
for.inc:13 %p_load34 = load i5 %empty_397

]]></Node>
<StgValue><ssdm name="p_load34"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5">
<![CDATA[
for.inc:14 %MuxLogicAddr_to_p_load33 = muxlogic i5 %empty_398

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_p_load33"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5">
<![CDATA[
for.inc:15 %p_load33 = load i5 %empty_398

]]></Node>
<StgValue><ssdm name="p_load33"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5">
<![CDATA[
for.inc:16 %MuxLogicAddr_to_p_load32 = muxlogic i5 %empty_399

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_p_load32"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5">
<![CDATA[
for.inc:17 %p_load32 = load i5 %empty_399

]]></Node>
<StgValue><ssdm name="p_load32"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5">
<![CDATA[
for.inc:18 %MuxLogicAddr_to_p_load31 = muxlogic i5 %empty_400

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_p_load31"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5">
<![CDATA[
for.inc:19 %p_load31 = load i5 %empty_400

]]></Node>
<StgValue><ssdm name="p_load31"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5">
<![CDATA[
for.inc:20 %MuxLogicAddr_to_p_load30 = muxlogic i5 %empty_401

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_p_load30"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5">
<![CDATA[
for.inc:21 %p_load30 = load i5 %empty_401

]]></Node>
<StgValue><ssdm name="p_load30"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5">
<![CDATA[
for.inc:22 %MuxLogicAddr_to_p_load29 = muxlogic i5 %empty_402

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_p_load29"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="5">
<![CDATA[
for.inc:23 %p_load29 = load i5 %empty_402

]]></Node>
<StgValue><ssdm name="p_load29"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5">
<![CDATA[
for.inc:24 %MuxLogicAddr_to_p_load = muxlogic i5 %empty_403

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_p_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5">
<![CDATA[
for.inc:25 %p_load = load i5 %empty_403

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="5">
<![CDATA[
for.inc:27 %trunc_ln341 = trunc i5 %p_load40

]]></Node>
<StgValue><ssdm name="trunc_ln341"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="5">
<![CDATA[
for.inc:28 %trunc_ln341_1 = trunc i5 %p_load39

]]></Node>
<StgValue><ssdm name="trunc_ln341_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="5">
<![CDATA[
for.inc:29 %trunc_ln341_2 = trunc i5 %p_load37

]]></Node>
<StgValue><ssdm name="trunc_ln341_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="5">
<![CDATA[
for.inc:30 %trunc_ln341_3 = trunc i5 %p_load36

]]></Node>
<StgValue><ssdm name="trunc_ln341_3"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="5">
<![CDATA[
for.inc:31 %trunc_ln341_4 = trunc i5 %p_load35

]]></Node>
<StgValue><ssdm name="trunc_ln341_4"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="5">
<![CDATA[
for.inc:32 %trunc_ln341_5 = trunc i5 %p_load34

]]></Node>
<StgValue><ssdm name="trunc_ln341_5"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="5">
<![CDATA[
for.inc:33 %trunc_ln341_6 = trunc i5 %p_load33

]]></Node>
<StgValue><ssdm name="trunc_ln341_6"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="5">
<![CDATA[
for.inc:34 %trunc_ln341_7 = trunc i5 %p_load32

]]></Node>
<StgValue><ssdm name="trunc_ln341_7"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="5">
<![CDATA[
for.inc:35 %trunc_ln341_8 = trunc i5 %p_load31

]]></Node>
<StgValue><ssdm name="trunc_ln341_8"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="5">
<![CDATA[
for.inc:36 %trunc_ln341_9 = trunc i5 %p_load30

]]></Node>
<StgValue><ssdm name="trunc_ln341_9"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="5">
<![CDATA[
for.inc:37 %trunc_ln341_10 = trunc i5 %p_load29

]]></Node>
<StgValue><ssdm name="trunc_ln341_10"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="5">
<![CDATA[
for.inc:38 %trunc_ln341_11 = trunc i5 %p_load

]]></Node>
<StgValue><ssdm name="trunc_ln341_11"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln341 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln341"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln341 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln341"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln341 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln341"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="6">
<![CDATA[
for.inc.split:8 %map = load i6 %mapComp_addr

]]></Node>
<StgValue><ssdm name="map"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="4">
<![CDATA[
for.inc.split:9 %map_cast = zext i4 %map

]]></Node>
<StgValue><ssdm name="map_cast"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="5">
<![CDATA[
arrayidx61.case.10:0 %muxLogicData_to_store_ln343 = muxlogic i5 %map_cast

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln343"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="5">
<![CDATA[
arrayidx61.case.10:1 %muxLogicAddr_to_store_ln343 = muxlogic i5 %empty_402

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln343"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx61.case.10:2 %store_ln343 = store i5 %map_cast, i5 %empty_402

]]></Node>
<StgValue><ssdm name="store_ln343"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.case.10:3 %br_ln343 = br void %arrayidx61.exit

]]></Node>
<StgValue><ssdm name="br_ln343"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="5">
<![CDATA[
arrayidx61.case.9:0 %muxLogicData_to_store_ln343 = muxlogic i5 %map_cast

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln343"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="5">
<![CDATA[
arrayidx61.case.9:1 %muxLogicAddr_to_store_ln343 = muxlogic i5 %empty_401

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln343"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx61.case.9:2 %store_ln343 = store i5 %map_cast, i5 %empty_401

]]></Node>
<StgValue><ssdm name="store_ln343"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.case.9:3 %br_ln343 = br void %arrayidx61.exit

]]></Node>
<StgValue><ssdm name="br_ln343"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="5">
<![CDATA[
arrayidx61.case.8:0 %muxLogicData_to_store_ln343 = muxlogic i5 %map_cast

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln343"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="5">
<![CDATA[
arrayidx61.case.8:1 %muxLogicAddr_to_store_ln343 = muxlogic i5 %empty_400

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln343"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx61.case.8:2 %store_ln343 = store i5 %map_cast, i5 %empty_400

]]></Node>
<StgValue><ssdm name="store_ln343"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.case.8:3 %br_ln343 = br void %arrayidx61.exit

]]></Node>
<StgValue><ssdm name="br_ln343"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="5">
<![CDATA[
arrayidx61.case.7:0 %muxLogicData_to_store_ln343 = muxlogic i5 %map_cast

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln343"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="5">
<![CDATA[
arrayidx61.case.7:1 %muxLogicAddr_to_store_ln343 = muxlogic i5 %empty_399

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln343"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx61.case.7:2 %store_ln343 = store i5 %map_cast, i5 %empty_399

]]></Node>
<StgValue><ssdm name="store_ln343"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.case.7:3 %br_ln343 = br void %arrayidx61.exit

]]></Node>
<StgValue><ssdm name="br_ln343"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="5">
<![CDATA[
arrayidx61.case.6:0 %muxLogicData_to_store_ln343 = muxlogic i5 %map_cast

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln343"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="5">
<![CDATA[
arrayidx61.case.6:1 %muxLogicAddr_to_store_ln343 = muxlogic i5 %empty_398

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln343"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx61.case.6:2 %store_ln343 = store i5 %map_cast, i5 %empty_398

]]></Node>
<StgValue><ssdm name="store_ln343"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.case.6:3 %br_ln343 = br void %arrayidx61.exit

]]></Node>
<StgValue><ssdm name="br_ln343"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="5">
<![CDATA[
arrayidx61.case.5:0 %muxLogicData_to_store_ln343 = muxlogic i5 %map_cast

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln343"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="5">
<![CDATA[
arrayidx61.case.5:1 %muxLogicAddr_to_store_ln343 = muxlogic i5 %empty_397

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln343"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx61.case.5:2 %store_ln343 = store i5 %map_cast, i5 %empty_397

]]></Node>
<StgValue><ssdm name="store_ln343"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.case.5:3 %br_ln343 = br void %arrayidx61.exit

]]></Node>
<StgValue><ssdm name="br_ln343"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="5">
<![CDATA[
arrayidx61.case.4:0 %muxLogicData_to_store_ln343 = muxlogic i5 %map_cast

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln343"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="5">
<![CDATA[
arrayidx61.case.4:1 %muxLogicAddr_to_store_ln343 = muxlogic i5 %empty_396

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln343"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx61.case.4:2 %store_ln343 = store i5 %map_cast, i5 %empty_396

]]></Node>
<StgValue><ssdm name="store_ln343"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.case.4:3 %br_ln343 = br void %arrayidx61.exit

]]></Node>
<StgValue><ssdm name="br_ln343"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="5">
<![CDATA[
arrayidx61.case.3:0 %muxLogicData_to_store_ln343 = muxlogic i5 %map_cast

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln343"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="5">
<![CDATA[
arrayidx61.case.3:1 %muxLogicAddr_to_store_ln343 = muxlogic i5 %empty_395

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln343"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx61.case.3:2 %store_ln343 = store i5 %map_cast, i5 %empty_395

]]></Node>
<StgValue><ssdm name="store_ln343"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.case.3:3 %br_ln343 = br void %arrayidx61.exit

]]></Node>
<StgValue><ssdm name="br_ln343"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="5">
<![CDATA[
arrayidx61.case.2:0 %muxLogicData_to_store_ln343 = muxlogic i5 %map_cast

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln343"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="5">
<![CDATA[
arrayidx61.case.2:1 %muxLogicAddr_to_store_ln343 = muxlogic i5 %empty_394

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln343"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx61.case.2:2 %store_ln343 = store i5 %map_cast, i5 %empty_394

]]></Node>
<StgValue><ssdm name="store_ln343"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.case.2:3 %br_ln343 = br void %arrayidx61.exit

]]></Node>
<StgValue><ssdm name="br_ln343"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="5">
<![CDATA[
for.inc.split.arrayidx61.exit_crit_edge38:0 %muxLogicData_to_store_ln343 = muxlogic i5 %map_cast

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln343"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="5">
<![CDATA[
for.inc.split.arrayidx61.exit_crit_edge38:1 %muxLogicAddr_to_store_ln343 = muxlogic i5 %empty_393

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln343"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc.split.arrayidx61.exit_crit_edge38:2 %store_ln343 = store i5 %map_cast, i5 %empty_393

]]></Node>
<StgValue><ssdm name="store_ln343"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.arrayidx61.exit_crit_edge38:3 %br_ln343 = br void %arrayidx61.exit

]]></Node>
<StgValue><ssdm name="br_ln343"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="5">
<![CDATA[
for.inc.split.arrayidx61.exit_crit_edge:0 %muxLogicData_to_store_ln343 = muxlogic i5 %map_cast

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln343"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="5">
<![CDATA[
for.inc.split.arrayidx61.exit_crit_edge:1 %muxLogicAddr_to_store_ln343 = muxlogic i5 %empty

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln343"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc.split.arrayidx61.exit_crit_edge:2 %store_ln343 = store i5 %map_cast, i5 %empty

]]></Node>
<StgValue><ssdm name="store_ln343"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.arrayidx61.exit_crit_edge:3 %br_ln343 = br void %arrayidx61.exit

]]></Node>
<StgValue><ssdm name="br_ln343"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="!0"/>
<literal name="i_1" val="!1"/>
<literal name="i_1" val="!2"/>
<literal name="i_1" val="!3"/>
<literal name="i_1" val="!4"/>
<literal name="i_1" val="!5"/>
<literal name="i_1" val="!6"/>
<literal name="i_1" val="!7"/>
<literal name="i_1" val="!8"/>
<literal name="i_1" val="!9"/>
<literal name="i_1" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="5">
<![CDATA[
arrayidx61.case.11:0 %muxLogicData_to_store_ln343 = muxlogic i5 %map_cast

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln343"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="!0"/>
<literal name="i_1" val="!1"/>
<literal name="i_1" val="!2"/>
<literal name="i_1" val="!3"/>
<literal name="i_1" val="!4"/>
<literal name="i_1" val="!5"/>
<literal name="i_1" val="!6"/>
<literal name="i_1" val="!7"/>
<literal name="i_1" val="!8"/>
<literal name="i_1" val="!9"/>
<literal name="i_1" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="5">
<![CDATA[
arrayidx61.case.11:1 %muxLogicAddr_to_store_ln343 = muxlogic i5 %empty_403

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln343"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="!0"/>
<literal name="i_1" val="!1"/>
<literal name="i_1" val="!2"/>
<literal name="i_1" val="!3"/>
<literal name="i_1" val="!4"/>
<literal name="i_1" val="!5"/>
<literal name="i_1" val="!6"/>
<literal name="i_1" val="!7"/>
<literal name="i_1" val="!8"/>
<literal name="i_1" val="!9"/>
<literal name="i_1" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx61.case.11:2 %store_ln343 = store i5 %map_cast, i5 %empty_403

]]></Node>
<StgValue><ssdm name="store_ln343"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
<literal name="i_1" val="!0"/>
<literal name="i_1" val="!1"/>
<literal name="i_1" val="!2"/>
<literal name="i_1" val="!3"/>
<literal name="i_1" val="!4"/>
<literal name="i_1" val="!5"/>
<literal name="i_1" val="!6"/>
<literal name="i_1" val="!7"/>
<literal name="i_1" val="!8"/>
<literal name="i_1" val="!9"/>
<literal name="i_1" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
arrayidx61.case.11:3 %br_ln343 = br void %arrayidx61.exit

]]></Node>
<StgValue><ssdm name="br_ln343"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="4">
<![CDATA[
VITIS_LOOP_348_2.exitStub:0 %muxLogicData_to_write_ln341 = muxlogic i4 %trunc_ln341_11

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln341"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_348_2.exitStub:1 %write_ln341 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_out, i4 %trunc_ln341_11

]]></Node>
<StgValue><ssdm name="write_ln341"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="4">
<![CDATA[
VITIS_LOOP_348_2.exitStub:2 %muxLogicData_to_write_ln341 = muxlogic i4 %trunc_ln341_10

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln341"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_348_2.exitStub:3 %write_ln341 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_out1, i4 %trunc_ln341_10

]]></Node>
<StgValue><ssdm name="write_ln341"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="4">
<![CDATA[
VITIS_LOOP_348_2.exitStub:4 %muxLogicData_to_write_ln341 = muxlogic i4 %trunc_ln341_9

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln341"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_348_2.exitStub:5 %write_ln341 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_out2, i4 %trunc_ln341_9

]]></Node>
<StgValue><ssdm name="write_ln341"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="4">
<![CDATA[
VITIS_LOOP_348_2.exitStub:6 %muxLogicData_to_write_ln341 = muxlogic i4 %trunc_ln341_8

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln341"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_348_2.exitStub:7 %write_ln341 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_out3, i4 %trunc_ln341_8

]]></Node>
<StgValue><ssdm name="write_ln341"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="4">
<![CDATA[
VITIS_LOOP_348_2.exitStub:8 %muxLogicData_to_write_ln341 = muxlogic i4 %trunc_ln341_7

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln341"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_348_2.exitStub:9 %write_ln341 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_out4, i4 %trunc_ln341_7

]]></Node>
<StgValue><ssdm name="write_ln341"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="4">
<![CDATA[
VITIS_LOOP_348_2.exitStub:10 %muxLogicData_to_write_ln341 = muxlogic i4 %trunc_ln341_6

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln341"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_348_2.exitStub:11 %write_ln341 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_out5, i4 %trunc_ln341_6

]]></Node>
<StgValue><ssdm name="write_ln341"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="4">
<![CDATA[
VITIS_LOOP_348_2.exitStub:12 %muxLogicData_to_write_ln341 = muxlogic i4 %trunc_ln341_5

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln341"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_348_2.exitStub:13 %write_ln341 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_out6, i4 %trunc_ln341_5

]]></Node>
<StgValue><ssdm name="write_ln341"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="4">
<![CDATA[
VITIS_LOOP_348_2.exitStub:14 %muxLogicData_to_write_ln341 = muxlogic i4 %trunc_ln341_4

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln341"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_348_2.exitStub:15 %write_ln341 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_out7, i4 %trunc_ln341_4

]]></Node>
<StgValue><ssdm name="write_ln341"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="4">
<![CDATA[
VITIS_LOOP_348_2.exitStub:16 %muxLogicData_to_write_ln341 = muxlogic i4 %trunc_ln341_3

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln341"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_348_2.exitStub:17 %write_ln341 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_out8, i4 %trunc_ln341_3

]]></Node>
<StgValue><ssdm name="write_ln341"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="4">
<![CDATA[
VITIS_LOOP_348_2.exitStub:18 %muxLogicData_to_write_ln341 = muxlogic i4 %trunc_ln341_2

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln341"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_348_2.exitStub:19 %write_ln341 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_out9, i4 %trunc_ln341_2

]]></Node>
<StgValue><ssdm name="write_ln341"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="4">
<![CDATA[
VITIS_LOOP_348_2.exitStub:20 %muxLogicData_to_write_ln341 = muxlogic i4 %trunc_ln341_1

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln341"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_348_2.exitStub:21 %write_ln341 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_out10, i4 %trunc_ln341_1

]]></Node>
<StgValue><ssdm name="write_ln341"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="4">
<![CDATA[
VITIS_LOOP_348_2.exitStub:22 %muxLogicData_to_write_ln341 = muxlogic i4 %trunc_ln341

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln341"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_348_2.exitStub:23 %write_ln341 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %p_out11, i4 %trunc_ln341

]]></Node>
<StgValue><ssdm name="write_ln341"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0">
<![CDATA[
VITIS_LOOP_348_2.exitStub:24 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
