# MV401D
Verilog code and testbenches for MV401 UoH <br>
Testbenches are in the testbenches folder.<br><br>

Written in Xilink Vivado v2020<br><br>

# Contents
- Half adder (structural)
- Full adder (structural)
- Full adder using half adder (structural)
- Half adder (RTL)
- Full adder(structural) using half adder(RTL)
- 2x1 MUX using structural and RTL
- 4x1 MUX using 2x1 MUX in RTL
- 2x1 MUX using input A, B as one vector with 2 bits defined
- 4 bit 4x1 mux
- 4 bit 8x1 mux
- 1 bit comparator
- 4 bit comparator
