Analysis & Synthesis report for OV5640
Wed Mar 23 21:27:54 2022
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ov5640_pip|cmos2_reg_config:cmos_config_2|config_step
 11. State Machine - |ov5640_pip|cmos2_reg_config:cmos_config_1|config_step
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 19. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated
 20. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p
 21. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p
 22. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram
 23. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp
 24. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp
 25. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 26. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13
 27. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp
 28. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp
 29. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 30. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16
 31. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 32. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated
 33. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p
 34. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p
 35. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram
 36. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp
 37. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp
 38. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 39. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13
 40. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp
 41. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp
 42. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 43. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16
 44. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 45. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated
 46. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p
 47. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p
 48. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram
 49. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp
 50. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp
 51. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 52. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13
 53. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp
 54. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp
 55. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 56. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16
 57. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
 58. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated
 59. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p
 60. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p
 61. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram
 62. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp
 63. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp
 64. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 65. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13
 66. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp
 67. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp
 68. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 69. Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16
 70. Source assignments for sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2
 71. Parameter Settings for User Entity Instance: clock_pll:u_clok_pll|altpll:altpll_component
 72. Parameter Settings for User Entity Instance: color_bar:u_color_bar
 73. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u_Sdram_Control_4Port
 74. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component
 75. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1
 76. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1
 77. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u_Sdram_Control_4Port|sdr_data_path:data_path1
 78. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 79. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 80. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 81. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
 82. Parameter Settings for User Entity Instance: key:u_key
 83. Parameter Settings for User Entity Instance: sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component
 84. Parameter Settings for User Entity Instance: seg_dynamic:u_seg_dynamic
 85. Parameter Settings for Inferred Entity Instance: sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult1
 86. Parameter Settings for Inferred Entity Instance: sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult0
 87. Parameter Settings for Inferred Entity Instance: sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult2
 88. altpll Parameter Settings by Entity Instance
 89. dcfifo Parameter Settings by Entity Instance
 90. altshift_taps Parameter Settings by Entity Instance
 91. lpm_mult Parameter Settings by Entity Instance
 92. Port Connectivity Checks: "seg_dynamic:u_seg_dynamic"
 93. Port Connectivity Checks: "sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0"
 94. Port Connectivity Checks: "sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0"
 95. Port Connectivity Checks: "sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering"
 96. Port Connectivity Checks: "sobel_top:u_sobel_top"
 97. Port Connectivity Checks: "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2"
 98. Port Connectivity Checks: "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1"
 99. Port Connectivity Checks: "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2"
100. Port Connectivity Checks: "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1"
101. Port Connectivity Checks: "Sdram_Control_4Port:u_Sdram_Control_4Port|sdr_data_path:data_path1"
102. Port Connectivity Checks: "Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1"
103. Port Connectivity Checks: "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1"
104. Port Connectivity Checks: "Sdram_Control_4Port:u_Sdram_Control_4Port"
105. Port Connectivity Checks: "color_bar:u_color_bar"
106. Port Connectivity Checks: "CMOS_Capture:u2_CMOS_Capture"
107. Port Connectivity Checks: "CMOS_Capture:u1_CMOS_Capture"
108. Port Connectivity Checks: "cmos2_reg_config:cmos_config_2"
109. Port Connectivity Checks: "cmos2_reg_config:cmos_config_1|i2c_com:u1"
110. Port Connectivity Checks: "cmos2_reg_config:cmos_config_1"
111. Port Connectivity Checks: "clock_pll:u_clok_pll"
112. Post-Synthesis Netlist Statistics for Top Partition
113. Elapsed Time Per Partition
114. Analysis & Synthesis Messages
115. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 23 21:27:54 2022           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; OV5640                                          ;
; Top-level Entity Name              ; ov5640_pip                                      ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 2,887                                           ;
;     Total combinational functions  ; 2,346                                           ;
;     Dedicated logic registers      ; 1,442                                           ;
; Total registers                    ; 1442                                            ;
; Total pins                         ; 101                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 141,280                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; ov5640_pip         ; OV5640             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+--------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                  ; Library ;
+--------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; ../rtl/mid_ware/seg_dynamic/seg_dynamic.v  ; yes             ; User Verilog HDL File        ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/seg_dynamic/seg_dynamic.v       ;         ;
; ../rtl/mid_ware/seg_dynamic/binary_8421.v  ; yes             ; User Verilog HDL File        ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/seg_dynamic/binary_8421.v       ;         ;
; ../rtl/mid_ware/key.v                      ; yes             ; User Verilog HDL File        ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/key.v                           ;         ;
; ../rtl/image_process/sobel_top.v           ; yes             ; User Verilog HDL File        ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/sobel_top.v                ;         ;
; ../rtl/image_process/sobel_filtering.v     ; yes             ; User Verilog HDL File        ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/sobel_filtering.v          ;         ;
; ../rtl/image_process/opr_3.v               ; yes             ; User Verilog HDL File        ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/opr_3.v                    ;         ;
; ../rtl/image_process/shift_ip/shift_ip_3.v ; yes             ; User Wizard-Generated File   ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/shift_ip/shift_ip_3.v      ;         ;
; ../rtl/ov5640_pip.v                        ; yes             ; User Verilog HDL File        ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v                             ;         ;
; ../rtl/vga/video_define.v                  ; yes             ; User Verilog HDL File        ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/vga/video_define.v                       ;         ;
; ../rtl/vga/color_bar.v                     ; yes             ; User Verilog HDL File        ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/vga/color_bar.v                          ;         ;
; ../rtl/sdram_4port/Sdram_Params.h          ; yes             ; User File                    ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Params.h               ;         ;
; ../rtl/sdram_4port/Sdram_Control_4Port.v   ; yes             ; User Verilog HDL File        ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v        ;         ;
; ../rtl/sdram_4port/sdr_data_path.v         ; yes             ; User Verilog HDL File        ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdr_data_path.v              ;         ;
; ../rtl/sdram_4port/control_interface.v     ; yes             ; User Verilog HDL File        ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/control_interface.v          ;         ;
; ../rtl/sdram_4port/command.v               ; yes             ; User Verilog HDL File        ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/command.v                    ;         ;
; ../rtl/sdram_4port/sdram_pll/Sdram_PLL.v   ; yes             ; User Wizard-Generated File   ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdram_pll/Sdram_PLL.v        ;         ;
; ../rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v ; yes             ; User Wizard-Generated File   ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v      ;         ;
; ../rtl/mid_ware/Reset_Delay.v              ; yes             ; User Verilog HDL File        ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/Reset_Delay.v                   ;         ;
; ../rtl/mid_ware/getRGB.v                   ; yes             ; User Verilog HDL File        ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/getRGB.v                        ;         ;
; ../rtl/mid_ware/getPos/getPosedge.v        ; yes             ; User Verilog HDL File        ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/getPos/getPosedge.v             ;         ;
; ../rtl/mid_ware/getPos/getPos.v            ; yes             ; User Verilog HDL File        ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/getPos/getPos.v                 ;         ;
; ../rtl/image_process/YCbCr.v               ; yes             ; User Verilog HDL File        ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v                    ;         ;
; ../rtl/cmos/i2c_com.v                      ; yes             ; User Verilog HDL File        ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/i2c_com.v                           ;         ;
; ../rtl/cmos/cmos2_reg_config.v             ; yes             ; User Verilog HDL File        ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/cmos2_reg_config.v                  ;         ;
; ../rtl/cmos/CMOS_Capture.v                 ; yes             ; User Verilog HDL File        ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/CMOS_Capture.v                      ;         ;
; ../rtl/clock_pll/clock_pll.v               ; yes             ; User Wizard-Generated File   ; D:/PrjWorkspace/OV5640/OV5640_v1/rtl/clock_pll/clock_pll.v                    ;         ;
; altpll.tdf                                 ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal180.inc                             ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/aglobal180.inc          ;         ;
; stratix_pll.inc                            ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                          ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                          ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/clock_pll_altpll.v                      ; yes             ; Auto-Generated Megafunction  ; D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/clock_pll_altpll.v             ;         ;
; db/sdram_pll_altpll.v                      ; yes             ; Auto-Generated Megafunction  ; D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/sdram_pll_altpll.v             ;         ;
; dcfifo.tdf                                 ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/dcfifo.tdf              ;         ;
; lpm_counter.inc                            ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; lpm_add_sub.inc                            ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; altdpram.inc                               ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; a_graycounter.inc                          ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/a_graycounter.inc       ;         ;
; a_fefifo.inc                               ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/a_fefifo.inc            ;         ;
; a_gray2bin.inc                             ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/a_gray2bin.inc          ;         ;
; dffpipe.inc                                ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; alt_sync_fifo.inc                          ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/alt_sync_fifo.inc       ;         ;
; lpm_compare.inc                            ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; altsyncram_fifo.inc                        ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/altsyncram_fifo.inc     ;         ;
; db/dcfifo_gbo1.tdf                         ; yes             ; Auto-Generated Megafunction  ; D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dcfifo_gbo1.tdf                ;         ;
; db/a_gray2bin_8ib.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/a_gray2bin_8ib.tdf             ;         ;
; db/a_graycounter_777.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/a_graycounter_777.tdf          ;         ;
; db/a_graycounter_3lc.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/a_graycounter_3lc.tdf          ;         ;
; db/altsyncram_2u81.tdf                     ; yes             ; Auto-Generated Megafunction  ; D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/altsyncram_2u81.tdf            ;         ;
; db/dffpipe_qe9.tdf                         ; yes             ; Auto-Generated Megafunction  ; D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dffpipe_qe9.tdf                ;         ;
; db/alt_synch_pipe_apl.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/alt_synch_pipe_apl.tdf         ;         ;
; db/dffpipe_re9.tdf                         ; yes             ; Auto-Generated Megafunction  ; D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dffpipe_re9.tdf                ;         ;
; db/alt_synch_pipe_bpl.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/alt_synch_pipe_bpl.tdf         ;         ;
; db/dffpipe_se9.tdf                         ; yes             ; Auto-Generated Megafunction  ; D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dffpipe_se9.tdf                ;         ;
; db/cmpr_p76.tdf                            ; yes             ; Auto-Generated Megafunction  ; D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/cmpr_p76.tdf                   ;         ;
; altshift_taps.tdf                          ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/altshift_taps.tdf       ;         ;
; lpm_constant.inc                           ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; db/shift_taps_7rv.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/shift_taps_7rv.tdf             ;         ;
; db/altsyncram_pja1.tdf                     ; yes             ; Auto-Generated Megafunction  ; D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/altsyncram_pja1.tdf            ;         ;
; db/cntr_3uf.tdf                            ; yes             ; Auto-Generated Megafunction  ; D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/cntr_3uf.tdf                   ;         ;
; db/cmpr_7ic.tdf                            ; yes             ; Auto-Generated Megafunction  ; D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/cmpr_7ic.tdf                   ;         ;
; lpm_mult.tdf                               ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; multcore.inc                               ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                               ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                               ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                               ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                                ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                               ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                                ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                               ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                             ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                           ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc                         ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; mpar_add.tdf                               ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                            ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                                ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                               ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc                    ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_lgh.tdf                         ; yes             ; Auto-Generated Megafunction  ; D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/add_sub_lgh.tdf                ;         ;
; altshift.tdf                               ; yes             ; Megafunction                 ; d:/edatools/quartus18/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/add_sub_kgh.tdf                         ; yes             ; Auto-Generated Megafunction  ; D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/add_sub_kgh.tdf                ;         ;
; db/add_sub_bfh.tdf                         ; yes             ; Auto-Generated Megafunction  ; D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/add_sub_bfh.tdf                ;         ;
+--------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                           ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,887                                                                                                                                   ;
;                                             ;                                                                                                                                         ;
; Total combinational functions               ; 2346                                                                                                                                    ;
; Logic element usage by number of LUT inputs ;                                                                                                                                         ;
;     -- 4 input functions                    ; 1339                                                                                                                                    ;
;     -- 3 input functions                    ; 503                                                                                                                                     ;
;     -- <=2 input functions                  ; 504                                                                                                                                     ;
;                                             ;                                                                                                                                         ;
; Logic elements by mode                      ;                                                                                                                                         ;
;     -- normal mode                          ; 1859                                                                                                                                    ;
;     -- arithmetic mode                      ; 487                                                                                                                                     ;
;                                             ;                                                                                                                                         ;
; Total registers                             ; 1442                                                                                                                                    ;
;     -- Dedicated logic registers            ; 1442                                                                                                                                    ;
;     -- I/O registers                        ; 0                                                                                                                                       ;
;                                             ;                                                                                                                                         ;
; I/O pins                                    ; 101                                                                                                                                     ;
; Total memory bits                           ; 141280                                                                                                                                  ;
;                                             ;                                                                                                                                         ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                                       ;
;                                             ;                                                                                                                                         ;
; Total PLLs                                  ; 2                                                                                                                                       ;
;     -- PLLs                                 ; 2                                                                                                                                       ;
;                                             ;                                                                                                                                         ;
; Maximum fan-out node                        ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 636                                                                                                                                     ;
; Total fan-out                               ; 14782                                                                                                                                   ;
; Average fan-out                             ; 3.61                                                                                                                                    ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                           ; Entity Name         ; Library Name ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |ov5640_pip                                            ; 2346 (1)            ; 1442 (0)                  ; 141280      ; 0            ; 0       ; 0         ; 101  ; 0            ; |ov5640_pip                                                                                                                                                                                                   ; ov5640_pip          ; work         ;
;    |CMOS_Capture:u1_CMOS_Capture|                      ; 21 (21)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|CMOS_Capture:u1_CMOS_Capture                                                                                                                                                                      ; CMOS_Capture        ; work         ;
;    |CMOS_Capture:u2_CMOS_Capture|                      ; 21 (21)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|CMOS_Capture:u2_CMOS_Capture                                                                                                                                                                      ; CMOS_Capture        ; work         ;
;    |Reset_Delay:u_Reset_Delay|                         ; 33 (33)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Reset_Delay:u_Reset_Delay                                                                                                                                                                         ; Reset_Delay         ; work         ;
;    |Sdram_Control_4Port:u_Sdram_Control_4Port|         ; 773 (240)           ; 796 (140)                 ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port                                                                                                                                                         ; Sdram_Control_4Port ; work         ;
;       |Sdram_FIFO:read_fifo1|                          ; 103 (0)             ; 138 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1                                                                                                                                   ; Sdram_FIFO          ; work         ;
;          |dcfifo:dcfifo_component|                     ; 103 (0)             ; 138 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                                           ; dcfifo              ; work         ;
;             |dcfifo_gbo1:auto_generated|               ; 103 (18)            ; 138 (36)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated                                                                                ; dcfifo_gbo1         ; work         ;
;                |a_gray2bin_8ib:wrptr_g_gray2bin|       ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin                                                ; a_gray2bin_8ib      ; work         ;
;                |a_gray2bin_8ib:ws_dgrp_gray2bin|       ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin                                                ; a_gray2bin_8ib      ; work         ;
;                |a_graycounter_3lc:wrptr_g1p|           ; 22 (22)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                    ; a_graycounter_3lc   ; work         ;
;                |a_graycounter_777:rdptr_g1p|           ; 26 (26)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p                                                    ; a_graycounter_777   ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|            ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                     ; alt_synch_pipe_apl  ; work         ;
;                   |dffpipe_re9:dffpipe13|              ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13                               ; dffpipe_re9         ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|            ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                     ; alt_synch_pipe_bpl  ; work         ;
;                   |dffpipe_se9:dffpipe16|              ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16                               ; dffpipe_se9         ; work         ;
;                |altsyncram_2u81:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram                                                       ; altsyncram_2u81     ; work         ;
;                |cmpr_p76:rdempty_eq_comp|              ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|cmpr_p76:rdempty_eq_comp                                                       ; cmpr_p76            ; work         ;
;                |cmpr_p76:wrfull_eq_comp|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|cmpr_p76:wrfull_eq_comp                                                        ; cmpr_p76            ; work         ;
;                |dffpipe_qe9:ws_brp|                    ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp                                                             ; dffpipe_qe9         ; work         ;
;                |dffpipe_qe9:ws_bwp|                    ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp                                                             ; dffpipe_qe9         ; work         ;
;       |Sdram_FIFO:read_fifo2|                          ; 103 (0)             ; 138 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2                                                                                                                                   ; Sdram_FIFO          ; work         ;
;          |dcfifo:dcfifo_component|                     ; 103 (0)             ; 138 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                                                           ; dcfifo              ; work         ;
;             |dcfifo_gbo1:auto_generated|               ; 103 (19)            ; 138 (36)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated                                                                                ; dcfifo_gbo1         ; work         ;
;                |a_gray2bin_8ib:wrptr_g_gray2bin|       ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin                                                ; a_gray2bin_8ib      ; work         ;
;                |a_gray2bin_8ib:ws_dgrp_gray2bin|       ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin                                                ; a_gray2bin_8ib      ; work         ;
;                |a_graycounter_3lc:wrptr_g1p|           ; 22 (22)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                    ; a_graycounter_3lc   ; work         ;
;                |a_graycounter_777:rdptr_g1p|           ; 25 (25)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p                                                    ; a_graycounter_777   ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|            ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                     ; alt_synch_pipe_apl  ; work         ;
;                   |dffpipe_re9:dffpipe13|              ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13                               ; dffpipe_re9         ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|            ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                     ; alt_synch_pipe_bpl  ; work         ;
;                   |dffpipe_se9:dffpipe16|              ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16                               ; dffpipe_se9         ; work         ;
;                |altsyncram_2u81:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram                                                       ; altsyncram_2u81     ; work         ;
;                |cmpr_p76:rdempty_eq_comp|              ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|cmpr_p76:rdempty_eq_comp                                                       ; cmpr_p76            ; work         ;
;                |cmpr_p76:wrfull_eq_comp|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|cmpr_p76:wrfull_eq_comp                                                        ; cmpr_p76            ; work         ;
;                |dffpipe_qe9:ws_brp|                    ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp                                                             ; dffpipe_qe9         ; work         ;
;                |dffpipe_qe9:ws_bwp|                    ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp                                                             ; dffpipe_qe9         ; work         ;
;       |Sdram_FIFO:write_fifo1|                         ; 101 (0)             ; 138 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1                                                                                                                                  ; Sdram_FIFO          ; work         ;
;          |dcfifo:dcfifo_component|                     ; 101 (0)             ; 138 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                                          ; dcfifo              ; work         ;
;             |dcfifo_gbo1:auto_generated|               ; 101 (17)            ; 138 (36)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated                                                                               ; dcfifo_gbo1         ; work         ;
;                |a_gray2bin_8ib:rdptr_g_gray2bin|       ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                               ; a_gray2bin_8ib      ; work         ;
;                |a_gray2bin_8ib:rs_dgwp_gray2bin|       ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                               ; a_gray2bin_8ib      ; work         ;
;                |a_graycounter_3lc:wrptr_g1p|           ; 24 (24)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                   ; a_graycounter_3lc   ; work         ;
;                |a_graycounter_777:rdptr_g1p|           ; 24 (24)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p                                                   ; a_graycounter_777   ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|            ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                    ; alt_synch_pipe_apl  ; work         ;
;                   |dffpipe_re9:dffpipe13|              ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13                              ; dffpipe_re9         ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|            ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                    ; alt_synch_pipe_bpl  ; work         ;
;                   |dffpipe_se9:dffpipe16|              ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16                              ; dffpipe_se9         ; work         ;
;                |altsyncram_2u81:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram                                                      ; altsyncram_2u81     ; work         ;
;                |cmpr_p76:rdempty_eq_comp|              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|cmpr_p76:rdempty_eq_comp                                                      ; cmpr_p76            ; work         ;
;                |cmpr_p76:wrfull_eq_comp|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|cmpr_p76:wrfull_eq_comp                                                       ; cmpr_p76            ; work         ;
;                |dffpipe_qe9:rs_brp|                    ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp                                                            ; dffpipe_qe9         ; work         ;
;                |dffpipe_qe9:rs_bwp|                    ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp                                                            ; dffpipe_qe9         ; work         ;
;       |Sdram_FIFO:write_fifo2|                         ; 101 (0)             ; 138 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2                                                                                                                                  ; Sdram_FIFO          ; work         ;
;          |dcfifo:dcfifo_component|                     ; 101 (0)             ; 138 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                                          ; dcfifo              ; work         ;
;             |dcfifo_gbo1:auto_generated|               ; 101 (17)            ; 138 (36)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated                                                                               ; dcfifo_gbo1         ; work         ;
;                |a_gray2bin_8ib:rdptr_g_gray2bin|       ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                               ; a_gray2bin_8ib      ; work         ;
;                |a_gray2bin_8ib:rs_dgwp_gray2bin|       ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                               ; a_gray2bin_8ib      ; work         ;
;                |a_graycounter_3lc:wrptr_g1p|           ; 24 (24)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                   ; a_graycounter_3lc   ; work         ;
;                |a_graycounter_777:rdptr_g1p|           ; 24 (24)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p                                                   ; a_graycounter_777   ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|            ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                    ; alt_synch_pipe_apl  ; work         ;
;                   |dffpipe_re9:dffpipe13|              ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13                              ; dffpipe_re9         ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|            ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                    ; alt_synch_pipe_bpl  ; work         ;
;                   |dffpipe_se9:dffpipe16|              ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16                              ; dffpipe_se9         ; work         ;
;                |altsyncram_2u81:fifo_ram|              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram                                                      ; altsyncram_2u81     ; work         ;
;                |cmpr_p76:rdempty_eq_comp|              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|cmpr_p76:rdempty_eq_comp                                                      ; cmpr_p76            ; work         ;
;                |cmpr_p76:wrfull_eq_comp|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|cmpr_p76:wrfull_eq_comp                                                       ; cmpr_p76            ; work         ;
;                |dffpipe_qe9:rs_brp|                    ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp                                                            ; dffpipe_qe9         ; work         ;
;                |dffpipe_qe9:rs_bwp|                    ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp                                                            ; dffpipe_qe9         ; work         ;
;       |Sdram_PLL:sdram_pll1|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1                                                                                                                                    ; Sdram_PLL           ; work         ;
;          |altpll:altpll_component|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component                                                                                                            ; altpll              ; work         ;
;             |Sdram_PLL_altpll:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated                                                                            ; Sdram_PLL_altpll    ; work         ;
;       |command:command1|                               ; 61 (61)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1                                                                                                                                        ; command             ; work         ;
;       |control_interface:control1|                     ; 64 (64)             ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1                                                                                                                              ; control_interface   ; work         ;
;    |clock_pll:u_clok_pll|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|clock_pll:u_clok_pll                                                                                                                                                                              ; clock_pll           ; work         ;
;       |altpll:altpll_component|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|clock_pll:u_clok_pll|altpll:altpll_component                                                                                                                                                      ; altpll              ; work         ;
;          |clock_pll_altpll:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|clock_pll:u_clok_pll|altpll:altpll_component|clock_pll_altpll:auto_generated                                                                                                                      ; clock_pll_altpll    ; work         ;
;    |cmos2_reg_config:cmos_config_1|                    ; 463 (425)           ; 63 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|cmos2_reg_config:cmos_config_1                                                                                                                                                                    ; cmos2_reg_config    ; work         ;
;       |i2c_com:u1|                                     ; 38 (38)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|cmos2_reg_config:cmos_config_1|i2c_com:u1                                                                                                                                                         ; i2c_com             ; work         ;
;    |cmos2_reg_config:cmos_config_2|                    ; 439 (402)           ; 47 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|cmos2_reg_config:cmos_config_2                                                                                                                                                                    ; cmos2_reg_config    ; work         ;
;       |i2c_com:u1|                                     ; 37 (37)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|cmos2_reg_config:cmos_config_2|i2c_com:u1                                                                                                                                                         ; i2c_com             ; work         ;
;    |color_bar:u_color_bar|                             ; 108 (108)           ; 68 (68)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|color_bar:u_color_bar                                                                                                                                                                             ; color_bar           ; work         ;
;    |getPos:u_getPos|                                   ; 3 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|getPos:u_getPos                                                                                                                                                                                   ; getPos              ; work         ;
;       |getPosedge:u1_getPosedge|                       ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|getPos:u_getPos|getPosedge:u1_getPosedge                                                                                                                                                          ; getPosedge          ; work         ;
;       |getPosedge:u2_getPosedge|                       ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|getPos:u_getPos|getPosedge:u2_getPosedge                                                                                                                                                          ; getPosedge          ; work         ;
;       |getPosedge:u3_getPosedge|                       ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|getPos:u_getPos|getPosedge:u3_getPosedge                                                                                                                                                          ; getPosedge          ; work         ;
;    |getRGB:inst_getRGB|                                ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|getRGB:inst_getRGB                                                                                                                                                                                ; getRGB              ; work         ;
;    |key:u_key|                                         ; 42 (42)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|key:u_key                                                                                                                                                                                         ; key                 ; work         ;
;    |seg_dynamic:u_seg_dynamic|                         ; 149 (61)            ; 113 (41)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|seg_dynamic:u_seg_dynamic                                                                                                                                                                         ; seg_dynamic         ; work         ;
;       |binary_8421:binary_8421_inst|                   ; 88 (88)             ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst                                                                                                                                            ; binary_8421         ; work         ;
;    |sobel_top:u_sobel_top|                             ; 284 (0)             ; 229 (0)                   ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|sobel_top:u_sobel_top                                                                                                                                                                             ; sobel_top           ; work         ;
;       |YCbCr:u_YCbCr|                                  ; 110 (62)            ; 68 (68)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|sobel_top:u_sobel_top|YCbCr:u_YCbCr                                                                                                                                                               ; YCbCr               ; work         ;
;          |lpm_mult:Mult0|                              ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult0                                                                                                                                                ; lpm_mult            ; work         ;
;             |multcore:mult_core|                       ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult0|multcore:mult_core                                                                                                                             ; multcore            ; work         ;
;          |lpm_mult:Mult1|                              ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult1                                                                                                                                                ; lpm_mult            ; work         ;
;             |multcore:mult_core|                       ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult1|multcore:mult_core                                                                                                                             ; multcore            ; work         ;
;          |lpm_mult:Mult2|                              ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult2                                                                                                                                                ; lpm_mult            ; work         ;
;             |multcore:mult_core|                       ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult2|multcore:mult_core                                                                                                                             ; multcore            ; work         ;
;       |sobel_filtering:u_sobel_filtering|              ; 174 (159)           ; 161 (79)                  ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering                                                                                                                                           ; sobel_filtering     ; work         ;
;          |opr_3:opr_3_m0|                              ; 15 (0)              ; 82 (72)                   ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0                                                                                                                            ; opr_3               ; work         ;
;             |shift_ip_3:shift_ip_3_m0|                 ; 15 (0)              ; 10 (0)                    ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0                                                                                                   ; shift_ip_3          ; work         ;
;                |altshift_taps:ALTSHIFT_TAPS_component| ; 15 (0)              ; 10 (0)                    ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component                                                             ; altshift_taps       ; work         ;
;                   |shift_taps_7rv:auto_generated|      ; 15 (0)              ; 10 (0)                    ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated                               ; shift_taps_7rv      ; work         ;
;                      |altsyncram_pja1:altsyncram2|     ; 0 (0)               ; 0 (0)                     ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2   ; altsyncram_pja1     ; work         ;
;                      |cntr_3uf:cntr1|                  ; 15 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1                ; cntr_3uf            ; work         ;
;                         |cmpr_7ic:cmpr4|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_pip|sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4 ; cmpr_7ic            ; work         ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None ;
; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 638          ; 16           ; 638          ; 16           ; 10208 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                  ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                             ; IP Include File                            ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------+
; Altera ; FIFO                       ; 18.0    ; N/A          ; N/A          ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1                                 ; ../rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v ;
; Altera ; FIFO                       ; 18.0    ; N/A          ; N/A          ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2                                 ; ../rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v ;
; Altera ; ALTPLL                     ; 18.0    ; N/A          ; N/A          ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1                                  ; ../rtl/sdram_4port/sdram_pll/Sdram_PLL.v   ;
; Altera ; FIFO                       ; 18.0    ; N/A          ; N/A          ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1                                ; ../rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v ;
; Altera ; FIFO                       ; 18.0    ; N/A          ; N/A          ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2                                ; ../rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v ;
; Altera ; ALTPLL                     ; 18.0    ; N/A          ; N/A          ; |ov5640_pip|clock_pll:u_clok_pll                                                                            ; ../rtl/clock_pll/clock_pll.v               ;
; Altera ; Shift register (RAM-based) ; 18.0    ; N/A          ; N/A          ; |ov5640_pip|sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0 ; ../rtl/image_process/shift_ip/shift_ip_3.v ;
+--------+----------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |ov5640_pip|cmos2_reg_config:cmos_config_2|config_step ;
+----------------+----------------+----------------+---------------------+
; Name           ; config_step.00 ; config_step.10 ; config_step.01      ;
+----------------+----------------+----------------+---------------------+
; config_step.00 ; 0              ; 0              ; 0                   ;
; config_step.01 ; 1              ; 0              ; 1                   ;
; config_step.10 ; 1              ; 1              ; 0                   ;
+----------------+----------------+----------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |ov5640_pip|cmos2_reg_config:cmos_config_1|config_step ;
+----------------+----------------+----------------+---------------------+
; Name           ; config_step.00 ; config_step.10 ; config_step.01      ;
+----------------+----------------+----------------+---------------------+
; config_step.00 ; 0              ; 0              ; 0                   ;
; config_step.01 ; 1              ; 0              ; 1                   ;
; config_step.10 ; 1              ; 1              ; 0                   ;
+----------------+----------------+----------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[11]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe15a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[11]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13|dffe14a[1]   ; yes                                                              ; yes                                        ;
; Total number of protected registers is 192                                                                                                                                       ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Register name                                                                                                                                      ; Reason for Removal                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; sobel_top:u_sobel_top|YCbCr:u_YCbCr|R1[15]                                                                                                         ; Stuck at GND due to stuck port data_in                                                    ;
; sobel_top:u_sobel_top|YCbCr:u_YCbCr|B1[13..15]                                                                                                     ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR1_LENGTH[8]                                                                                           ; Stuck at VCC due to stuck port data_in                                                    ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR1_LENGTH[0..7]                                                                                        ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_LENGTH[8]                                                                                           ; Stuck at VCC due to stuck port data_in                                                    ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_LENGTH[0..7]                                                                                        ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_LENGTH[8]                                                                                           ; Stuck at VCC due to stuck port data_in                                                    ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_LENGTH[0..7]                                                                                        ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_LENGTH[8]                                                                                           ; Stuck at VCC due to stuck port data_in                                                    ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_LENGTH[0..7]                                                                                        ; Stuck at GND due to stuck port data_in                                                    ;
; key:u_key|key_value[0]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                    ;
; cmos2_reg_config:cmos_config_2|i2c_data[31]                                                                                                        ; Stuck at GND due to stuck port data_in                                                    ;
; cmos2_reg_config:cmos_config_2|i2c_data[27..30]                                                                                                    ; Stuck at VCC due to stuck port data_in                                                    ;
; cmos2_reg_config:cmos_config_2|i2c_data[23..26]                                                                                                    ; Stuck at GND due to stuck port data_in                                                    ;
; cmos2_reg_config:cmos_config_1|i2c_data[31]                                                                                                        ; Stuck at GND due to stuck port data_in                                                    ;
; cmos2_reg_config:cmos_config_1|i2c_data[27..30]                                                                                                    ; Stuck at VCC due to stuck port data_in                                                    ;
; cmos2_reg_config:cmos_config_1|i2c_data[23..26]                                                                                                    ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[11]  ; Lost fanout                                                                               ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[11]  ; Lost fanout                                                                               ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[11]  ; Lost fanout                                                                               ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[11]  ; Lost fanout                                                                               ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[11] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[11] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp|dffe12a[11] ; Lost fanout                                                                               ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[11] ; Lost fanout                                                                               ;
; Reset_Delay:u_Reset_Delay|oRST_2                                                                                                                   ; Merged with Reset_Delay:u_Reset_Delay|oRST_1                                              ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR1_ADDR[0..6]                                                                                          ; Merged with Sdram_Control_4Port:u_Sdram_Control_4Port|rWR1_ADDR[7]                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[0..6]                                                                                          ; Merged with Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[7]                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_ADDR[0..6]                                                                                          ; Merged with Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_ADDR[7]                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[0..6]                                                                                          ; Merged with Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[7]                        ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[0..6]                                                                                            ; Merged with Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[7]                          ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[0..6]                                                                                              ; Merged with Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[7]                            ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[0..6]                                                                   ; Merged with Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[7] ;
; cmos2_reg_config:cmos_config_2|clock_20k_cnt[15]                                                                                                   ; Merged with cmos2_reg_config:cmos_config_1|clock_20k_cnt[15]                              ;
; cmos2_reg_config:cmos_config_2|clock_20k_cnt[14]                                                                                                   ; Merged with cmos2_reg_config:cmos_config_1|clock_20k_cnt[14]                              ;
; cmos2_reg_config:cmos_config_2|clock_20k_cnt[13]                                                                                                   ; Merged with cmos2_reg_config:cmos_config_1|clock_20k_cnt[13]                              ;
; cmos2_reg_config:cmos_config_2|clock_20k_cnt[12]                                                                                                   ; Merged with cmos2_reg_config:cmos_config_1|clock_20k_cnt[12]                              ;
; cmos2_reg_config:cmos_config_2|clock_20k_cnt[11]                                                                                                   ; Merged with cmos2_reg_config:cmos_config_1|clock_20k_cnt[11]                              ;
; cmos2_reg_config:cmos_config_2|clock_20k_cnt[10]                                                                                                   ; Merged with cmos2_reg_config:cmos_config_1|clock_20k_cnt[10]                              ;
; cmos2_reg_config:cmos_config_2|clock_20k_cnt[9]                                                                                                    ; Merged with cmos2_reg_config:cmos_config_1|clock_20k_cnt[9]                               ;
; cmos2_reg_config:cmos_config_2|clock_20k_cnt[8]                                                                                                    ; Merged with cmos2_reg_config:cmos_config_1|clock_20k_cnt[8]                               ;
; cmos2_reg_config:cmos_config_2|clock_20k_cnt[7]                                                                                                    ; Merged with cmos2_reg_config:cmos_config_1|clock_20k_cnt[7]                               ;
; cmos2_reg_config:cmos_config_2|clock_20k_cnt[6]                                                                                                    ; Merged with cmos2_reg_config:cmos_config_1|clock_20k_cnt[6]                               ;
; cmos2_reg_config:cmos_config_2|clock_20k_cnt[5]                                                                                                    ; Merged with cmos2_reg_config:cmos_config_1|clock_20k_cnt[5]                               ;
; cmos2_reg_config:cmos_config_2|clock_20k_cnt[4]                                                                                                    ; Merged with cmos2_reg_config:cmos_config_1|clock_20k_cnt[4]                               ;
; cmos2_reg_config:cmos_config_2|clock_20k_cnt[3]                                                                                                    ; Merged with cmos2_reg_config:cmos_config_1|clock_20k_cnt[3]                               ;
; cmos2_reg_config:cmos_config_2|clock_20k_cnt[2]                                                                                                    ; Merged with cmos2_reg_config:cmos_config_1|clock_20k_cnt[2]                               ;
; cmos2_reg_config:cmos_config_2|clock_20k_cnt[1]                                                                                                    ; Merged with cmos2_reg_config:cmos_config_1|clock_20k_cnt[1]                               ;
; cmos2_reg_config:cmos_config_2|clock_20k_cnt[0]                                                                                                    ; Merged with cmos2_reg_config:cmos_config_1|clock_20k_cnt[0]                               ;
; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[0]                                                                               ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR1_ADDR[7]                                                                                             ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[7]                                                                                             ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_ADDR[7]                                                                                             ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[7]                                                                                             ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[7]                                                                                               ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[7]                                                                                                 ; Stuck at GND due to stuck port data_in                                                    ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[7]                                                                      ; Stuck at GND due to stuck port data_in                                                    ;
; sobel_top:u_sobel_top|YCbCr:u_YCbCr|G1[0]                                                                                                          ; Stuck at GND due to stuck port data_in                                                    ;
; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|shift_flag                                                                                  ; Merged with seg_dynamic:u_seg_dynamic|cnt_1ms[0]                                          ;
; seg_dynamic:u_seg_dynamic|cnt_1ms[1]                                                                                                               ; Merged with seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|cnt_shift[0]           ;
; Total Number of Removed Registers = 144                                                                                                            ;                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                          ;
+----------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Register name                                            ; Reason for Removal        ; Registers Removed due to This Register                                        ;
+----------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR1_LENGTH[8] ; Stuck at VCC              ; Sdram_Control_4Port:u_Sdram_Control_4Port|mLENGTH[7],                         ;
;                                                          ; due to stuck port data_in ; Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[7],                           ;
;                                                          ;                           ; Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|SADDR[7] ;
; key:u_key|key_value[0]                                   ; Stuck at GND              ; seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[0]          ;
;                                                          ; due to stuck port data_in ;                                                                               ;
+----------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1442  ;
; Number of registers using Synchronous Clear  ; 81    ;
; Number of registers using Synchronous Load   ; 122   ;
; Number of registers using Asynchronous Clear ; 1074  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 501   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                          ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[2]                                                                                                     ; 12      ;
; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[3]                                                                                                     ; 17      ;
; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[4]                                                                                                     ; 7       ;
; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[5]                                                                                                     ; 7       ;
; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[2]                                                                                                     ; 11      ;
; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[3]                                                                                                     ; 15      ;
; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[4]                                                                                                     ; 7       ;
; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[5]                                                                                                     ; 7       ;
; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[1]                                                                                                     ; 13      ;
; cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0]                                                                                                     ; 12      ;
; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[1]                                                                                                     ; 12      ;
; cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0]                                                                                                     ; 14      ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[9]                                                                                                     ; 3       ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_ADDR[11]                                                                                                    ; 3       ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[11]                                                                                                    ; 3       ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_ADDR[13]                                                                                                    ; 3       ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[20]                                                                                                    ; 3       ;
; cmos2_reg_config:cmos_config_1|i2c_com:u1|sclk                                                                                                             ; 2       ;
; cmos2_reg_config:cmos_config_2|i2c_com:u1|sclk                                                                                                             ; 2       ;
; seg_dynamic:u_seg_dynamic|seg_d0[0]                                                                                                                        ; 1       ;
; seg_dynamic:u_seg_dynamic|seg_d0[1]                                                                                                                        ; 1       ;
; seg_dynamic:u_seg_dynamic|seg_d0[2]                                                                                                                        ; 1       ;
; seg_dynamic:u_seg_dynamic|seg_d0[3]                                                                                                                        ; 1       ;
; seg_dynamic:u_seg_dynamic|seg_d0[4]                                                                                                                        ; 1       ;
; seg_dynamic:u_seg_dynamic|seg_d0[5]                                                                                                                        ; 1       ;
; seg_dynamic:u_seg_dynamic|seg_d0[6]                                                                                                                        ; 1       ;
; seg_dynamic:u_seg_dynamic|seg_d0[7]                                                                                                                        ; 1       ;
; cmos2_reg_config:cmos_config_1|i2c_com:u1|reg_sdat                                                                                                         ; 5       ;
; cmos2_reg_config:cmos_config_2|i2c_com:u1|reg_sdat                                                                                                         ; 5       ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0 ; 7       ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0 ; 7       ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0  ; 6       ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0  ; 6       ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[20]                                                                                                    ; 5       ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0 ; 7       ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6    ; 4       ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0 ; 7       ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6    ; 4       ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9     ; 4       ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9     ; 4       ;
; CMOS_Capture:u1_CMOS_Capture|mCMOS_VSYNC                                                                                                                   ; 1       ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9    ; 5       ;
; CMOS_Capture:u2_CMOS_Capture|mCMOS_VSYNC                                                                                                                   ; 1       ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9    ; 5       ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0  ; 7       ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0  ; 8       ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6     ; 4       ;
; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p|parity6     ; 2       ;
; Total number of inverted registers = 48                                                                                                                    ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|BA[0]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1|timer[8] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|command_delay[0]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ov5640_pip|CMOS_Capture:u2_CMOS_Capture|Pre_CMOS_iDATA[1]                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ov5640_pip|CMOS_Capture:u1_CMOS_Capture|Pre_CMOS_iDATA[2]                                ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |ov5640_pip|key:u_key|timer[13]                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ov5640_pip|seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[18]         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ov5640_pip|seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[2]          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|SA[11]             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |ov5640_pip|seg_dynamic:u_seg_dynamic|DIG_NUM[0]                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1|rp_shift[2]        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[13]                       ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_ADDR[17]                       ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|rWR2_ADDR[17]                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|rWR1_ADDR[17]                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ov5640_pip|seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[40]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ov5640_pip|seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[22]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ov5640_pip|seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[26]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ov5640_pip|seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[30]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ov5640_pip|seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[35]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ov5640_pip|seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst|data_shift[39]         ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|mADDR[22]                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|CMD[1]                              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|mWR                                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|RD_MASK[1]                          ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|ST[8]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ov5640_pip|cmos2_reg_config:cmos_config_1|i2c_com:u1|cyc_count[0]                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ov5640_pip|cmos2_reg_config:cmos_config_2|i2c_com:u1|cyc_count[0]                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ov5640_pip|color_bar:u_color_bar|rgb_r_reg[0]                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|rRD2_ADDR[9]                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|rRD1_ADDR[13]                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                  ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                             ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                  ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                             ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                 ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                            ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                 ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                            ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_pll:u_clok_pll|altpll:altpll_component ;
+-------------------------------+-----------------------------+-----------------------------+
; Parameter Name                ; Value                       ; Type                        ;
+-------------------------------+-----------------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                     ;
; PLL_TYPE                      ; AUTO                        ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clock_pll ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                     ;
; LOCK_HIGH                     ; 1                           ; Untyped                     ;
; LOCK_LOW                      ; 1                           ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                     ;
; SKIP_VCO                      ; OFF                         ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                     ;
; BANDWIDTH                     ; 0                           ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                     ;
; DOWN_SPREAD                   ; 0                           ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                     ;
; CLK1_MULTIPLY_BY              ; 12                          ; Signed Integer              ;
; CLK0_MULTIPLY_BY              ; 1007                        ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                     ;
; CLK1_DIVIDE_BY                ; 25                          ; Signed Integer              ;
; CLK0_DIVIDE_BY                ; 2000                        ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                     ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer              ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                     ;
; DPA_DIVIDER                   ; 0                           ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                     ;
; VCO_MIN                       ; 0                           ; Untyped                     ;
; VCO_MAX                       ; 0                           ; Untyped                     ;
; VCO_CENTER                    ; 0                           ; Untyped                     ;
; PFD_MIN                       ; 0                           ; Untyped                     ;
; PFD_MAX                       ; 0                           ; Untyped                     ;
; M_INITIAL                     ; 0                           ; Untyped                     ;
; M                             ; 0                           ; Untyped                     ;
; N                             ; 1                           ; Untyped                     ;
; M2                            ; 1                           ; Untyped                     ;
; N2                            ; 1                           ; Untyped                     ;
; SS                            ; 1                           ; Untyped                     ;
; C0_HIGH                       ; 0                           ; Untyped                     ;
; C1_HIGH                       ; 0                           ; Untyped                     ;
; C2_HIGH                       ; 0                           ; Untyped                     ;
; C3_HIGH                       ; 0                           ; Untyped                     ;
; C4_HIGH                       ; 0                           ; Untyped                     ;
; C5_HIGH                       ; 0                           ; Untyped                     ;
; C6_HIGH                       ; 0                           ; Untyped                     ;
; C7_HIGH                       ; 0                           ; Untyped                     ;
; C8_HIGH                       ; 0                           ; Untyped                     ;
; C9_HIGH                       ; 0                           ; Untyped                     ;
; C0_LOW                        ; 0                           ; Untyped                     ;
; C1_LOW                        ; 0                           ; Untyped                     ;
; C2_LOW                        ; 0                           ; Untyped                     ;
; C3_LOW                        ; 0                           ; Untyped                     ;
; C4_LOW                        ; 0                           ; Untyped                     ;
; C5_LOW                        ; 0                           ; Untyped                     ;
; C6_LOW                        ; 0                           ; Untyped                     ;
; C7_LOW                        ; 0                           ; Untyped                     ;
; C8_LOW                        ; 0                           ; Untyped                     ;
; C9_LOW                        ; 0                           ; Untyped                     ;
; C0_INITIAL                    ; 0                           ; Untyped                     ;
; C1_INITIAL                    ; 0                           ; Untyped                     ;
; C2_INITIAL                    ; 0                           ; Untyped                     ;
; C3_INITIAL                    ; 0                           ; Untyped                     ;
; C4_INITIAL                    ; 0                           ; Untyped                     ;
; C5_INITIAL                    ; 0                           ; Untyped                     ;
; C6_INITIAL                    ; 0                           ; Untyped                     ;
; C7_INITIAL                    ; 0                           ; Untyped                     ;
; C8_INITIAL                    ; 0                           ; Untyped                     ;
; C9_INITIAL                    ; 0                           ; Untyped                     ;
; C0_MODE                       ; BYPASS                      ; Untyped                     ;
; C1_MODE                       ; BYPASS                      ; Untyped                     ;
; C2_MODE                       ; BYPASS                      ; Untyped                     ;
; C3_MODE                       ; BYPASS                      ; Untyped                     ;
; C4_MODE                       ; BYPASS                      ; Untyped                     ;
; C5_MODE                       ; BYPASS                      ; Untyped                     ;
; C6_MODE                       ; BYPASS                      ; Untyped                     ;
; C7_MODE                       ; BYPASS                      ; Untyped                     ;
; C8_MODE                       ; BYPASS                      ; Untyped                     ;
; C9_MODE                       ; BYPASS                      ; Untyped                     ;
; C0_PH                         ; 0                           ; Untyped                     ;
; C1_PH                         ; 0                           ; Untyped                     ;
; C2_PH                         ; 0                           ; Untyped                     ;
; C3_PH                         ; 0                           ; Untyped                     ;
; C4_PH                         ; 0                           ; Untyped                     ;
; C5_PH                         ; 0                           ; Untyped                     ;
; C6_PH                         ; 0                           ; Untyped                     ;
; C7_PH                         ; 0                           ; Untyped                     ;
; C8_PH                         ; 0                           ; Untyped                     ;
; C9_PH                         ; 0                           ; Untyped                     ;
; L0_HIGH                       ; 1                           ; Untyped                     ;
; L1_HIGH                       ; 1                           ; Untyped                     ;
; G0_HIGH                       ; 1                           ; Untyped                     ;
; G1_HIGH                       ; 1                           ; Untyped                     ;
; G2_HIGH                       ; 1                           ; Untyped                     ;
; G3_HIGH                       ; 1                           ; Untyped                     ;
; E0_HIGH                       ; 1                           ; Untyped                     ;
; E1_HIGH                       ; 1                           ; Untyped                     ;
; E2_HIGH                       ; 1                           ; Untyped                     ;
; E3_HIGH                       ; 1                           ; Untyped                     ;
; L0_LOW                        ; 1                           ; Untyped                     ;
; L1_LOW                        ; 1                           ; Untyped                     ;
; G0_LOW                        ; 1                           ; Untyped                     ;
; G1_LOW                        ; 1                           ; Untyped                     ;
; G2_LOW                        ; 1                           ; Untyped                     ;
; G3_LOW                        ; 1                           ; Untyped                     ;
; E0_LOW                        ; 1                           ; Untyped                     ;
; E1_LOW                        ; 1                           ; Untyped                     ;
; E2_LOW                        ; 1                           ; Untyped                     ;
; E3_LOW                        ; 1                           ; Untyped                     ;
; L0_INITIAL                    ; 1                           ; Untyped                     ;
; L1_INITIAL                    ; 1                           ; Untyped                     ;
; G0_INITIAL                    ; 1                           ; Untyped                     ;
; G1_INITIAL                    ; 1                           ; Untyped                     ;
; G2_INITIAL                    ; 1                           ; Untyped                     ;
; G3_INITIAL                    ; 1                           ; Untyped                     ;
; E0_INITIAL                    ; 1                           ; Untyped                     ;
; E1_INITIAL                    ; 1                           ; Untyped                     ;
; E2_INITIAL                    ; 1                           ; Untyped                     ;
; E3_INITIAL                    ; 1                           ; Untyped                     ;
; L0_MODE                       ; BYPASS                      ; Untyped                     ;
; L1_MODE                       ; BYPASS                      ; Untyped                     ;
; G0_MODE                       ; BYPASS                      ; Untyped                     ;
; G1_MODE                       ; BYPASS                      ; Untyped                     ;
; G2_MODE                       ; BYPASS                      ; Untyped                     ;
; G3_MODE                       ; BYPASS                      ; Untyped                     ;
; E0_MODE                       ; BYPASS                      ; Untyped                     ;
; E1_MODE                       ; BYPASS                      ; Untyped                     ;
; E2_MODE                       ; BYPASS                      ; Untyped                     ;
; E3_MODE                       ; BYPASS                      ; Untyped                     ;
; L0_PH                         ; 0                           ; Untyped                     ;
; L1_PH                         ; 0                           ; Untyped                     ;
; G0_PH                         ; 0                           ; Untyped                     ;
; G1_PH                         ; 0                           ; Untyped                     ;
; G2_PH                         ; 0                           ; Untyped                     ;
; G3_PH                         ; 0                           ; Untyped                     ;
; E0_PH                         ; 0                           ; Untyped                     ;
; E1_PH                         ; 0                           ; Untyped                     ;
; E2_PH                         ; 0                           ; Untyped                     ;
; E3_PH                         ; 0                           ; Untyped                     ;
; M_PH                          ; 0                           ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                     ;
; CLK0_COUNTER                  ; G0                          ; Untyped                     ;
; CLK1_COUNTER                  ; G0                          ; Untyped                     ;
; CLK2_COUNTER                  ; G0                          ; Untyped                     ;
; CLK3_COUNTER                  ; G0                          ; Untyped                     ;
; CLK4_COUNTER                  ; G0                          ; Untyped                     ;
; CLK5_COUNTER                  ; G0                          ; Untyped                     ;
; CLK6_COUNTER                  ; E0                          ; Untyped                     ;
; CLK7_COUNTER                  ; E1                          ; Untyped                     ;
; CLK8_COUNTER                  ; E2                          ; Untyped                     ;
; CLK9_COUNTER                  ; E3                          ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                     ;
; M_TIME_DELAY                  ; 0                           ; Untyped                     ;
; N_TIME_DELAY                  ; 0                           ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                     ;
; VCO_POST_SCALE                ; 0                           ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                     ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                     ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                     ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                     ;
; CBXI_PARAMETER                ; clock_pll_altpll            ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE              ;
+-------------------------------+-----------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_bar:u_color_bar ;
+----------------+------------------+--------------------------------+
; Parameter Name ; Value            ; Type                           ;
+----------------+------------------+--------------------------------+
; H_ACTIVE       ; 0000001010000000 ; Unsigned Binary                ;
; H_FP           ; 0000000000010000 ; Unsigned Binary                ;
; H_SYNC         ; 0000000001100000 ; Unsigned Binary                ;
; H_BP           ; 0000000000110000 ; Unsigned Binary                ;
; V_ACTIVE       ; 0000000111100000 ; Unsigned Binary                ;
; V_FP           ; 0000000000001010 ; Unsigned Binary                ;
; V_SYNC         ; 0000000000000010 ; Unsigned Binary                ;
; V_BP           ; 0000000000100001 ; Unsigned Binary                ;
; HS_POL         ; 0                ; Unsigned Binary                ;
; VS_POL         ; 0                ; Unsigned Binary                ;
; H_TOTAL        ; 0000001100100000 ; Unsigned Binary                ;
; V_TOTAL        ; 0000001000001101 ; Unsigned Binary                ;
+----------------+------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u_Sdram_Control_4Port ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                ;
; REF_PER        ; 1024  ; Signed Integer                                                ;
; SC_CL          ; 3     ; Signed Integer                                                ;
; SC_RCD         ; 3     ; Signed Integer                                                ;
; SC_RRD         ; 7     ; Signed Integer                                                ;
; SC_PM          ; 1     ; Signed Integer                                                ;
; SC_BL          ; 1     ; Signed Integer                                                ;
; SDR_BL         ; 111   ; Unsigned Binary                                               ;
; SDR_BT         ; 0     ; Unsigned Binary                                               ;
; SDR_CL         ; 011   ; Unsigned Binary                                               ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
+-------------------------------+-----------------------------+-----------------------------------------------------------------------+
; Parameter Name                ; Value                       ; Type                                                                  ;
+-------------------------------+-----------------------------+-----------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                                                               ;
; PLL_TYPE                      ; AUTO                        ; Untyped                                                               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Sdram_PLL ; Untyped                                                               ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                                                               ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                                                               ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                                                               ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                                                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                                                               ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                                                               ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                                                               ;
; LOCK_HIGH                     ; 1                           ; Untyped                                                               ;
; LOCK_LOW                      ; 1                           ; Untyped                                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                                                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                                                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                                                               ;
; SKIP_VCO                      ; OFF                         ; Untyped                                                               ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                                                               ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                                                               ;
; BANDWIDTH                     ; 0                           ; Untyped                                                               ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                                                               ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                                                               ;
; DOWN_SPREAD                   ; 0                           ; Untyped                                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                                                               ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                                                               ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                                                               ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                                                               ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                                                               ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                                                               ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                                                               ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                                                               ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                                                               ;
; CLK1_MULTIPLY_BY              ; 2                           ; Signed Integer                                                        ;
; CLK0_MULTIPLY_BY              ; 2                           ; Signed Integer                                                        ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                                                               ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                                                               ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                                                               ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                                                               ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                                                               ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                                                               ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                                                               ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                                                               ;
; CLK1_DIVIDE_BY                ; 1                           ; Signed Integer                                                        ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer                                                        ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                                                               ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                                                               ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                                                               ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                                                               ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                                                               ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                                                               ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                                                               ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                                                               ;
; CLK1_PHASE_SHIFT              ; -3000                       ; Untyped                                                               ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                                                               ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                                                               ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                                                               ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                                                               ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                                                               ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                                                               ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                                                               ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                                                               ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                                                               ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                                                               ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                                                               ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                                                               ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                                                               ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                                                               ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                                                               ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                                                        ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                               ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                                                               ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                                                               ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                                                               ;
; DPA_DIVIDER                   ; 0                           ; Untyped                                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                                                               ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                                                               ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                                                               ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                                                               ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                                                               ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                                                               ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                                                               ;
; VCO_MIN                       ; 0                           ; Untyped                                                               ;
; VCO_MAX                       ; 0                           ; Untyped                                                               ;
; VCO_CENTER                    ; 0                           ; Untyped                                                               ;
; PFD_MIN                       ; 0                           ; Untyped                                                               ;
; PFD_MAX                       ; 0                           ; Untyped                                                               ;
; M_INITIAL                     ; 0                           ; Untyped                                                               ;
; M                             ; 0                           ; Untyped                                                               ;
; N                             ; 1                           ; Untyped                                                               ;
; M2                            ; 1                           ; Untyped                                                               ;
; N2                            ; 1                           ; Untyped                                                               ;
; SS                            ; 1                           ; Untyped                                                               ;
; C0_HIGH                       ; 0                           ; Untyped                                                               ;
; C1_HIGH                       ; 0                           ; Untyped                                                               ;
; C2_HIGH                       ; 0                           ; Untyped                                                               ;
; C3_HIGH                       ; 0                           ; Untyped                                                               ;
; C4_HIGH                       ; 0                           ; Untyped                                                               ;
; C5_HIGH                       ; 0                           ; Untyped                                                               ;
; C6_HIGH                       ; 0                           ; Untyped                                                               ;
; C7_HIGH                       ; 0                           ; Untyped                                                               ;
; C8_HIGH                       ; 0                           ; Untyped                                                               ;
; C9_HIGH                       ; 0                           ; Untyped                                                               ;
; C0_LOW                        ; 0                           ; Untyped                                                               ;
; C1_LOW                        ; 0                           ; Untyped                                                               ;
; C2_LOW                        ; 0                           ; Untyped                                                               ;
; C3_LOW                        ; 0                           ; Untyped                                                               ;
; C4_LOW                        ; 0                           ; Untyped                                                               ;
; C5_LOW                        ; 0                           ; Untyped                                                               ;
; C6_LOW                        ; 0                           ; Untyped                                                               ;
; C7_LOW                        ; 0                           ; Untyped                                                               ;
; C8_LOW                        ; 0                           ; Untyped                                                               ;
; C9_LOW                        ; 0                           ; Untyped                                                               ;
; C0_INITIAL                    ; 0                           ; Untyped                                                               ;
; C1_INITIAL                    ; 0                           ; Untyped                                                               ;
; C2_INITIAL                    ; 0                           ; Untyped                                                               ;
; C3_INITIAL                    ; 0                           ; Untyped                                                               ;
; C4_INITIAL                    ; 0                           ; Untyped                                                               ;
; C5_INITIAL                    ; 0                           ; Untyped                                                               ;
; C6_INITIAL                    ; 0                           ; Untyped                                                               ;
; C7_INITIAL                    ; 0                           ; Untyped                                                               ;
; C8_INITIAL                    ; 0                           ; Untyped                                                               ;
; C9_INITIAL                    ; 0                           ; Untyped                                                               ;
; C0_MODE                       ; BYPASS                      ; Untyped                                                               ;
; C1_MODE                       ; BYPASS                      ; Untyped                                                               ;
; C2_MODE                       ; BYPASS                      ; Untyped                                                               ;
; C3_MODE                       ; BYPASS                      ; Untyped                                                               ;
; C4_MODE                       ; BYPASS                      ; Untyped                                                               ;
; C5_MODE                       ; BYPASS                      ; Untyped                                                               ;
; C6_MODE                       ; BYPASS                      ; Untyped                                                               ;
; C7_MODE                       ; BYPASS                      ; Untyped                                                               ;
; C8_MODE                       ; BYPASS                      ; Untyped                                                               ;
; C9_MODE                       ; BYPASS                      ; Untyped                                                               ;
; C0_PH                         ; 0                           ; Untyped                                                               ;
; C1_PH                         ; 0                           ; Untyped                                                               ;
; C2_PH                         ; 0                           ; Untyped                                                               ;
; C3_PH                         ; 0                           ; Untyped                                                               ;
; C4_PH                         ; 0                           ; Untyped                                                               ;
; C5_PH                         ; 0                           ; Untyped                                                               ;
; C6_PH                         ; 0                           ; Untyped                                                               ;
; C7_PH                         ; 0                           ; Untyped                                                               ;
; C8_PH                         ; 0                           ; Untyped                                                               ;
; C9_PH                         ; 0                           ; Untyped                                                               ;
; L0_HIGH                       ; 1                           ; Untyped                                                               ;
; L1_HIGH                       ; 1                           ; Untyped                                                               ;
; G0_HIGH                       ; 1                           ; Untyped                                                               ;
; G1_HIGH                       ; 1                           ; Untyped                                                               ;
; G2_HIGH                       ; 1                           ; Untyped                                                               ;
; G3_HIGH                       ; 1                           ; Untyped                                                               ;
; E0_HIGH                       ; 1                           ; Untyped                                                               ;
; E1_HIGH                       ; 1                           ; Untyped                                                               ;
; E2_HIGH                       ; 1                           ; Untyped                                                               ;
; E3_HIGH                       ; 1                           ; Untyped                                                               ;
; L0_LOW                        ; 1                           ; Untyped                                                               ;
; L1_LOW                        ; 1                           ; Untyped                                                               ;
; G0_LOW                        ; 1                           ; Untyped                                                               ;
; G1_LOW                        ; 1                           ; Untyped                                                               ;
; G2_LOW                        ; 1                           ; Untyped                                                               ;
; G3_LOW                        ; 1                           ; Untyped                                                               ;
; E0_LOW                        ; 1                           ; Untyped                                                               ;
; E1_LOW                        ; 1                           ; Untyped                                                               ;
; E2_LOW                        ; 1                           ; Untyped                                                               ;
; E3_LOW                        ; 1                           ; Untyped                                                               ;
; L0_INITIAL                    ; 1                           ; Untyped                                                               ;
; L1_INITIAL                    ; 1                           ; Untyped                                                               ;
; G0_INITIAL                    ; 1                           ; Untyped                                                               ;
; G1_INITIAL                    ; 1                           ; Untyped                                                               ;
; G2_INITIAL                    ; 1                           ; Untyped                                                               ;
; G3_INITIAL                    ; 1                           ; Untyped                                                               ;
; E0_INITIAL                    ; 1                           ; Untyped                                                               ;
; E1_INITIAL                    ; 1                           ; Untyped                                                               ;
; E2_INITIAL                    ; 1                           ; Untyped                                                               ;
; E3_INITIAL                    ; 1                           ; Untyped                                                               ;
; L0_MODE                       ; BYPASS                      ; Untyped                                                               ;
; L1_MODE                       ; BYPASS                      ; Untyped                                                               ;
; G0_MODE                       ; BYPASS                      ; Untyped                                                               ;
; G1_MODE                       ; BYPASS                      ; Untyped                                                               ;
; G2_MODE                       ; BYPASS                      ; Untyped                                                               ;
; G3_MODE                       ; BYPASS                      ; Untyped                                                               ;
; E0_MODE                       ; BYPASS                      ; Untyped                                                               ;
; E1_MODE                       ; BYPASS                      ; Untyped                                                               ;
; E2_MODE                       ; BYPASS                      ; Untyped                                                               ;
; E3_MODE                       ; BYPASS                      ; Untyped                                                               ;
; L0_PH                         ; 0                           ; Untyped                                                               ;
; L1_PH                         ; 0                           ; Untyped                                                               ;
; G0_PH                         ; 0                           ; Untyped                                                               ;
; G1_PH                         ; 0                           ; Untyped                                                               ;
; G2_PH                         ; 0                           ; Untyped                                                               ;
; G3_PH                         ; 0                           ; Untyped                                                               ;
; E0_PH                         ; 0                           ; Untyped                                                               ;
; E1_PH                         ; 0                           ; Untyped                                                               ;
; E2_PH                         ; 0                           ; Untyped                                                               ;
; E3_PH                         ; 0                           ; Untyped                                                               ;
; M_PH                          ; 0                           ; Untyped                                                               ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                                                               ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                                                               ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                                                               ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                                                               ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                                                               ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                                                               ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                                                               ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                                                               ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                                                               ;
; CLK0_COUNTER                  ; G0                          ; Untyped                                                               ;
; CLK1_COUNTER                  ; G0                          ; Untyped                                                               ;
; CLK2_COUNTER                  ; G0                          ; Untyped                                                               ;
; CLK3_COUNTER                  ; G0                          ; Untyped                                                               ;
; CLK4_COUNTER                  ; G0                          ; Untyped                                                               ;
; CLK5_COUNTER                  ; G0                          ; Untyped                                                               ;
; CLK6_COUNTER                  ; E0                          ; Untyped                                                               ;
; CLK7_COUNTER                  ; E1                          ; Untyped                                                               ;
; CLK8_COUNTER                  ; E2                          ; Untyped                                                               ;
; CLK9_COUNTER                  ; E3                          ; Untyped                                                               ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                                                               ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                                                               ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                                                               ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                                                               ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                                                               ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                                                               ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                                                               ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                                                               ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                                                               ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                                                               ;
; M_TIME_DELAY                  ; 0                           ; Untyped                                                               ;
; N_TIME_DELAY                  ; 0                           ; Untyped                                                               ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                                                               ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                                                               ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                                                               ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                                                               ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                                                               ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                                                               ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                                                               ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                                                               ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                                                               ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                                                               ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                                                               ;
; VCO_POST_SCALE                ; 0                           ; Untyped                                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                                                               ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                                                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                                                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                                                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                                                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                                                               ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                                                               ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                                                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                                                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                                                               ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                                                               ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                                                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                                                               ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                                                               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                                                               ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                                                               ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                                                               ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                                                               ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                                                               ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                                                               ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                                                               ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                                                               ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                                                               ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                                                               ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                                                               ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                                                               ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                                                               ;
; CBXI_PARAMETER                ; Sdram_PLL_altpll            ; Untyped                                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                                                               ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                                                               ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                                                               ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                                                        ;
+-------------------------------+-----------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                           ;
; REF_PER        ; 1024  ; Signed Integer                                                                           ;
; SC_CL          ; 3     ; Signed Integer                                                                           ;
; SC_RCD         ; 3     ; Signed Integer                                                                           ;
; SC_RRD         ; 7     ; Signed Integer                                                                           ;
; SC_PM          ; 1     ; Signed Integer                                                                           ;
; SC_BL          ; 1     ; Signed Integer                                                                           ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                          ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                          ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                          ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                 ;
; REF_PER        ; 1024  ; Signed Integer                                                                 ;
; SC_CL          ; 3     ; Signed Integer                                                                 ;
; SC_RCD         ; 3     ; Signed Integer                                                                 ;
; SC_RRD         ; 7     ; Signed Integer                                                                 ;
; SC_PM          ; 1     ; Signed Integer                                                                 ;
; SC_BL          ; 1     ; Signed Integer                                                                 ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u_Sdram_Control_4Port|sdr_data_path:data_path1 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                         ;
; REF_PER        ; 1024  ; Signed Integer                                                                         ;
; SC_CL          ; 3     ; Signed Integer                                                                         ;
; SC_RCD         ; 3     ; Signed Integer                                                                         ;
; SC_RRD         ; 7     ; Signed Integer                                                                         ;
; SC_PM          ; 1     ; Signed Integer                                                                         ;
; SC_BL          ; 1     ; Signed Integer                                                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                        ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                         ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                               ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                                               ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                                               ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                      ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                      ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                      ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                      ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                      ;
; RDSYNC_DELAYPIPE        ; 3            ; Untyped                                                                                      ;
; WRSYNC_DELAYPIPE        ; 3            ; Untyped                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                      ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER          ; dcfifo_gbo1  ; Untyped                                                                                      ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                         ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                               ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                                               ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                                               ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                      ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                      ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                      ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                      ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                      ;
; RDSYNC_DELAYPIPE        ; 3            ; Untyped                                                                                      ;
; WRSYNC_DELAYPIPE        ; 3            ; Untyped                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                      ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER          ; dcfifo_gbo1  ; Untyped                                                                                      ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                        ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                              ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                                              ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                     ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                     ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                     ;
; RDSYNC_DELAYPIPE        ; 3            ; Untyped                                                                                     ;
; WRSYNC_DELAYPIPE        ; 3            ; Untyped                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                     ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_gbo1  ; Untyped                                                                                     ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                        ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                              ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                                              ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                     ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                     ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                     ;
; RDSYNC_DELAYPIPE        ; 3            ; Untyped                                                                                     ;
; WRSYNC_DELAYPIPE        ; 3            ; Untyped                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                     ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_gbo1  ; Untyped                                                                                     ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: key:u_key  ;
+----------------+----------------------+-----------------+
; Parameter Name ; Value                ; Type            ;
+----------------+----------------------+-----------------+
; cnt_max        ; 00110000110101000000 ; Unsigned Binary ;
+----------------+----------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                             ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                          ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                                                                                                   ;
; TAP_DISTANCE   ; 640            ; Signed Integer                                                                                                                                   ;
; WIDTH          ; 8              ; Signed Integer                                                                                                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER ; shift_taps_7rv ; Untyped                                                                                                                                          ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seg_dynamic:u_seg_dynamic ;
+----------------+------------------+------------------------------------+
; Parameter Name ; Value            ; Type                               ;
+----------------+------------------+------------------------------------+
; CNT_MAX        ; 1100001101001111 ; Unsigned Binary                    ;
; SEL_NUM_MAX    ; 101              ; Unsigned Binary                    ;
+----------------+------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------------------+
; Parameter Name                                 ; Value        ; Type                                ;
+------------------------------------------------+--------------+-------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                      ;
; LPM_WIDTHA                                     ; 8            ; Untyped                             ;
; LPM_WIDTHB                                     ; 8            ; Untyped                             ;
; LPM_WIDTHP                                     ; 16           ; Untyped                             ;
; LPM_WIDTHR                                     ; 16           ; Untyped                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                             ;
; LATENCY                                        ; 0            ; Untyped                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                             ;
; USE_EAB                                        ; OFF          ; Untyped                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                             ;
+------------------------------------------------+--------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------+
; Parameter Name                                 ; Value        ; Type                                ;
+------------------------------------------------+--------------+-------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                      ;
; LPM_WIDTHA                                     ; 8            ; Untyped                             ;
; LPM_WIDTHB                                     ; 7            ; Untyped                             ;
; LPM_WIDTHP                                     ; 15           ; Untyped                             ;
; LPM_WIDTHR                                     ; 15           ; Untyped                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                             ;
; LATENCY                                        ; 0            ; Untyped                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                             ;
; USE_EAB                                        ; OFF          ; Untyped                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                             ;
+------------------------------------------------+--------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+-------------------------------------+
; Parameter Name                                 ; Value        ; Type                                ;
+------------------------------------------------+--------------+-------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                      ;
; LPM_WIDTHA                                     ; 8            ; Untyped                             ;
; LPM_WIDTHB                                     ; 5            ; Untyped                             ;
; LPM_WIDTHP                                     ; 13           ; Untyped                             ;
; LPM_WIDTHR                                     ; 13           ; Untyped                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                             ;
; LATENCY                                        ; 0            ; Untyped                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                             ;
; USE_EAB                                        ; OFF          ; Untyped                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                             ;
+------------------------------------------------+--------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                           ;
+-------------------------------+----------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                  ;
+-------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                      ;
; Entity Instance               ; clock_pll:u_clok_pll|altpll:altpll_component                                           ;
;     -- OPERATION_MODE         ; NORMAL                                                                                 ;
;     -- PLL_TYPE               ; AUTO                                                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                      ;
; Entity Instance               ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                 ;
;     -- PLL_TYPE               ; AUTO                                                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                      ;
+-------------------------------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                        ;
; Entity Instance            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                               ;
;     -- LPM_WIDTH           ; 16                                                                                       ;
;     -- LPM_NUMWORDS        ; 2048                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                      ;
;     -- USE_EAB             ; ON                                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                               ;
;     -- LPM_WIDTH           ; 16                                                                                       ;
;     -- LPM_NUMWORDS        ; 2048                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                      ;
;     -- USE_EAB             ; ON                                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                               ;
;     -- LPM_WIDTH           ; 16                                                                                       ;
;     -- LPM_NUMWORDS        ; 2048                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                      ;
;     -- USE_EAB             ; ON                                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                               ;
;     -- LPM_WIDTH           ; 16                                                                                       ;
;     -- LPM_NUMWORDS        ; 2048                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                      ;
;     -- USE_EAB             ; ON                                                                                       ;
+----------------------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                 ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                     ;
; Entity Instance            ; sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                                                                                     ;
;     -- TAP_DISTANCE        ; 640                                                                                                                                   ;
;     -- WIDTH               ; 8                                                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                             ;
+---------------------------------------+----------------------------------------------------+
; Name                                  ; Value                                              ;
+---------------------------------------+----------------------------------------------------+
; Number of entity instances            ; 3                                                  ;
; Entity Instance                       ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 8                                                  ;
;     -- LPM_WIDTHB                     ; 8                                                  ;
;     -- LPM_WIDTHP                     ; 16                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                ;
;     -- USE_EAB                        ; OFF                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                 ;
; Entity Instance                       ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                  ;
;     -- LPM_WIDTHB                     ; 7                                                  ;
;     -- LPM_WIDTHP                     ; 15                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                ;
;     -- USE_EAB                        ; OFF                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                 ;
; Entity Instance                       ; sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 8                                                  ;
;     -- LPM_WIDTHB                     ; 5                                                  ;
;     -- LPM_WIDTHP                     ; 13                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                ;
;     -- USE_EAB                        ; OFF                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                 ;
+---------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg_dynamic:u_seg_dynamic"                                                                                                                        ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                          ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; data   ; Input ; Warning  ; Input port expression (11 bits) is smaller than the input port (20 bits) it drives.  Extra input bit(s) "data[19..11]" will be connected to GND. ;
; point  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; sign   ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; seg_en ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------+
; shiftout ; Output ; Info     ; Explicitly unconnected                                                                       ;
+----------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0"                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; matrix_22 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering"                                                                                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sobel_data ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (16 bits) it drives.  The 15 most-significant bit(s) in the port expression will be connected to GND. ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sobel_top:u_sobel_top"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; oVGA_de ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo2"                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (9 bits) it drives; bit(s) "rdusedw[10..9]" have no fanouts ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:read_fifo1"                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (9 bits) it drives; bit(s) "rdusedw[10..9]" have no fanouts ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo2"                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[10..9]" have no fanouts ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1"                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[10..9]" have no fanouts ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u_Sdram_Control_4Port|sdr_data_path:data_path1"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1"                                                                           ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1"                                                                                ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u_Sdram_Control_4Port"                                                                                                                                                     ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[8]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_ADDR         ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "WR2_ADDR[22..22]" will be connected to GND.                               ;
; WR2_ADDR[19..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[21]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_LENGTH[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[8]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR         ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "RD2_ADDR[22..22]" will be connected to GND.                               ;
; RD2_ADDR[19..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[22]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[21]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_LENGTH[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[8]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; CS_N             ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
; WR1_MAX_ADDR     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR1_FULL         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR1_USE          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_MAX_ADDR     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_FULL         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_USE          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_MAX_ADDR     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD1_EMPTY        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_USE          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_MAX_ADDR     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD2_EMPTY        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_USE          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_bar:u_color_bar"                                                                                                                ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; oCoord_X   ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (11 bits) it drives; bit(s) "oCoord_X[11..11]" have no fanouts ;
; oCoord_Y   ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (11 bits) it drives; bit(s) "oCoord_Y[11..11]" have no fanouts ;
; oVGA_SYNC  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; oVGA_BLANK ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; oVGA_CLOCK ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; oVGA_DE_r  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                        ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "CMOS_Capture:u2_CMOS_Capture"   ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; CMOS_XCLK     ; Output ; Info     ; Explicitly unconnected ;
; CMOS_VALID    ; Output ; Info     ; Explicitly unconnected ;
; CMOS_FPS_DATA ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "CMOS_Capture:u1_CMOS_Capture"   ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; CMOS_XCLK     ; Output ; Info     ; Explicitly unconnected ;
; CMOS_VALID    ; Output ; Info     ; Explicitly unconnected ;
; CMOS_FPS_DATA ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "cmos2_reg_config:cmos_config_2" ;
+-----------+--------+----------+----------------------------+
; Port      ; Type   ; Severity ; Details                    ;
+-----------+--------+----------+----------------------------+
; reg_index ; Output ; Info     ; Explicitly unconnected     ;
; clock_20k ; Output ; Info     ; Explicitly unconnected     ;
+-----------+--------+----------+----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmos2_reg_config:cmos_config_1|i2c_com:u1"                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ack  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "cmos2_reg_config:cmos_config_1" ;
+-----------+--------+----------+----------------------------+
; Port      ; Type   ; Severity ; Details                    ;
+-----------+--------+----------+----------------------------+
; reg_index ; Output ; Info     ; Explicitly unconnected     ;
; clock_20k ; Output ; Info     ; Explicitly unconnected     ;
+-----------+--------+----------+----------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "clock_pll:u_clok_pll"    ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 101                         ;
; cycloneiii_ff         ; 1442                        ;
;     CLR               ; 605                         ;
;     CLR SCLR          ; 23                          ;
;     CLR SLD           ; 16                          ;
;     ENA               ; 9                           ;
;     ENA CLR           ; 373                         ;
;     ENA CLR SCLR      ; 15                          ;
;     ENA CLR SLD       ; 42                          ;
;     ENA SCLR          ; 42                          ;
;     ENA SLD           ; 20                          ;
;     SCLR              ; 1                           ;
;     SLD               ; 44                          ;
;     plain             ; 252                         ;
; cycloneiii_io_obuf    ; 18                          ;
; cycloneiii_lcell_comb ; 2354                        ;
;     arith             ; 487                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 259                         ;
;         3 data inputs ; 226                         ;
;     normal            ; 1867                        ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 61                          ;
;         2 data inputs ; 183                         ;
;         3 data inputs ; 277                         ;
;         4 data inputs ; 1339                        ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 80                          ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.16                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Wed Mar 23 21:27:31 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off OV5640 -c OV5640
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/mid_ware/seg_dynamic/seg_dynamic.v
    Info (12023): Found entity 1: seg_dynamic File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/seg_dynamic/seg_dynamic.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/mid_ware/seg_dynamic/binary_8421.v
    Info (12023): Found entity 1: binary_8421 File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/seg_dynamic/binary_8421.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/mid_ware/key.v
    Info (12023): Found entity 1: key File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/key.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/image_process/sobel_top.v
    Info (12023): Found entity 1: sobel_top File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/sobel_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/image_process/sobel_filtering.v
    Info (12023): Found entity 1: sobel_filtering File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/sobel_filtering.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/image_process/opr_3.v
    Info (12023): Found entity 1: opr_3 File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/opr_3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/image_process/shift_ip/shift_ip_3.v
    Info (12023): Found entity 1: shift_ip_3 File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/shift_ip/shift_ip_3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/ov5640_pip.v
    Info (12023): Found entity 1: ov5640_pip File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v Line: 6
Info (12021): Found 0 design units, including 0 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/vga/video_define.v
Info (12021): Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/vga/color_bar.v
    Info (12023): Found entity 1: color_bar File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/vga/color_bar.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/sdram_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 1
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(23): truncated literal to match 1 bits File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdr_data_path.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/sdram_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdr_data_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/sdram_4port/control_interface.v
    Info (12023): Found entity 1: control_interface File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/control_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/sdram_4port/command.v
    Info (12023): Found entity 1: command File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/command.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/sdram_4port/sdram_pll/sdram_pll.v
    Info (12023): Found entity 1: Sdram_PLL File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdram_pll/Sdram_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/sdram_4port/sdram_fifo/sdram_fifo.v
    Info (12023): Found entity 1: Sdram_FIFO File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/mid_ware/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/mid_ware/getrgb.v
    Info (12023): Found entity 1: getRGB File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/getRGB.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/mid_ware/getpos/getposedge.v
    Info (12023): Found entity 1: getPosedge File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/getPos/getPosedge.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/mid_ware/getpos/getpos.v
    Info (12023): Found entity 1: getPos File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/getPos/getPos.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/image_process/ycbcr.v
    Info (12023): Found entity 1: YCbCr File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/cmos/i2c_com.v
    Info (12023): Found entity 1: i2c_com File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/i2c_com.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/cmos/cmos2_reg_config.v
    Info (12023): Found entity 1: cmos2_reg_config File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/cmos2_reg_config.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/cmos/cmos_capture.v
    Info (12023): Found entity 1: CMOS_Capture File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/CMOS_Capture.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/clock_pll/clock_pll.v
    Info (12023): Found entity 1: clock_pll File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/clock_pll/clock_pll.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at getRGB.v(34): created implicit net for "Pic_1" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/getRGB.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at getRGB.v(36): created implicit net for "Pic_2" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/getRGB.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at cmos2_reg_config.v(24): created implicit net for "ack" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/cmos2_reg_config.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at cmos2_reg_config.v(27): created implicit net for "tr_end" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/cmos2_reg_config.v Line: 27
Info (12127): Elaborating entity "ov5640_pip" for the top level hierarchy
Info (12128): Elaborating entity "getRGB" for hierarchy "getRGB:inst_getRGB" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v Line: 87
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u_Reset_Delay" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v Line: 99
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/Reset_Delay.v Line: 22
Info (12128): Elaborating entity "clock_pll" for hierarchy "clock_pll:u_clok_pll" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v Line: 109
Info (12128): Elaborating entity "altpll" for hierarchy "clock_pll:u_clok_pll|altpll:altpll_component" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/clock_pll/clock_pll.v Line: 107
Info (12130): Elaborated megafunction instantiation "clock_pll:u_clok_pll|altpll:altpll_component" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/clock_pll/clock_pll.v Line: 107
Info (12133): Instantiated megafunction "clock_pll:u_clok_pll|altpll:altpll_component" with the following parameter: File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/clock_pll/clock_pll.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1007"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "12"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clock_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_pll_altpll.v
    Info (12023): Found entity 1: clock_pll_altpll File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/clock_pll_altpll.v Line: 30
Info (12128): Elaborating entity "clock_pll_altpll" for hierarchy "clock_pll:u_clok_pll|altpll:altpll_component|clock_pll_altpll:auto_generated" File: d:/edatools/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "cmos2_reg_config" for hierarchy "cmos2_reg_config:cmos_config_1" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v Line: 123
Info (12128): Elaborating entity "i2c_com" for hierarchy "cmos2_reg_config:cmos_config_1|i2c_com:u1" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/cmos2_reg_config.v Line: 30
Warning (10230): Verilog HDL assignment warning at i2c_com.v(29): truncated value with size 32 to match size of target (1) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/i2c_com.v Line: 29
Warning (10230): Verilog HDL assignment warning at i2c_com.v(30): truncated value with size 32 to match size of target (1) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/i2c_com.v Line: 30
Warning (10230): Verilog HDL assignment warning at i2c_com.v(41): truncated value with size 32 to match size of target (6) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/i2c_com.v Line: 41
Info (12128): Elaborating entity "CMOS_Capture" for hierarchy "CMOS_Capture:u1_CMOS_Capture" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v Line: 159
Info (12128): Elaborating entity "color_bar" for hierarchy "color_bar:u_color_bar" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v Line: 204
Info (12128): Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:u_Sdram_Control_4Port" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v Line: 258
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(373): truncated value with size 32 to match size of target (10) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 373
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(410): truncated value with size 32 to match size of target (23) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 410
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(412): truncated value with size 32 to match size of target (23) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 412
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(413): truncated value with size 32 to match size of target (23) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 413
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(414): truncated value with size 32 to match size of target (23) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 414
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(415): truncated value with size 32 to match size of target (23) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 415
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(416): truncated value with size 32 to match size of target (23) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 416
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(407): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(407): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(407): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(407): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control_4Port.v(407) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 407
Info (12128): Elaborating entity "Sdram_PLL" for hierarchy "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 207
Info (12128): Elaborating entity "altpll" for hierarchy "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdram_pll/Sdram_PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdram_pll/Sdram_PLL.v Line: 107
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component" with the following parameter: File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdram_pll/Sdram_PLL.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Sdram_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v
    Info (12023): Found entity 1: Sdram_PLL_altpll File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/sdram_pll_altpll.v Line: 30
Info (12128): Elaborating entity "Sdram_PLL_altpll" for hierarchy "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_PLL:sdram_pll1|altpll:altpll_component|Sdram_PLL_altpll:auto_generated" File: d:/edatools/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 226
Warning (10230): Verilog HDL assignment warning at control_interface.v(103): truncated value with size 32 to match size of target (16) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/control_interface.v Line: 103
Warning (10230): Verilog HDL assignment warning at control_interface.v(107): truncated value with size 32 to match size of target (16) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/control_interface.v Line: 107
Warning (10230): Verilog HDL assignment warning at control_interface.v(131): truncated value with size 32 to match size of target (16) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/control_interface.v Line: 131
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 252
Warning (10240): Verilog HDL Always Construct warning at command.v(208): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/command.v Line: 208
Warning (10240): Verilog HDL Always Construct warning at command.v(208): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/command.v Line: 208
Warning (10240): Verilog HDL Always Construct warning at command.v(208): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/command.v Line: 208
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:u_Sdram_Control_4Port|sdr_data_path:data_path1" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 261
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(23): truncated value with size 32 to match size of target (2) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdr_data_path.v Line: 23
Info (12128): Elaborating entity "Sdram_FIFO" for hierarchy "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v Line: 274
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v Line: 96
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v Line: 96
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter: File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v Line: 96
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Warning (287001): Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dcfifo_gbo1.tdf Line: 161
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dcfifo_gbo1.tdf Line: 164
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_gbo1.tdf
    Info (12023): Found entity 1: dcfifo_gbo1 File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dcfifo_gbo1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_gbo1" for hierarchy "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated" File: d:/edatools/quartus18/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf
    Info (12023): Found entity 1: a_gray2bin_8ib File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/a_gray2bin_8ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_8ib" for hierarchy "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin" File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dcfifo_gbo1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf
    Info (12023): Found entity 1: a_graycounter_777 File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/a_graycounter_777.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_777" for hierarchy "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_777:rdptr_g1p" File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dcfifo_gbo1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf
    Info (12023): Found entity 1: a_graycounter_3lc File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/a_graycounter_3lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_3lc" for hierarchy "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|a_graycounter_3lc:wrptr_g1p" File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dcfifo_gbo1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2u81.tdf
    Info (12023): Found entity 1: altsyncram_2u81 File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/altsyncram_2u81.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2u81" for hierarchy "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|altsyncram_2u81:fifo_ram" File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dcfifo_gbo1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|dffpipe_qe9:rs_brp" File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dcfifo_gbo1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/alt_synch_pipe_apl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dcfifo_gbo1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13" File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/alt_synch_pipe_apl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/alt_synch_pipe_bpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dcfifo_gbo1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dffpipe_se9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16" File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/alt_synch_pipe_bpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf
    Info (12023): Found entity 1: cmpr_p76 File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/cmpr_p76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_p76" for hierarchy "Sdram_Control_4Port:u_Sdram_Control_4Port|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_gbo1:auto_generated|cmpr_p76:rdempty_eq_comp" File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dcfifo_gbo1.tdf Line: 80
Info (12128): Elaborating entity "getPos" for hierarchy "getPos:u_getPos" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v Line: 275
Info (12128): Elaborating entity "getPosedge" for hierarchy "getPos:u_getPos|getPosedge:u1_getPosedge" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/getPos/getPos.v Line: 22
Info (12128): Elaborating entity "key" for hierarchy "key:u_key" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v Line: 283
Warning (10230): Verilog HDL assignment warning at key.v(32): truncated value with size 32 to match size of target (11) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/key.v Line: 32
Info (12128): Elaborating entity "sobel_top" for hierarchy "sobel_top:u_sobel_top" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v Line: 302
Info (12128): Elaborating entity "YCbCr" for hierarchy "sobel_top:u_sobel_top|YCbCr:u_YCbCr" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/sobel_top.v Line: 37
Warning (10036): Verilog HDL or VHDL warning at YCbCr.v(12): object "Cb2" assigned a value but never read File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v Line: 12
Warning (10036): Verilog HDL or VHDL warning at YCbCr.v(12): object "Cr2" assigned a value but never read File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v Line: 12
Info (12128): Elaborating entity "sobel_filtering" for hierarchy "sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/sobel_top.v Line: 54
Info (12128): Elaborating entity "opr_3" for hierarchy "sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/sobel_filtering.v Line: 64
Info (12128): Elaborating entity "shift_ip_3" for hierarchy "sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/opr_3.v Line: 34
Info (12128): Elaborating entity "altshift_taps" for hierarchy "sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/shift_ip/shift_ip_3.v Line: 80
Info (12130): Elaborated megafunction instantiation "sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/shift_ip/shift_ip_3.v Line: 80
Info (12133): Instantiated megafunction "sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/shift_ip/shift_ip_3.v Line: 80
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "640"
    Info (12134): Parameter "width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_7rv.tdf
    Info (12023): Found entity 1: shift_taps_7rv File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/shift_taps_7rv.tdf Line: 26
Info (12128): Elaborating entity "shift_taps_7rv" for hierarchy "sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated" File: d:/edatools/quartus18/quartus/libraries/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pja1.tdf
    Info (12023): Found entity 1: altsyncram_pja1 File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/altsyncram_pja1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pja1" for hierarchy "sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2" File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/shift_taps_7rv.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3uf.tdf
    Info (12023): Found entity 1: cntr_3uf File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/cntr_3uf.tdf Line: 27
Info (12128): Elaborating entity "cntr_3uf" for hierarchy "sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1" File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/shift_taps_7rv.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
    Info (12023): Found entity 1: cmpr_7ic File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/cmpr_7ic.tdf Line: 22
Info (12128): Elaborating entity "cmpr_7ic" for hierarchy "sobel_top:u_sobel_top|sobel_filtering:u_sobel_filtering|opr_3:opr_3_m0|shift_ip_3:shift_ip_3_m0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4" File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/cntr_3uf.tdf Line: 85
Info (12128): Elaborating entity "seg_dynamic" for hierarchy "seg_dynamic:u_seg_dynamic" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v Line: 327
Warning (10230): Verilog HDL assignment warning at seg_dynamic.v(111): truncated value with size 8 to match size of target (4) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/seg_dynamic/seg_dynamic.v Line: 111
Warning (10230): Verilog HDL assignment warning at seg_dynamic.v(124): truncated value with size 8 to match size of target (4) File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/seg_dynamic/seg_dynamic.v Line: 124
Info (12128): Elaborating entity "binary_8421" for hierarchy "seg_dynamic:u_seg_dynamic|binary_8421:binary_8421_inst" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/seg_dynamic/seg_dynamic.v Line: 163
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "sobel_top:u_sobel_top|YCbCr:u_YCbCr|Mult1" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v Line: 21
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "sobel_top:u_sobel_top|YCbCr:u_YCbCr|Mult0" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v Line: 21
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "sobel_top:u_sobel_top|YCbCr:u_YCbCr|Mult2" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v Line: 21
Info (12130): Elaborated megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult1" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v Line: 21
Info (12133): Instantiated megafunction "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult1" with the following parameter: File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v Line: 21
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult1" File: d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult1" File: d:/edatools/quartus18/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult1" File: d:/edatools/quartus18/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/add_sub_lgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult1" File: d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult0" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v Line: 21
Info (12133): Instantiated megafunction "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult0" with the following parameter: File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v Line: 21
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult0" File: d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult0" File: d:/edatools/quartus18/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult0" File: d:/edatools/quartus18/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/add_sub_kgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult0" File: d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult2" File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v Line: 21
Info (12133): Instantiated megafunction "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult2" with the following parameter: File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v Line: 21
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult2" File: d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult2" File: d:/edatools/quartus18/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult2" File: d:/edatools/quartus18/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh File: D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/add_sub_bfh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "sobel_top:u_sobel_top|YCbCr:u_YCbCr|lpm_mult:Mult2" File: d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/i2c_com.v Line: 20
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/output_files/OV5640.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3105 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 58 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 2922 logic cells
    Info (21064): Implemented 80 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 4811 megabytes
    Info: Processing ended: Wed Mar 23 21:27:54 2022
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/output_files/OV5640.map.smsg.


